-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

-- DATE "07/30/2016 10:59:24"

-- 
-- Device: Altera EP4CE6E22C6 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PRUEBA_PLAYER IS
    PORT (
	CLK : IN std_logic;
	CLR : IN std_logic;
	DIF_SWITCH : IN std_logic_vector(1 DOWNTO 0);
	Nuevo_juego : IN std_logic;
	Boton_der : IN std_logic;
	Boton_izq : IN std_logic;
	CLK_VGA : BUFFER std_logic;
	HSYNC : BUFFER std_logic;
	VSYNC : BUFFER std_logic;
	VGA_SYNC_N : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	LED_CONTROL : BUFFER std_logic;
	ROJO : BUFFER std_logic_vector(7 DOWNTO 0);
	VERDE : BUFFER std_logic_vector(7 DOWNTO 0);
	AZUL : BUFFER std_logic_vector(7 DOWNTO 0);
	velocidad_prueba : BUFFER std_logic_vector(5 DOWNTO 0)
	);
END PRUEBA_PLAYER;

-- Design Ports Information
-- CLK_VGA	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSYNC	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VSYNC	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_CONTROL	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[1]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[2]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[3]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[4]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[5]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ROJO[7]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[0]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[1]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[2]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[3]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[4]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[5]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[6]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VERDE[7]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[0]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[1]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[2]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[3]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[4]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[5]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[6]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AZUL[7]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- velocidad_prueba[0]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- velocidad_prueba[1]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- velocidad_prueba[2]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- velocidad_prueba[3]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- velocidad_prueba[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- velocidad_prueba[5]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLR	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Nuevo_juego	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DIF_SWITCH[0]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DIF_SWITCH[1]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Boton_der	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Boton_izq	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PRUEBA_PLAYER IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_CLR : std_logic;
SIGNAL ww_DIF_SWITCH : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Nuevo_juego : std_logic;
SIGNAL ww_Boton_der : std_logic;
SIGNAL ww_Boton_izq : std_logic;
SIGNAL ww_CLK_VGA : std_logic;
SIGNAL ww_HSYNC : std_logic;
SIGNAL ww_VSYNC : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_LED_CONTROL : std_logic;
SIGNAL ww_ROJO : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VERDE : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_AZUL : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_velocidad_prueba : std_logic_vector(5 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Circle|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Circle|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Circle|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Circle|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Circle|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Circle|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CLR~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_VGA_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ContSpeedUp|ovf~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Circle|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \CLR~input_o\ : std_logic;
SIGNAL \CLR~inputclkctrl_outclk\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_VGA_outclk\ : std_logic;
SIGNAL \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \DRIVER_VGA|HC[0]~10_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan6~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan6~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[7]~25\ : std_logic;
SIGNAL \DRIVER_VGA|HC[8]~26_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[8]~27\ : std_logic;
SIGNAL \DRIVER_VGA|HC[9]~28_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan6~2_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[0]~11\ : std_logic;
SIGNAL \DRIVER_VGA|HC[1]~12_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[1]~13\ : std_logic;
SIGNAL \DRIVER_VGA|HC[2]~14_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[2]~15\ : std_logic;
SIGNAL \DRIVER_VGA|HC[3]~16_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[3]~17\ : std_logic;
SIGNAL \DRIVER_VGA|HC[4]~18_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[4]~19\ : std_logic;
SIGNAL \DRIVER_VGA|HC[5]~20_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[5]~21\ : std_logic;
SIGNAL \DRIVER_VGA|HC[6]~22_combout\ : std_logic;
SIGNAL \DRIVER_VGA|HC[6]~23\ : std_logic;
SIGNAL \DRIVER_VGA|HC[7]~24_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan0~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan0~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[0]~10_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[2]~15\ : std_logic;
SIGNAL \DRIVER_VGA|VC[3]~16_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[3]~17\ : std_logic;
SIGNAL \DRIVER_VGA|VC[4]~18_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[4]~19\ : std_logic;
SIGNAL \DRIVER_VGA|VC[5]~20_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[5]~21\ : std_logic;
SIGNAL \DRIVER_VGA|VC[6]~22_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[6]~23\ : std_logic;
SIGNAL \DRIVER_VGA|VC[7]~24_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[7]~25\ : std_logic;
SIGNAL \DRIVER_VGA|VC[8]~26_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan7~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan7~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[8]~27\ : std_logic;
SIGNAL \DRIVER_VGA|VC[9]~28_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan7~2_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[0]~11\ : std_logic;
SIGNAL \DRIVER_VGA|VC[1]~12_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VC[1]~13\ : std_logic;
SIGNAL \DRIVER_VGA|VC[2]~14_combout\ : std_logic;
SIGNAL \DRIVER_VGA|PRE_FRAME~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|PRE_FRAME~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|END_FRAME~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|LessThan2~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VGA_SYNC_N~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VGA_SYNC_N~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VGA_BLANK_N~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|VGA_BLANK_N~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \DRIVER_VGA|END_FRAME~combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector3~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Boton_der~input_o\ : std_logic;
SIGNAL \DIF_SWITCH[0]~input_o\ : std_logic;
SIGNAL \Dif|Dificultad[0]~feeder_combout\ : std_logic;
SIGNAL \DRIVER_VGA|X[4]~11\ : std_logic;
SIGNAL \DRIVER_VGA|X[5]~13\ : std_logic;
SIGNAL \DRIVER_VGA|X[6]~15\ : std_logic;
SIGNAL \DRIVER_VGA|X[7]~17\ : std_logic;
SIGNAL \DRIVER_VGA|X[8]~18_combout\ : std_logic;
SIGNAL \DRIVER_VGA|X[6]~14_combout\ : std_logic;
SIGNAL \DRIVER_VGA|X[7]~16_combout\ : std_logic;
SIGNAL \DRIVER_VGA|X[8]~19\ : std_logic;
SIGNAL \DRIVER_VGA|X[9]~20_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Add0~2_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[9]~_Duplicate_2_q\ : std_logic;
SIGNAL \DIF_SWITCH[1]~input_o\ : std_logic;
SIGNAL \Dif|Dificultad[1]~feeder_combout\ : std_logic;
SIGNAL \Player|velocidad[3]~0_combout\ : std_logic;
SIGNAL \Player|Add0~1_combout\ : std_logic;
SIGNAL \Player|angulo[2]~9_cout\ : std_logic;
SIGNAL \Player|angulo[2]~11\ : std_logic;
SIGNAL \Player|angulo[3]~14_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[3]~feeder_combout\ : std_logic;
SIGNAL \Boton_izq~input_o\ : std_logic;
SIGNAL \Player|angulo~12_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Vuelve_jugador~q\ : std_logic;
SIGNAL \Player|angulo[2]~13_combout\ : std_logic;
SIGNAL \Player|angulo[3]~15\ : std_logic;
SIGNAL \Player|angulo[4]~16_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[4]~feeder_combout\ : std_logic;
SIGNAL \Player|angulo[4]~17\ : std_logic;
SIGNAL \Player|angulo[5]~18_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[5]~feeder_combout\ : std_logic;
SIGNAL \Player|angulo[5]~19\ : std_logic;
SIGNAL \Player|angulo[6]~20_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[6]~feeder_combout\ : std_logic;
SIGNAL \Player|angulo[6]~21\ : std_logic;
SIGNAL \Player|angulo[7]~22_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[7]~feeder_combout\ : std_logic;
SIGNAL \Player|angulo[7]~23\ : std_logic;
SIGNAL \Player|angulo[8]~24_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[8]~feeder_combout\ : std_logic;
SIGNAL \Player|angulo[8]~25\ : std_logic;
SIGNAL \Player|angulo[9]~26_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[9]~feeder_combout\ : std_logic;
SIGNAL \Player|SC|Add0~0_combout\ : std_logic;
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Player|y_actual_aux[0]~6_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[0]~10_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[0]~_Duplicate_2_q\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~6_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[0]~11\ : std_logic;
SIGNAL \DRIVER_VGA|Y[1]~13\ : std_logic;
SIGNAL \DRIVER_VGA|Y[2]~15\ : std_logic;
SIGNAL \DRIVER_VGA|Y[3]~17\ : std_logic;
SIGNAL \DRIVER_VGA|Y[4]~18_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[4]~15_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[4]~_Duplicate_2_q\ : std_logic;
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Player|y_actual_aux[0]~7\ : std_logic;
SIGNAL \Player|y_actual_aux[1]~9\ : std_logic;
SIGNAL \Player|y_actual_aux[2]~11\ : std_logic;
SIGNAL \Player|y_actual_aux[3]~13\ : std_logic;
SIGNAL \Player|y_actual_aux[4]~14_combout\ : std_logic;
SIGNAL \Player|y_actual_aux[3]~12_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[3]~16_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[3]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[3]~_Duplicate_2_q\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~8_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[1]~12_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[1]~_Duplicate_2_q\ : std_logic;
SIGNAL \Player|y_actual_aux[1]~8_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[2]~14_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[2]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[2]~_Duplicate_2_q\ : std_logic;
SIGNAL \Player|y_actual_aux[2]~10_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~7_combout\ : std_logic;
SIGNAL \Player|y_actual_aux[4]~15\ : std_logic;
SIGNAL \Player|y_actual_aux[5]~16_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[4]~19\ : std_logic;
SIGNAL \DRIVER_VGA|Y[5]~21\ : std_logic;
SIGNAL \DRIVER_VGA|Y[6]~22_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[5]~20_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[5]~6\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[6]~7_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[6]~_Duplicate_2_q\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[5]~5_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[5]~_Duplicate_2_q\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~9_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~10_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[6]~23\ : std_logic;
SIGNAL \DRIVER_VGA|Y[7]~25\ : std_logic;
SIGNAL \DRIVER_VGA|Y[8]~27\ : std_logic;
SIGNAL \DRIVER_VGA|Y[9]~28_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[8]~26_combout\ : std_logic;
SIGNAL \DRIVER_VGA|Y[7]~24_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[6]~8\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[7]~10\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[8]~12\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[9]~13_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[9]~_Duplicate_2_q\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[8]~11_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[8]~_Duplicate_2_q\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[7]~9_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Yout[7]~_Duplicate_2_q\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~5_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~11_combout\ : std_logic;
SIGNAL \Player|Y_anterior[4]~feeder_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~8_combout\ : std_logic;
SIGNAL \Player|Y_anterior[2]~feeder_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~7_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~6_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~9_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~10_combout\ : std_logic;
SIGNAL \Nuevo_juego~input_o\ : std_logic;
SIGNAL \Juego_Fsm1|Selector1~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector0~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|current_state.IDLE~q\ : std_logic;
SIGNAL \Juego_Fsm1|Selector1~1_combout\ : std_logic;
SIGNAL \Juego_Fsm1|current_state.RESTART~q\ : std_logic;
SIGNAL \Juego_Fsm1|Rst~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Rst~q\ : std_logic;
SIGNAL \Pared|PUNTERO[0]~7_combout\ : std_logic;
SIGNAL \Pared|MANTIENE~0_combout\ : std_logic;
SIGNAL \Pared|PUNTERO[4]~17\ : std_logic;
SIGNAL \Pared|PUNTERO[5]~18_combout\ : std_logic;
SIGNAL \Pared|PUNTERO[5]~19\ : std_logic;
SIGNAL \Pared|PUNTERO[6]~20_combout\ : std_logic;
SIGNAL \Pared|Add3~0_combout\ : std_logic;
SIGNAL \Pared|Add5~0_combout\ : std_logic;
SIGNAL \Pared|CENTRO~24_combout\ : std_logic;
SIGNAL \Pared|CENTRO~25_combout\ : std_logic;
SIGNAL \Pared|Add3~1\ : std_logic;
SIGNAL \Pared|Add3~2_combout\ : std_logic;
SIGNAL \Pared|Add2~0_combout\ : std_logic;
SIGNAL \Pared|Mux12~0_combout\ : std_logic;
SIGNAL \Pared|Add5~1\ : std_logic;
SIGNAL \Pared|Add5~2_combout\ : std_logic;
SIGNAL \Pared|Mux12~1_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[8]~10_combout\ : std_logic;
SIGNAL \Pared|Add5~3\ : std_logic;
SIGNAL \Pared|Add5~4_combout\ : std_logic;
SIGNAL \Pared|Add3~3\ : std_logic;
SIGNAL \Pared|Add3~4_combout\ : std_logic;
SIGNAL \Pared|Add4~0_combout\ : std_logic;
SIGNAL \Pared|Add2~1\ : std_logic;
SIGNAL \Pared|Add2~2_combout\ : std_logic;
SIGNAL \Pared|CENTRO~16_combout\ : std_logic;
SIGNAL \Pared|CENTRO~17_combout\ : std_logic;
SIGNAL \Pared|Add5~5\ : std_logic;
SIGNAL \Pared|Add5~6_combout\ : std_logic;
SIGNAL \Pared|Add4~1\ : std_logic;
SIGNAL \Pared|Add4~2_combout\ : std_logic;
SIGNAL \Pared|Add3~5\ : std_logic;
SIGNAL \Pared|Add3~6_combout\ : std_logic;
SIGNAL \Pared|Add2~3\ : std_logic;
SIGNAL \Pared|Add2~4_combout\ : std_logic;
SIGNAL \Pared|CENTRO~14_combout\ : std_logic;
SIGNAL \Pared|CENTRO~15_combout\ : std_logic;
SIGNAL \Pared|Add3~7\ : std_logic;
SIGNAL \Pared|Add3~8_combout\ : std_logic;
SIGNAL \Pared|Add5~7\ : std_logic;
SIGNAL \Pared|Add5~8_combout\ : std_logic;
SIGNAL \Pared|Add4~3\ : std_logic;
SIGNAL \Pared|Add4~4_combout\ : std_logic;
SIGNAL \Pared|Add2~5\ : std_logic;
SIGNAL \Pared|Add2~6_combout\ : std_logic;
SIGNAL \Pared|CENTRO~12_combout\ : std_logic;
SIGNAL \Pared|CENTRO~13_combout\ : std_logic;
SIGNAL \Pared|Add2~7\ : std_logic;
SIGNAL \Pared|Add2~8_combout\ : std_logic;
SIGNAL \Pared|Add3~9\ : std_logic;
SIGNAL \Pared|Add3~10_combout\ : std_logic;
SIGNAL \Pared|CENTRO~10_combout\ : std_logic;
SIGNAL \Pared|Add4~5\ : std_logic;
SIGNAL \Pared|Add4~6_combout\ : std_logic;
SIGNAL \Pared|Add5~9\ : std_logic;
SIGNAL \Pared|Add5~10_combout\ : std_logic;
SIGNAL \Pared|CENTRO~11_combout\ : std_logic;
SIGNAL \Pared|Add3~11\ : std_logic;
SIGNAL \Pared|Add3~12_combout\ : std_logic;
SIGNAL \Pared|Add5~11\ : std_logic;
SIGNAL \Pared|Add5~12_combout\ : std_logic;
SIGNAL \Pared|Add2~9\ : std_logic;
SIGNAL \Pared|Add2~10_combout\ : std_logic;
SIGNAL \Pared|Add4~7\ : std_logic;
SIGNAL \Pared|Add4~8_combout\ : std_logic;
SIGNAL \Pared|CENTRO~8_combout\ : std_logic;
SIGNAL \Pared|CENTRO~9_combout\ : std_logic;
SIGNAL \Pared|Add4~9\ : std_logic;
SIGNAL \Pared|Add4~10_combout\ : std_logic;
SIGNAL \Pared|Add3~13\ : std_logic;
SIGNAL \Pared|Add3~14_combout\ : std_logic;
SIGNAL \Pared|Add2~11\ : std_logic;
SIGNAL \Pared|Add2~12_combout\ : std_logic;
SIGNAL \Pared|CENTRO~6_combout\ : std_logic;
SIGNAL \Pared|Add5~13\ : std_logic;
SIGNAL \Pared|Add5~14_combout\ : std_logic;
SIGNAL \Pared|CENTRO~7_combout\ : std_logic;
SIGNAL \Pared|Add4~11\ : std_logic;
SIGNAL \Pared|Add4~12_combout\ : std_logic;
SIGNAL \Pared|Add2~13\ : std_logic;
SIGNAL \Pared|Add2~14_combout\ : std_logic;
SIGNAL \Pared|CENTRO~4_combout\ : std_logic;
SIGNAL \Pared|Add5~15\ : std_logic;
SIGNAL \Pared|Add5~16_combout\ : std_logic;
SIGNAL \Pared|Add3~15\ : std_logic;
SIGNAL \Pared|Add3~16_combout\ : std_logic;
SIGNAL \Pared|CENTRO~5_combout\ : std_logic;
SIGNAL \Pared|Add2~15\ : std_logic;
SIGNAL \Pared|Add2~16_combout\ : std_logic;
SIGNAL \Pared|Add3~17\ : std_logic;
SIGNAL \Pared|Add3~18_combout\ : std_logic;
SIGNAL \Pared|CENTRO~2_combout\ : std_logic;
SIGNAL \Pared|Add4~13\ : std_logic;
SIGNAL \Pared|Add4~14_combout\ : std_logic;
SIGNAL \Pared|Add5~17\ : std_logic;
SIGNAL \Pared|Add5~18_combout\ : std_logic;
SIGNAL \Pared|CENTRO~3_combout\ : std_logic;
SIGNAL \Pared|Add3~19\ : std_logic;
SIGNAL \Pared|Add3~20_combout\ : std_logic;
SIGNAL \Pared|Add5~19\ : std_logic;
SIGNAL \Pared|Add5~20_combout\ : std_logic;
SIGNAL \Pared|Add4~15\ : std_logic;
SIGNAL \Pared|Add4~16_combout\ : std_logic;
SIGNAL \Pared|Add2~17\ : std_logic;
SIGNAL \Pared|Add2~18_combout\ : std_logic;
SIGNAL \Pared|CENTRO~0_combout\ : std_logic;
SIGNAL \Pared|CENTRO~1_combout\ : std_logic;
SIGNAL \Pared|Add5~21\ : std_logic;
SIGNAL \Pared|Add5~22_combout\ : std_logic;
SIGNAL \Pared|Add3~21\ : std_logic;
SIGNAL \Pared|Add3~22_combout\ : std_logic;
SIGNAL \Pared|Add2~19\ : std_logic;
SIGNAL \Pared|Add2~20_combout\ : std_logic;
SIGNAL \Pared|CENTRO~18_combout\ : std_logic;
SIGNAL \Pared|Add4~17\ : std_logic;
SIGNAL \Pared|Add4~18_combout\ : std_logic;
SIGNAL \Pared|CENTRO~19_combout\ : std_logic;
SIGNAL \Pared|CENTRO[11]~feeder_combout\ : std_logic;
SIGNAL \Pared|Add3~23\ : std_logic;
SIGNAL \Pared|Add3~24_combout\ : std_logic;
SIGNAL \Pared|Add5~23\ : std_logic;
SIGNAL \Pared|Add5~24_combout\ : std_logic;
SIGNAL \Pared|Add2~21\ : std_logic;
SIGNAL \Pared|Add2~22_combout\ : std_logic;
SIGNAL \Pared|Add4~19\ : std_logic;
SIGNAL \Pared|Add4~20_combout\ : std_logic;
SIGNAL \Pared|CENTRO~20_combout\ : std_logic;
SIGNAL \Pared|CENTRO~21_combout\ : std_logic;
SIGNAL \Pared|CENTRO[12]~feeder_combout\ : std_logic;
SIGNAL \Pared|Add5~25\ : std_logic;
SIGNAL \Pared|Add5~26_combout\ : std_logic;
SIGNAL \Pared|Add4~21\ : std_logic;
SIGNAL \Pared|Add4~22_combout\ : std_logic;
SIGNAL \Pared|Add3~25\ : std_logic;
SIGNAL \Pared|Add3~26_combout\ : std_logic;
SIGNAL \Pared|Add2~23\ : std_logic;
SIGNAL \Pared|Add2~24_combout\ : std_logic;
SIGNAL \Pared|CENTRO~22_combout\ : std_logic;
SIGNAL \Pared|CENTRO~23_combout\ : std_logic;
SIGNAL \Pared|Decoder0~16_combout\ : std_logic;
SIGNAL \Pared|MANTIENE~combout\ : std_logic;
SIGNAL \Pared|PUNTERO[2]~11_combout\ : std_logic;
SIGNAL \Pared|PUNTERO[0]~8\ : std_logic;
SIGNAL \Pared|PUNTERO[1]~9_combout\ : std_logic;
SIGNAL \Pared|PUNTERO[1]~10\ : std_logic;
SIGNAL \Pared|PUNTERO[2]~12_combout\ : std_logic;
SIGNAL \Pared|PUNTERO[2]~13\ : std_logic;
SIGNAL \Pared|PUNTERO[3]~14_combout\ : std_logic;
SIGNAL \Pared|PUNTERO[3]~15\ : std_logic;
SIGNAL \Pared|PUNTERO[4]~16_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:8:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:8:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:9:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:10:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:11:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:11:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:12:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:13:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:14:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:15:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:16:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:16:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:17:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:18:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:18:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:19:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:19:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:20:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:21:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:21:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:22:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:23:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:23:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:24:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:24:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:25:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:25:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:26:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:26:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:27:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:27:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:28:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:29:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:29:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:30:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:30:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:31:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:31:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:32:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:33:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:33:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:34:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:35:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:35:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:36:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:37:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:37:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:38:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:38:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:39:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:39:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:40:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:40:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:41:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:41:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:42:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:42:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:43:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:44:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:44:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:45:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:45:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:46:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:47:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:47:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:48:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:48:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:49:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:50:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:51:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:51:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:52:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:53:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:53:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:54:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:54:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:55:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:55:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:56:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:56:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:57:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:58:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:59:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:59:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:60:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:61:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:62:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:62:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:63:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:63:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|XOR1~0_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:0:i0:bit0|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:1:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:2:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:3:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:3:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:4:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:5:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:6:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:6:i64:bit32|Q~q\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:7:i64:bit32|Q~feeder_combout\ : std_logic;
SIGNAL \GeneradorAleatorio|LFSR:7:i64:bit32|Q~q\ : std_logic;
SIGNAL \Gen_paredes|RANDH[7]~6_combout\ : std_logic;
SIGNAL \Gen_paredes|RANDH[6]~7_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux21~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux21~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux21~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux21~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux21~6_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux19~0_combout\ : std_logic;
SIGNAL \Gen_paredes|RANDH[2]~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux8~0_combout\ : std_logic;
SIGNAL \Gen_paredes|RANDH[3]~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux8~1_combout\ : std_logic;
SIGNAL \Gen_paredes|RANDH[0]~5_combout\ : std_logic;
SIGNAL \Gen_paredes|RANDH[1]~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux4~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux4~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux4~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux4~6_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux4~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux2~0_combout\ : std_logic;
SIGNAL \Gen_paredes|RANDH[4]~3_combout\ : std_logic;
SIGNAL \Gen_paredes|RANDH[5]~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux15~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux15~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux15~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux15~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux15~6_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux13~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux25~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux25~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A~129_combout\ : std_logic;
SIGNAL \Pared|Decoder0~21_combout\ : std_logic;
SIGNAL \Pared|Decoder0~24_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][0]~128_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][3]~q\ : std_logic;
SIGNAL \Rect2Hex1|LessThan0~0_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan0~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan0~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~3\ : std_logic;
SIGNAL \Rect2Hex1|Add6~5\ : std_logic;
SIGNAL \Rect2Hex1|Add6~7\ : std_logic;
SIGNAL \Rect2Hex1|Add6~9\ : std_logic;
SIGNAL \Rect2Hex1|Add6~11\ : std_logic;
SIGNAL \Rect2Hex1|Add6~13\ : std_logic;
SIGNAL \Rect2Hex1|Add6~16\ : std_logic;
SIGNAL \Rect2Hex1|Add6~18\ : std_logic;
SIGNAL \Rect2Hex1|Add6~19_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Add0~0_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[7]~_Duplicate_2_q\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[6]~0_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[6]~_Duplicate_2_q\ : std_logic;
SIGNAL \DRIVER_VGA|X[5]~12_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[5]~_Duplicate_2_q\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][14]~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|X[4]~10_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[4]~_Duplicate_2_q\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][13]~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][12]~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][11]~3_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \DRIVER_VGA|X~7_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[1]~_Duplicate_2_q\ : std_logic;
SIGNAL \DRIVER_VGA|X~8_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[2]~_Duplicate_2_q\ : std_logic;
SIGNAL \DRIVER_VGA|X~9_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[3]~_Duplicate_2_q\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][14]~4_combout\ : std_logic;
SIGNAL \DRIVER_VGA|X~6_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[0]~_Duplicate_2_q\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][12]~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][8]~7_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][4]~13_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][8]~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][3]~15_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][7]~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[1][2]~17_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][5]~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[0][4]~19_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Add0~1_combout\ : std_logic;
SIGNAL \CoordenadasCentro|Xout[8]~_Duplicate_2_q\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~3_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~9_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~3\ : std_logic;
SIGNAL \Rect2Hex1|Add0~5\ : std_logic;
SIGNAL \Rect2Hex1|Add0~7\ : std_logic;
SIGNAL \Rect2Hex1|Add0~9\ : std_logic;
SIGNAL \Rect2Hex1|Add0~11\ : std_logic;
SIGNAL \Rect2Hex1|Add0~13\ : std_logic;
SIGNAL \Rect2Hex1|Add0~15\ : std_logic;
SIGNAL \Rect2Hex1|Add0~17\ : std_logic;
SIGNAL \Rect2Hex1|Add0~19\ : std_logic;
SIGNAL \Rect2Hex1|Add0~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~3_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~3_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~11_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~0_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~3_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~5_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~0_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~7_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~13_combout\ : std_logic;
SIGNAL \Rect2Hex1|cuadrante~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~5_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add0~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~7_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~9_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|cuadrante~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~9_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~5_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~7_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~11_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan2~13_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~5_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~7_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~9_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~11_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~13_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~11_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan1~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~3\ : std_logic;
SIGNAL \Rect2Hex1|Add2~5\ : std_logic;
SIGNAL \Rect2Hex1|Add2~7\ : std_logic;
SIGNAL \Rect2Hex1|Add2~9\ : std_logic;
SIGNAL \Rect2Hex1|Add2~11\ : std_logic;
SIGNAL \Rect2Hex1|Add2~13\ : std_logic;
SIGNAL \Rect2Hex1|Add2~15\ : std_logic;
SIGNAL \Rect2Hex1|Add2~17\ : std_logic;
SIGNAL \Rect2Hex1|Add2~19\ : std_logic;
SIGNAL \Rect2Hex1|Add2~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~3\ : std_logic;
SIGNAL \Rect2Hex1|Add3~5\ : std_logic;
SIGNAL \Rect2Hex1|Add3~7\ : std_logic;
SIGNAL \Rect2Hex1|Add3~9\ : std_logic;
SIGNAL \Rect2Hex1|Add3~11\ : std_logic;
SIGNAL \Rect2Hex1|Add3~13\ : std_logic;
SIGNAL \Rect2Hex1|Add3~15\ : std_logic;
SIGNAL \Rect2Hex1|Add3~17\ : std_logic;
SIGNAL \Rect2Hex1|Add3~19\ : std_logic;
SIGNAL \Rect2Hex1|Add3~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac[4]~0_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~3\ : std_logic;
SIGNAL \Rect2Hex1|Add1~5\ : std_logic;
SIGNAL \Rect2Hex1|Add1~7\ : std_logic;
SIGNAL \Rect2Hex1|Add1~9\ : std_logic;
SIGNAL \Rect2Hex1|Add1~11\ : std_logic;
SIGNAL \Rect2Hex1|Add1~13\ : std_logic;
SIGNAL \Rect2Hex1|Add1~15\ : std_logic;
SIGNAL \Rect2Hex1|Add1~17\ : std_logic;
SIGNAL \Rect2Hex1|Add1~19\ : std_logic;
SIGNAL \Rect2Hex1|Add1~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add1~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~3\ : std_logic;
SIGNAL \Rect2Hex1|Add5~5\ : std_logic;
SIGNAL \Rect2Hex1|Add5~7\ : std_logic;
SIGNAL \Rect2Hex1|Add5~9\ : std_logic;
SIGNAL \Rect2Hex1|Add5~11\ : std_logic;
SIGNAL \Rect2Hex1|Add5~13\ : std_logic;
SIGNAL \Rect2Hex1|Add5~15\ : std_logic;
SIGNAL \Rect2Hex1|Add5~17\ : std_logic;
SIGNAL \Rect2Hex1|Add5~19\ : std_logic;
SIGNAL \Rect2Hex1|Add5~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~1_cout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~3\ : std_logic;
SIGNAL \Rect2Hex1|Add4~5\ : std_logic;
SIGNAL \Rect2Hex1|Add4~7\ : std_logic;
SIGNAL \Rect2Hex1|Add4~9\ : std_logic;
SIGNAL \Rect2Hex1|Add4~11\ : std_logic;
SIGNAL \Rect2Hex1|Add4~13\ : std_logic;
SIGNAL \Rect2Hex1|Add4~15\ : std_logic;
SIGNAL \Rect2Hex1|Add4~17\ : std_logic;
SIGNAL \Rect2Hex1|Add4~19\ : std_logic;
SIGNAL \Rect2Hex1|Add4~20_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~21_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan4~15_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac[4]~3_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~21_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~17_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[8]~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~18_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~19_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~15_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[7]~0_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~16_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~17_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[6]~3_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[5]~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~5_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[4]~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~7_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[3]~5_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~8_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~9_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[2]~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~10_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~6_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~11_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio[1]~7_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~4_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~13_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add4~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add3~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add5~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~14_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add2~2_combout\ : std_logic;
SIGNAL \Rect2Hex1|radio_frac~15_combout\ : std_logic;
SIGNAL \Rect2Hex1|Add6~14_combout\ : std_logic;
SIGNAL \Pared|Add1~1_cout\ : std_logic;
SIGNAL \Pared|Add1~3_cout\ : std_logic;
SIGNAL \Pared|Add1~5_cout\ : std_logic;
SIGNAL \Pared|Add1~7_cout\ : std_logic;
SIGNAL \Pared|Add1~9_cout\ : std_logic;
SIGNAL \Pared|COFFSET[5]~1\ : std_logic;
SIGNAL \Pared|COFFSET[6]~3\ : std_logic;
SIGNAL \Pared|COFFSET[7]~5\ : std_logic;
SIGNAL \Pared|COFFSET[8]~7\ : std_logic;
SIGNAL \Pared|COFFSET[9]~9\ : std_logic;
SIGNAL \Pared|COFFSET[10]~10_combout\ : std_logic;
SIGNAL \Pared|Decoder0~15_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[15][1]~127_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[15][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[47][5]~125_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[47][3]~q\ : std_logic;
SIGNAL \Pared|COFFSET[9]~8_combout\ : std_logic;
SIGNAL \Pared|Mux23~80_combout\ : std_logic;
SIGNAL \Pared|Decoder0~4_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[31][3]~126_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[31][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~81_combout\ : std_logic;
SIGNAL \Pared|Decoder0~8_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[39][3]~88_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[39][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~12_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[7][5]~92_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[7][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~73_combout\ : std_logic;
SIGNAL \Pared|Decoder0~2_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[23][2]~84_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[23][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~19_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[55][3]~96_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[55][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~74_combout\ : std_logic;
SIGNAL \Pared|COFFSET[7]~4_combout\ : std_logic;
SIGNAL \Pared|COFFSET[8]~6_combout\ : std_logic;
SIGNAL \Pared|Decoder0~9_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[43][1]~68_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[43][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~18_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[59][2]~80_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[59][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][3]~feeder_combout\ : std_logic;
SIGNAL \Pared|Decoder0~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][5]~72_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~13_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[11][0]~76_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[11][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~75_combout\ : std_logic;
SIGNAL \Pared|Mux23~76_combout\ : std_logic;
SIGNAL \Pared|Decoder0~10_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[35][3]~100_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[35][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~20_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[51][4]~112_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[51][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~3_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[19][1]~104_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[19][3]~q\ : std_logic;
SIGNAL \Pared|Decoder0~14_combout\ : std_logic;
SIGNAL \Pared|Decoder0~17_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[3][4]~108_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[3][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~77_combout\ : std_logic;
SIGNAL \Pared|Mux23~78_combout\ : std_logic;
SIGNAL \Pared|Mux23~79_combout\ : std_logic;
SIGNAL \Pared|Mux23~82_combout\ : std_logic;
SIGNAL \Pared|Decoder0~23_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][2]~81_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[5][2]~90_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[5][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~44_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[53][3]~93_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[53][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[37][1]~86_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[37][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~45_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[17][5]~101_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[17][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[49][1]~109_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[49][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[1][2]~106_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[1][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[33][2]~98_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[33][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~46_combout\ : std_logic;
SIGNAL \Pared|Mux23~47_combout\ : std_logic;
SIGNAL \Pared|Mux23~48_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[41][2]~66_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[41][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[9][3]~74_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[9][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~42_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[25][4]~69_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[25][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[57][5]~77_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[57][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~43_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[13][0]~119_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[13][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[29][3]~118_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[29][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~49_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[45][2]~117_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[45][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[61][5]~120_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[61][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~50_combout\ : std_logic;
SIGNAL \Pared|Mux23~51_combout\ : std_logic;
SIGNAL \Pared|COFFSET[5]~0_combout\ : std_logic;
SIGNAL \Pared|Decoder0~22_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[18][3]~102_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[18][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[22][3]~82_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[22][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~52_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[26][1]~70_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[26][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[30][5]~113_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[30][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~53_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[50][0]~110_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[50][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[54][0]~94_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[54][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~59_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[62][5]~116_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[62][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[58][0]~78_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[58][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~60_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[2][3]~105_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[2][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[10][1]~73_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[10][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~56_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[6][3]~89_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[6][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[14][3]~115_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[14][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~57_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[46][3]~114_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[46][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[38][4]~85_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[38][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[42][3]~65_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[42][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[34][3]~97_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[34][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~54_combout\ : std_logic;
SIGNAL \Pared|Mux23~55_combout\ : std_logic;
SIGNAL \Pared|Mux23~58_combout\ : std_logic;
SIGNAL \Pared|Mux23~61_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[44][5]~122_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[44][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[12][3]~123_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[12][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[28][2]~121_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[28][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~69_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[60][4]~124_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[60][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~70_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[20][2]~83_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[20][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[4][2]~91_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[4][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~62_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[36][2]~87_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[36][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[52][1]~95_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[52][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~63_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[56][4]~79_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[56][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[24][1]~71_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[24][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[8][2]~75_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[8][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][3]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][1]~67_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~64_combout\ : std_logic;
SIGNAL \Pared|Mux23~65_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[16][5]~103_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[16][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[32][1]~99_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[32][3]~q\ : std_logic;
SIGNAL \Pared|MANTIENE_AUX~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[0][2]~107_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[0][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~66_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[48][5]~111_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[48][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~67_combout\ : std_logic;
SIGNAL \Pared|Mux23~68_combout\ : std_logic;
SIGNAL \Pared|Mux23~71_combout\ : std_logic;
SIGNAL \Pared|COFFSET[6]~2_combout\ : std_logic;
SIGNAL \Pared|Mux23~72_combout\ : std_logic;
SIGNAL \Pared|Mux23~83_combout\ : std_logic;
SIGNAL \Pared|COFFSET[10]~11\ : std_logic;
SIGNAL \Pared|COFFSET[11]~12_combout\ : std_logic;
SIGNAL \Pared|Decoder0~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[127][2]~64_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[127][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[111][1]~32_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[111][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[79][2]~48_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[79][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[95][0]~16_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[95][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~38_combout\ : std_logic;
SIGNAL \Pared|Mux23~39_combout\ : std_logic;
SIGNAL \Pared|Decoder0~6_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[124][0]~63_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[124][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[108][0]~28_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[108][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[76][5]~44_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[76][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~35_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[92][0]~12_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[92][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~36_combout\ : std_logic;
SIGNAL \Pared|Decoder0~5_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[93][2]~8_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[93][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[77][1]~36_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[77][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~33_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[109][0]~20_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[109][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[125][0]~61_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[125][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~34_combout\ : std_logic;
SIGNAL \Pared|Mux23~37_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][3]~feeder_combout\ : std_logic;
SIGNAL \Pared|Decoder0~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][5]~4_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[126][3]~62_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[126][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[78][3]~40_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[78][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[110][3]~24_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[110][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~31_combout\ : std_logic;
SIGNAL \Pared|Mux23~32_combout\ : std_logic;
SIGNAL \Pared|Mux23~40_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[86][1]~2_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[86][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[84][1]~10_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[84][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[85][1]~5_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[85][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[87][4]~13_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[87][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[69][5]~33_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[69][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[68][5]~42_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[68][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~4_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[70][1]~38_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[70][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[71][0]~45_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[71][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~5_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[102][2]~22_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[102][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[103][5]~29_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[103][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][3]~17_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[100][0]~26_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[100][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~2_combout\ : std_logic;
SIGNAL \Pared|Mux23~3_combout\ : std_logic;
SIGNAL \Pared|Mux23~6_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][3]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][5]~54_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[116][4]~55_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[116][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][5]~53_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[119][4]~56_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[119][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~8_combout\ : std_logic;
SIGNAL \Pared|Mux23~9_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[80][0]~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[80][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][5]~3_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~22_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[83][3]~15_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[83][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[81][5]~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[81][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~23_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[67][2]~47_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[67][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[66][2]~39_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[66][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[65][0]~35_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[65][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[64][0]~43_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[64][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~24_combout\ : std_logic;
SIGNAL \Pared|Mux23~25_combout\ : std_logic;
SIGNAL \Pared|Mux23~26_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[98][4]~23_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[98][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[99][1]~31_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[99][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[96][1]~27_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[96][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[97][5]~19_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[97][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~20_combout\ : std_logic;
SIGNAL \Pared|Mux23~21_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[114][4]~57_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[114][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[112][0]~59_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[112][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~27_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[113][5]~58_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[113][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[115][5]~60_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[115][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~28_combout\ : std_logic;
SIGNAL \Pared|Mux23~29_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[72][1]~41_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[72][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[73][1]~34_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[73][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~14_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[74][1]~37_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[74][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[75][0]~46_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[75][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~15_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[89][0]~6_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[89][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[91][4]~14_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[91][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][2]~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[88][0]~9_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[88][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~12_combout\ : std_logic;
SIGNAL \Pared|Mux23~13_combout\ : std_logic;
SIGNAL \Pared|Mux23~16_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[106][4]~21_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[106][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[107][2]~30_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[107][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[104][2]~25_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[104][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[105][5]~18_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[105][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~10_combout\ : std_logic;
SIGNAL \Pared|Mux23~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[123][2]~52_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[123][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[121][4]~50_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[121][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[120][0]~51_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[120][3]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][2]~49_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][3]~q\ : std_logic;
SIGNAL \Pared|Mux23~17_combout\ : std_logic;
SIGNAL \Pared|Mux23~18_combout\ : std_logic;
SIGNAL \Pared|Mux23~19_combout\ : std_logic;
SIGNAL \Pared|Mux23~30_combout\ : std_logic;
SIGNAL \Pared|Mux23~41_combout\ : std_logic;
SIGNAL \Pared|Mux23~84_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux5~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux5~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux5~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux5~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux5~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux10~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux10~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux28~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux16~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux16~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux16~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux16~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux16~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux22~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux22~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux22~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux22~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux22~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux28~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A~131_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[47][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[15][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~80_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[31][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~81_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[35][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[51][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[19][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[3][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~77_combout\ : std_logic;
SIGNAL \Pared|Mux26~78_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[43][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[59][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][0]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[11][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~75_combout\ : std_logic;
SIGNAL \Pared|Mux26~76_combout\ : std_logic;
SIGNAL \Pared|Mux26~79_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[55][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[23][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[39][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[7][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~73_combout\ : std_logic;
SIGNAL \Pared|Mux26~74_combout\ : std_logic;
SIGNAL \Pared|Mux26~82_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[5][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~44_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[53][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[37][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~45_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[49][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[33][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[1][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~46_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[17][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~47_combout\ : std_logic;
SIGNAL \Pared|Mux26~48_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[13][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[29][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~49_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[45][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[61][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~50_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[41][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[9][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~42_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[25][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[57][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~43_combout\ : std_logic;
SIGNAL \Pared|Mux26~51_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[2][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[10][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~56_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[14][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[6][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~57_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[38][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[46][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[34][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[42][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~54_combout\ : std_logic;
SIGNAL \Pared|Mux26~55_combout\ : std_logic;
SIGNAL \Pared|Mux26~58_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[30][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[22][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[18][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~52_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[26][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~53_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[54][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[50][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~59_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[58][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[62][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~60_combout\ : std_logic;
SIGNAL \Pared|Mux26~61_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[24][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[56][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[8][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~64_combout\ : std_logic;
SIGNAL \Pared|Mux26~65_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[48][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[16][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[32][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[0][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~66_combout\ : std_logic;
SIGNAL \Pared|Mux26~67_combout\ : std_logic;
SIGNAL \Pared|Mux26~68_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[36][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[52][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[4][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[20][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~62_combout\ : std_logic;
SIGNAL \Pared|Mux26~63_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[12][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[28][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~69_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[60][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[44][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~70_combout\ : std_logic;
SIGNAL \Pared|Mux26~71_combout\ : std_logic;
SIGNAL \Pared|Mux26~72_combout\ : std_logic;
SIGNAL \Pared|Mux26~83_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[104][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[105][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~10_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[107][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[106][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[121][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][0]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[120][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~17_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[123][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~18_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[75][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[74][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[73][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[72][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~14_combout\ : std_logic;
SIGNAL \Pared|Mux26~15_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[89][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[91][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[88][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~12_combout\ : std_logic;
SIGNAL \Pared|Mux26~13_combout\ : std_logic;
SIGNAL \Pared|Mux26~16_combout\ : std_logic;
SIGNAL \Pared|Mux26~19_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][0]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[80][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~22_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[83][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[81][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~23_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[66][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[67][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[64][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[65][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~24_combout\ : std_logic;
SIGNAL \Pared|Mux26~25_combout\ : std_logic;
SIGNAL \Pared|Mux26~26_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[115][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[113][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[112][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[114][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~27_combout\ : std_logic;
SIGNAL \Pared|Mux26~28_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[96][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[97][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~20_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[99][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[98][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~21_combout\ : std_logic;
SIGNAL \Pared|Mux26~29_combout\ : std_logic;
SIGNAL \Pared|Mux26~30_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[127][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[111][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[95][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[79][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~38_combout\ : std_logic;
SIGNAL \Pared|Mux26~39_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[124][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[108][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[76][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~35_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[92][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~36_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[93][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[77][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~33_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[109][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[125][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~34_combout\ : std_logic;
SIGNAL \Pared|Mux26~37_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[110][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[78][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~31_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[126][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~32_combout\ : std_logic;
SIGNAL \Pared|Mux26~40_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][0]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[116][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[119][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~8_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[69][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[68][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~4_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[71][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[70][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~5_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[100][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][0]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~2_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[103][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[102][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~3_combout\ : std_logic;
SIGNAL \Pared|Mux26~6_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[87][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[86][0]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[84][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[85][0]~q\ : std_logic;
SIGNAL \Pared|Mux26~1_combout\ : std_logic;
SIGNAL \Pared|Mux26~9_combout\ : std_logic;
SIGNAL \Pared|Mux26~41_combout\ : std_logic;
SIGNAL \Pared|Mux26~84_combout\ : std_logic;
SIGNAL \Rect2Hex1|LessThan3~12_combout\ : std_logic;
SIGNAL \Rect2Hex1|cuadrante~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux21~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux21~5_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux7~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux7~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux4~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux4~5_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux15~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux15~5_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux27~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux27~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[46][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[14][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~73_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[62][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[30][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~74_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[47][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[31][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[15][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~80_combout\ : std_logic;
SIGNAL \Pared|Mux25~81_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[60][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[28][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[12][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[44][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~77_combout\ : std_logic;
SIGNAL \Pared|Mux25~78_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[61][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[45][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[29][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[13][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~75_combout\ : std_logic;
SIGNAL \Pared|Mux25~76_combout\ : std_logic;
SIGNAL \Pared|Mux25~79_combout\ : std_logic;
SIGNAL \Pared|Mux25~82_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[34][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[35][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[32][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[33][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~62_combout\ : std_logic;
SIGNAL \Pared|Mux25~63_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[50][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[48][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~69_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[49][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[51][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~70_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[19][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[16][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[18][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~64_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[17][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~65_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[3][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[2][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[1][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[0][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~66_combout\ : std_logic;
SIGNAL \Pared|Mux25~67_combout\ : std_logic;
SIGNAL \Pared|Mux25~68_combout\ : std_logic;
SIGNAL \Pared|Mux25~71_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[52][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[54][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~59_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[55][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[53][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~60_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[23][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[20][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[22][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~52_combout\ : std_logic;
SIGNAL \Pared|Mux25~53_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[5][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[4][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~56_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[6][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[7][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~57_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[39][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[37][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[36][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~54_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[38][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~55_combout\ : std_logic;
SIGNAL \Pared|Mux25~58_combout\ : std_logic;
SIGNAL \Pared|Mux25~61_combout\ : std_logic;
SIGNAL \Pared|Mux25~72_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[25][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[26][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[24][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~44_combout\ : std_logic;
SIGNAL \Pared|Mux25~45_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[9][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[8][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~46_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[10][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[11][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~47_combout\ : std_logic;
SIGNAL \Pared|Mux25~48_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[58][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[56][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~49_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[59][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[57][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~50_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[41][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~42_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[43][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[42][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~43_combout\ : std_logic;
SIGNAL \Pared|Mux25~51_combout\ : std_logic;
SIGNAL \Pared|Mux25~83_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[111][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[103][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[107][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[99][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~17_combout\ : std_logic;
SIGNAL \Pared|Mux25~18_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[105][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[97][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~10_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[109][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[96][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[100][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~14_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[108][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[104][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~15_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[98][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[102][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~12_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[106][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[110][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~13_combout\ : std_logic;
SIGNAL \Pared|Mux25~16_combout\ : std_logic;
SIGNAL \Pared|Mux25~19_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[76][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[72][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[68][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[64][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~24_combout\ : std_logic;
SIGNAL \Pared|Mux25~25_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[66][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[70][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~22_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[74][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[78][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~23_combout\ : std_logic;
SIGNAL \Pared|Mux25~26_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[75][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[67][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~27_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[71][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[79][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~28_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[73][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[65][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~20_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[77][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[69][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~21_combout\ : std_logic;
SIGNAL \Pared|Mux25~29_combout\ : std_logic;
SIGNAL \Pared|Mux25~30_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[127][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[125][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[126][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[124][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~38_combout\ : std_logic;
SIGNAL \Pared|Mux25~39_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[120][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[121][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~31_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[123][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~32_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[112][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[113][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~35_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[114][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[115][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~36_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[119][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[116][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~33_combout\ : std_logic;
SIGNAL \Pared|Mux25~34_combout\ : std_logic;
SIGNAL \Pared|Mux25~37_combout\ : std_logic;
SIGNAL \Pared|Mux25~40_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[91][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[83][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[95][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[87][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~8_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[81][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[89][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~2_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[85][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[93][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~3_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[84][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[80][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~4_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[88][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[92][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~5_combout\ : std_logic;
SIGNAL \Pared|Mux25~6_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[86][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][1]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][1]~q\ : std_logic;
SIGNAL \Pared|Mux25~1_combout\ : std_logic;
SIGNAL \Pared|Mux25~9_combout\ : std_logic;
SIGNAL \Pared|Mux25~41_combout\ : std_logic;
SIGNAL \Pared|Mux25~84_combout\ : std_logic;
SIGNAL \Rect2Hex1|cuadrante~3_combout\ : std_logic;
SIGNAL \Pared|Mux27~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux20~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux20~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux20~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux20~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux20~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux20~5_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux3~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux3~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux3~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux3~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux3~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux3~5_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux9~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux9~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux26~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux14~4_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux14~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux14~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux14~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux14~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux14~5_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux26~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A~130_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[98][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[106][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~2_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[110][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[102][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~3_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[70][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[78][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[66][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[74][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~4_combout\ : std_logic;
SIGNAL \Pared|Mux24~5_combout\ : std_logic;
SIGNAL \Pared|Mux24~6_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[126][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[114][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~8_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[86][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~0_combout\ : std_logic;
SIGNAL \Pared|Mux24~1_combout\ : std_logic;
SIGNAL \Pared|Mux24~9_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[124][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[108][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[76][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[92][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~27_combout\ : std_logic;
SIGNAL \Pared|Mux24~28_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[116][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[68][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[84][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~20_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[100][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~21_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[120][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[72][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[104][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~22_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[88][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~23_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[80][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[112][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[64][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[96][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~24_combout\ : std_logic;
SIGNAL \Pared|Mux24~25_combout\ : std_logic;
SIGNAL \Pared|Mux24~26_combout\ : std_logic;
SIGNAL \Pared|Mux24~29_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[121][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[89][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[73][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[105][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~10_combout\ : std_logic;
SIGNAL \Pared|Mux24~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[93][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[77][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~17_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[125][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[109][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~18_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[81][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[113][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[65][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[97][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~14_combout\ : std_logic;
SIGNAL \Pared|Mux24~15_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[69][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[85][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~12_combout\ : std_logic;
SIGNAL \Pared|Mux24~13_combout\ : std_logic;
SIGNAL \Pared|Mux24~16_combout\ : std_logic;
SIGNAL \Pared|Mux24~19_combout\ : std_logic;
SIGNAL \Pared|Mux24~30_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[111][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[79][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~38_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[95][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[127][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~39_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[119][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[87][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[103][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[71][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~31_combout\ : std_logic;
SIGNAL \Pared|Mux24~32_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[123][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[107][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[75][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[91][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~33_combout\ : std_logic;
SIGNAL \Pared|Mux24~34_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[99][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[83][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[67][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~35_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[115][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~36_combout\ : std_logic;
SIGNAL \Pared|Mux24~37_combout\ : std_logic;
SIGNAL \Pared|Mux24~40_combout\ : std_logic;
SIGNAL \Pared|Mux24~41_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[19][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~59_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[23][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[31][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~60_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[30][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[26][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[22][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[18][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~52_combout\ : std_logic;
SIGNAL \Pared|Mux24~53_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[17][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[25][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~54_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[29][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~55_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[20][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[16][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~56_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[28][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[24][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~57_combout\ : std_logic;
SIGNAL \Pared|Mux24~58_combout\ : std_logic;
SIGNAL \Pared|Mux24~61_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[7][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[15][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[3][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[11][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~69_combout\ : std_logic;
SIGNAL \Pared|Mux24~70_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[10][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[2][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[6][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~64_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[14][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~65_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[8][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[12][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[4][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[0][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~66_combout\ : std_logic;
SIGNAL \Pared|Mux24~67_combout\ : std_logic;
SIGNAL \Pared|Mux24~68_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[1][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[9][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~62_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[13][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[5][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~63_combout\ : std_logic;
SIGNAL \Pared|Mux24~71_combout\ : std_logic;
SIGNAL \Pared|Mux24~72_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[62][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[60][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~80_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[61][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~81_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[59][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[58][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[56][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[57][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~73_combout\ : std_logic;
SIGNAL \Pared|Mux24~74_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[53][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[55][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[52][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[54][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~75_combout\ : std_logic;
SIGNAL \Pared|Mux24~76_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[48][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[49][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~77_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[51][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[50][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~78_combout\ : std_logic;
SIGNAL \Pared|Mux24~79_combout\ : std_logic;
SIGNAL \Pared|Mux24~82_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[43][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[35][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~49_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[39][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[47][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~50_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[41][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[33][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~42_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[37][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[45][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~43_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[38][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[34][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~44_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[42][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[46][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~45_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[32][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[36][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~46_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][2]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][2]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[44][2]~q\ : std_logic;
SIGNAL \Pared|Mux24~47_combout\ : std_logic;
SIGNAL \Pared|Mux24~48_combout\ : std_logic;
SIGNAL \Pared|Mux24~51_combout\ : std_logic;
SIGNAL \Pared|Mux24~83_combout\ : std_logic;
SIGNAL \Pared|Mux24~84_combout\ : std_logic;
SIGNAL \Pared|Mux27~3_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux11~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux23~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux17~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux6~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux6~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux23~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A~132_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[110][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[78][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~49_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[126][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~50_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[106][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][5]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[74][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~42_combout\ : std_logic;
SIGNAL \Pared|Mux21~43_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[86][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[70][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[102][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~44_combout\ : std_logic;
SIGNAL \Pared|Mux21~45_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[98][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][5]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[66][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~46_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[114][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~47_combout\ : std_logic;
SIGNAL \Pared|Mux21~48_combout\ : std_logic;
SIGNAL \Pared|Mux21~51_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[123][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[107][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[91][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[75][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~75_combout\ : std_logic;
SIGNAL \Pared|Mux21~76_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[83][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[67][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~77_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[99][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[115][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~78_combout\ : std_logic;
SIGNAL \Pared|Mux21~79_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[127][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[95][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[111][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[79][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~80_combout\ : std_logic;
SIGNAL \Pared|Mux21~81_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[87][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[119][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[103][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[71][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~73_combout\ : std_logic;
SIGNAL \Pared|Mux21~74_combout\ : std_logic;
SIGNAL \Pared|Mux21~82_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[100][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[68][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~64_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[116][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[84][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~65_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[64][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[80][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~66_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[96][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[112][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~67_combout\ : std_logic;
SIGNAL \Pared|Mux21~68_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[124][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[92][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[108][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[76][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~69_combout\ : std_logic;
SIGNAL \Pared|Mux21~70_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[120][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[104][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[72][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[88][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~62_combout\ : std_logic;
SIGNAL \Pared|Mux21~63_combout\ : std_logic;
SIGNAL \Pared|Mux21~71_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[65][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[81][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~56_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[113][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[97][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~57_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[73][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[89][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~54_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[121][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[105][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~55_combout\ : std_logic;
SIGNAL \Pared|Mux21~58_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[125][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[93][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[109][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[77][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~59_combout\ : std_logic;
SIGNAL \Pared|Mux21~60_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[85][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[69][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~52_combout\ : std_logic;
SIGNAL \Pared|Mux21~53_combout\ : std_logic;
SIGNAL \Pared|Mux21~61_combout\ : std_logic;
SIGNAL \Pared|Mux21~72_combout\ : std_logic;
SIGNAL \Pared|Mux21~83_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux18~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux18~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux18~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux12~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux12~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux12~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux1~1_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux1~2_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux24~0_combout\ : std_logic;
SIGNAL \Gen_paredes|Mux24~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A~133_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[121][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[120][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~31_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[122][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[123][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~32_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[127][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[125][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[126][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[124][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~38_combout\ : std_logic;
SIGNAL \Pared|Mux22~39_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[119][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[117][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[118][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[116][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~33_combout\ : std_logic;
SIGNAL \Pared|Mux22~34_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[112][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[113][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~35_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[114][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[115][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~36_combout\ : std_logic;
SIGNAL \Pared|Mux22~37_combout\ : std_logic;
SIGNAL \Pared|Mux22~40_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[68][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[64][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~24_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[72][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[76][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~25_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[78][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[74][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[66][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[70][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~22_combout\ : std_logic;
SIGNAL \Pared|Mux22~23_combout\ : std_logic;
SIGNAL \Pared|Mux22~26_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[75][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[67][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~27_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[71][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[79][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~28_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[77][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[69][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[73][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[65][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~20_combout\ : std_logic;
SIGNAL \Pared|Mux22~21_combout\ : std_logic;
SIGNAL \Pared|Mux22~29_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[109][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[101][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[105][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[97][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~10_combout\ : std_logic;
SIGNAL \Pared|Mux22~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[111][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[103][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[107][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[99][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~17_combout\ : std_logic;
SIGNAL \Pared|Mux22~18_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[100][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[96][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~14_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[104][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[108][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~15_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[110][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[106][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[98][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[102][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~12_combout\ : std_logic;
SIGNAL \Pared|Mux22~13_combout\ : std_logic;
SIGNAL \Pared|Mux22~16_combout\ : std_logic;
SIGNAL \Pared|Mux22~19_combout\ : std_logic;
SIGNAL \Pared|Mux22~30_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[92][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[88][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[84][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[80][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~4_combout\ : std_logic;
SIGNAL \Pared|Mux22~5_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[93][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[85][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[81][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[89][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~2_combout\ : std_logic;
SIGNAL \Pared|Mux22~3_combout\ : std_logic;
SIGNAL \Pared|Mux22~6_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[91][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[83][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[95][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[87][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~8_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[90][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[86][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[82][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[94][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~1_combout\ : std_logic;
SIGNAL \Pared|Mux22~9_combout\ : std_logic;
SIGNAL \Pared|Mux22~41_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][4]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[31][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[15][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~80_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[47][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~81_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[62][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[30][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[46][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[14][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~73_combout\ : std_logic;
SIGNAL \Pared|Mux22~74_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[12][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[44][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~77_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[28][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[60][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~78_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[29][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[13][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~75_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[45][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[61][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~76_combout\ : std_logic;
SIGNAL \Pared|Mux22~79_combout\ : std_logic;
SIGNAL \Pared|Mux22~82_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[23][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[20][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[22][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~52_combout\ : std_logic;
SIGNAL \Pared|Mux22~53_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[55][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[53][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[54][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[52][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~59_combout\ : std_logic;
SIGNAL \Pared|Mux22~60_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[39][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[38][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[37][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[36][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~54_combout\ : std_logic;
SIGNAL \Pared|Mux22~55_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[5][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[4][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~56_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[6][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[7][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~57_combout\ : std_logic;
SIGNAL \Pared|Mux22~58_combout\ : std_logic;
SIGNAL \Pared|Mux22~61_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[3][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[2][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[1][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[0][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~66_combout\ : std_logic;
SIGNAL \Pared|Mux22~67_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[19][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[17][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[16][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[18][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~64_combout\ : std_logic;
SIGNAL \Pared|Mux22~65_combout\ : std_logic;
SIGNAL \Pared|Mux22~68_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[35][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[33][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[32][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~62_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[34][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~63_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[48][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[50][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~69_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[49][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[51][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~70_combout\ : std_logic;
SIGNAL \Pared|Mux22~71_combout\ : std_logic;
SIGNAL \Pared|Mux22~72_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[41][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~42_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[43][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[42][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~43_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[25][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[26][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[24][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~44_combout\ : std_logic;
SIGNAL \Pared|Mux22~45_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[11][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[10][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[9][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[8][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~46_combout\ : std_logic;
SIGNAL \Pared|Mux22~47_combout\ : std_logic;
SIGNAL \Pared|Mux22~48_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[56][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[58][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~49_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[57][4]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[59][4]~q\ : std_logic;
SIGNAL \Pared|Mux22~50_combout\ : std_logic;
SIGNAL \Pared|Mux22~51_combout\ : std_logic;
SIGNAL \Pared|Mux22~83_combout\ : std_logic;
SIGNAL \Pared|Mux27~0_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[39][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[38][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[37][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[36][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~0_combout\ : std_logic;
SIGNAL \Pared|Mux21~1_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[46][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[45][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[44][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~7_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[47][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~8_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[33][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[35][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[34][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[32][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~4_combout\ : std_logic;
SIGNAL \Pared|Mux21~5_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[40][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[42][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~2_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[43][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[41][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~3_combout\ : std_logic;
SIGNAL \Pared|Mux21~6_combout\ : std_logic;
SIGNAL \Pared|Mux21~9_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[13][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[14][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[12][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~27_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[15][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~28_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[5][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[7][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[4][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[6][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~22_combout\ : std_logic;
SIGNAL \Pared|Mux21~23_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[3][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[1][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[0][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~24_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[2][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~25_combout\ : std_logic;
SIGNAL \Pared|Mux21~26_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[11][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[10][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[8][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[9][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~20_combout\ : std_logic;
SIGNAL \Pared|Mux21~21_combout\ : std_logic;
SIGNAL \Pared|Mux21~29_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[27][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[31][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[23][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[19][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~17_combout\ : std_logic;
SIGNAL \Pared|Mux21~18_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[30][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[22][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[18][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[26][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~10_combout\ : std_logic;
SIGNAL \Pared|Mux21~11_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[25][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[29][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[17][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][5]~feeder_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[21][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~12_combout\ : std_logic;
SIGNAL \Pared|Mux21~13_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[20][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[28][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[16][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[24][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~14_combout\ : std_logic;
SIGNAL \Pared|Mux21~15_combout\ : std_logic;
SIGNAL \Pared|Mux21~16_combout\ : std_logic;
SIGNAL \Pared|Mux21~19_combout\ : std_logic;
SIGNAL \Pared|Mux21~30_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[59][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[51][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~38_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[55][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[63][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~39_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[62][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[54][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[50][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~33_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[58][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~34_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[60][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[56][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[48][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[52][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~35_combout\ : std_logic;
SIGNAL \Pared|Mux21~36_combout\ : std_logic;
SIGNAL \Pared|Mux21~37_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[49][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[57][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~31_combout\ : std_logic;
SIGNAL \Pared|PAREDES_A[61][5]~q\ : std_logic;
SIGNAL \Pared|PAREDES_A[53][5]~q\ : std_logic;
SIGNAL \Pared|Mux21~32_combout\ : std_logic;
SIGNAL \Pared|Mux21~40_combout\ : std_logic;
SIGNAL \Pared|Mux21~41_combout\ : std_logic;
SIGNAL \Pared|Mux27~1_combout\ : std_logic;
SIGNAL \ControlGiro1|Add1~1\ : std_logic;
SIGNAL \ControlGiro1|Add1~3\ : std_logic;
SIGNAL \ControlGiro1|Add1~5\ : std_logic;
SIGNAL \ControlGiro1|Add1~7\ : std_logic;
SIGNAL \ControlGiro1|Add1~9\ : std_logic;
SIGNAL \ControlGiro1|Add1~11\ : std_logic;
SIGNAL \ControlGiro1|Add1~12_combout\ : std_logic;
SIGNAL \ControlGiro1|Add1~10_combout\ : std_logic;
SIGNAL \ControlGiro1|Add1~8_combout\ : std_logic;
SIGNAL \ControlGiro1|Add1~6_combout\ : std_logic;
SIGNAL \ControlGiro1|Add1~4_combout\ : std_logic;
SIGNAL \ControlGiro1|Add1~2_combout\ : std_logic;
SIGNAL \ControlGiro1|Add1~0_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~0_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~2_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~1\ : std_logic;
SIGNAL \ControlGiro1|Add2~3_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~5_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~4\ : std_logic;
SIGNAL \ControlGiro1|Add2~6_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~8_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~7\ : std_logic;
SIGNAL \ControlGiro1|Add2~9_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~11_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~10\ : std_logic;
SIGNAL \ControlGiro1|Add2~12_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~14_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~13\ : std_logic;
SIGNAL \ControlGiro1|Add2~15_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~17_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~16\ : std_logic;
SIGNAL \ControlGiro1|Add2~18_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~20_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~19\ : std_logic;
SIGNAL \ControlGiro1|Add2~21_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~23_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~22\ : std_logic;
SIGNAL \ControlGiro1|Add2~24_combout\ : std_logic;
SIGNAL \ControlGiro1|Add2~26_combout\ : std_logic;
SIGNAL \ControlGiro1|Equal0~1_combout\ : std_logic;
SIGNAL \ControlGiro1|Equal0~0_combout\ : std_logic;
SIGNAL \ControlGiro1|Equal0~2_combout\ : std_logic;
SIGNAL \ControlGiro1|direccion~0_combout\ : std_logic;
SIGNAL \ControlGiro1|direccion~q\ : std_logic;
SIGNAL \ControlGiro1|velocidad[0]~10_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~0_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[0]~12_cout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[0]~13_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[0]~11\ : std_logic;
SIGNAL \ControlGiro1|velocidad[1]~12_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~1_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[0]~14\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[1]~15_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[1]~13\ : std_logic;
SIGNAL \ControlGiro1|velocidad[2]~14_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~2_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[1]~16\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[2]~17_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[2]~15\ : std_logic;
SIGNAL \ControlGiro1|velocidad[3]~16_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~3_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[2]~18\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[3]~19_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[3]~17\ : std_logic;
SIGNAL \ControlGiro1|velocidad[4]~18_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~4_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[3]~20\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[4]~21_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[4]~19\ : std_logic;
SIGNAL \ControlGiro1|velocidad[5]~20_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~5_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[4]~22\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[5]~23_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[5]~21\ : std_logic;
SIGNAL \ControlGiro1|velocidad[6]~22_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~6_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[5]~24\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[6]~25_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[6]~23\ : std_logic;
SIGNAL \ControlGiro1|velocidad[7]~24_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~7_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[6]~26\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[7]~27_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[7]~25\ : std_logic;
SIGNAL \ControlGiro1|velocidad[8]~26_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~8_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[7]~28\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[8]~29_combout\ : std_logic;
SIGNAL \ControlGiro1|velocidad[8]~27\ : std_logic;
SIGNAL \ControlGiro1|velocidad[9]~28_combout\ : std_logic;
SIGNAL \ControlGiro1|Add3~9_combout\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[8]~30\ : std_logic;
SIGNAL \ControlGiro1|angulo_aux[9]~31_combout\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|SC|Add0~0_combout\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Rotar1|Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~11_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~13_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~15_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~17_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~19_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~21_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~23_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~25_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~27_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~29_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~31_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~33_cout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~35\ : std_logic;
SIGNAL \Rotar1|Y_out[1]~37\ : std_logic;
SIGNAL \Rotar1|Y_out[2]~39\ : std_logic;
SIGNAL \Rotar1|Y_out[3]~41\ : std_logic;
SIGNAL \Rotar1|Y_out[4]~43\ : std_logic;
SIGNAL \Rotar1|Y_out[5]~45\ : std_logic;
SIGNAL \Rotar1|Y_out[6]~47\ : std_logic;
SIGNAL \Rotar1|Y_out[7]~49\ : std_logic;
SIGNAL \Rotar1|Y_out[8]~51\ : std_logic;
SIGNAL \Rotar1|Y_out[9]~52_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[8]~50_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[1]~36_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[2]~38_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[3]~40_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[0]~34_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan0~0_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[4]~42_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[5]~44_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[7]~48_combout\ : std_logic;
SIGNAL \Rotar1|Y_out[6]~46_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan0~1_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan0~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~3\ : std_logic;
SIGNAL \Rect2Hex2|Add6~5\ : std_logic;
SIGNAL \Rect2Hex2|Add6~7\ : std_logic;
SIGNAL \Rect2Hex2|Add6~9\ : std_logic;
SIGNAL \Rect2Hex2|Add6~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[5]~3_combout\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Rotar1|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Rotar1|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~11_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~13_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~15_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~17_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~19_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~21_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~23_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~25_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~27_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~29_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~31_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~33_cout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~35\ : std_logic;
SIGNAL \Rotar1|X_out[1]~37\ : std_logic;
SIGNAL \Rotar1|X_out[2]~39\ : std_logic;
SIGNAL \Rotar1|X_out[3]~41\ : std_logic;
SIGNAL \Rotar1|X_out[4]~43\ : std_logic;
SIGNAL \Rotar1|X_out[5]~45\ : std_logic;
SIGNAL \Rotar1|X_out[6]~47\ : std_logic;
SIGNAL \Rotar1|X_out[7]~49\ : std_logic;
SIGNAL \Rotar1|X_out[8]~51\ : std_logic;
SIGNAL \Rotar1|X_out[9]~52_combout\ : std_logic;
SIGNAL \Rotar1|X_out[8]~50_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \Rotar1|X_out[4]~42_combout\ : std_logic;
SIGNAL \Rotar1|X_out[5]~44_combout\ : std_logic;
SIGNAL \Rotar1|X_out[7]~48_combout\ : std_logic;
SIGNAL \Rotar1|X_out[6]~46_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][12]~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][11]~3_combout\ : std_logic;
SIGNAL \Rotar1|X_out[3]~40_combout\ : std_logic;
SIGNAL \Rotar1|X_out[2]~38_combout\ : std_logic;
SIGNAL \Rotar1|X_out[1]~36_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][14]~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \Rotar1|X_out[0]~34_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][8]~7_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][12]~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][4]~13_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][8]~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][3]~15_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][7]~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][2]~17_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][5]~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[0][4]~19_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~3\ : std_logic;
SIGNAL \Rect2Hex2|Add1~5\ : std_logic;
SIGNAL \Rect2Hex2|Add1~7\ : std_logic;
SIGNAL \Rect2Hex2|Add1~9\ : std_logic;
SIGNAL \Rect2Hex2|Add1~11\ : std_logic;
SIGNAL \Rect2Hex2|Add1~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~3\ : std_logic;
SIGNAL \Rect2Hex2|Add5~5\ : std_logic;
SIGNAL \Rect2Hex2|Add5~7\ : std_logic;
SIGNAL \Rect2Hex2|Add5~9\ : std_logic;
SIGNAL \Rect2Hex2|Add5~11\ : std_logic;
SIGNAL \Rect2Hex2|Add5~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~3\ : std_logic;
SIGNAL \Rect2Hex2|Add0~5\ : std_logic;
SIGNAL \Rect2Hex2|Add0~7\ : std_logic;
SIGNAL \Rect2Hex2|Add0~9\ : std_logic;
SIGNAL \Rect2Hex2|Add0~11\ : std_logic;
SIGNAL \Rect2Hex2|Add0~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~3\ : std_logic;
SIGNAL \Rect2Hex2|Add3~5\ : std_logic;
SIGNAL \Rect2Hex2|Add3~7\ : std_logic;
SIGNAL \Rect2Hex2|Add3~9\ : std_logic;
SIGNAL \Rect2Hex2|Add3~11\ : std_logic;
SIGNAL \Rect2Hex2|Add3~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][14]~0_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|romout[1][13]~1_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~7_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~5_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~13_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~3_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~7_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~9_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~11_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~9_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~19_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~15_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~17_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan3~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~11_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~9_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~3\ : std_logic;
SIGNAL \Rect2Hex2|Add4~5\ : std_logic;
SIGNAL \Rect2Hex2|Add4~7\ : std_logic;
SIGNAL \Rect2Hex2|Add4~9\ : std_logic;
SIGNAL \Rect2Hex2|Add4~11\ : std_logic;
SIGNAL \Rect2Hex2|Add4~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~1_cout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~3\ : std_logic;
SIGNAL \Rect2Hex2|Add2~5\ : std_logic;
SIGNAL \Rect2Hex2|Add2~7\ : std_logic;
SIGNAL \Rect2Hex2|Add2~9\ : std_logic;
SIGNAL \Rect2Hex2|Add2~11\ : std_logic;
SIGNAL \Rect2Hex2|Add2~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~13\ : std_logic;
SIGNAL \Rect2Hex2|Add0~15\ : std_logic;
SIGNAL \Rect2Hex2|Add0~17\ : std_logic;
SIGNAL \Rect2Hex2|Add0~19\ : std_logic;
SIGNAL \Rect2Hex2|Add0~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~9_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~0_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add0~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~0_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~1_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~1_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~3_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~5_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~7_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan4~11_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~3_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~11_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~13_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~15_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~5_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~7_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~9_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan2~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac[2]~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio~9_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~11\ : std_logic;
SIGNAL \Rect2Hex2|Add6~13\ : std_logic;
SIGNAL \Rect2Hex2|Add6~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[7]~1_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~13\ : std_logic;
SIGNAL \Rect2Hex2|Add1~15\ : std_logic;
SIGNAL \Rect2Hex2|Add1~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~13\ : std_logic;
SIGNAL \Rect2Hex2|Add5~15\ : std_logic;
SIGNAL \Rect2Hex2|Add5~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~13\ : std_logic;
SIGNAL \Rect2Hex2|Add3~15\ : std_logic;
SIGNAL \Rect2Hex2|Add3~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~5_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~13\ : std_logic;
SIGNAL \Rect2Hex2|Add4~15\ : std_logic;
SIGNAL \Rect2Hex2|Add4~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~13\ : std_logic;
SIGNAL \Rect2Hex2|Add2~15\ : std_logic;
SIGNAL \Rect2Hex2|Add2~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~17\ : std_logic;
SIGNAL \Rect2Hex2|Add1~19\ : std_logic;
SIGNAL \Rect2Hex2|Add1~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add1~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~17\ : std_logic;
SIGNAL \Rect2Hex2|Add4~19\ : std_logic;
SIGNAL \Rect2Hex2|Add4~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~17\ : std_logic;
SIGNAL \Rect2Hex2|Add3~19\ : std_logic;
SIGNAL \Rect2Hex2|Add3~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~17\ : std_logic;
SIGNAL \Rect2Hex2|Add5~19\ : std_logic;
SIGNAL \Rect2Hex2|Add5~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~0_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~17\ : std_logic;
SIGNAL \Rect2Hex2|Add2~19\ : std_logic;
SIGNAL \Rect2Hex2|Add2~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~1_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~15\ : std_logic;
SIGNAL \Rect2Hex2|Add6~17\ : std_logic;
SIGNAL \Rect2Hex2|Add6~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[8]~0_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~3_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[6]~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~7_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~14_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~8_combout\ : std_logic;
SIGNAL \Pared|LessThan0~0_combout\ : std_logic;
SIGNAL \Pared|LessThan0~1_combout\ : std_logic;
SIGNAL \Rect2Hex1|cuadrante~0_combout\ : std_logic;
SIGNAL \Pared|CVISIBLE~0_combout\ : std_logic;
SIGNAL \Pared|CVISIBLE~1_combout\ : std_logic;
SIGNAL \Pared|CVISIBLE~q\ : std_logic;
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Player|x_actual_aux[0]~6_combout\ : std_logic;
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Player|x_actual_aux[0]~7\ : std_logic;
SIGNAL \Player|x_actual_aux[1]~8_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~0_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~3_combout\ : std_logic;
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Player|x_actual_aux[1]~9\ : std_logic;
SIGNAL \Player|x_actual_aux[2]~10_combout\ : std_logic;
SIGNAL \Player|X_anterior[2]~feeder_combout\ : std_logic;
SIGNAL \Player|x_actual_aux[2]~11\ : std_logic;
SIGNAL \Player|x_actual_aux[3]~12_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~1_combout\ : std_logic;
SIGNAL \Player|x_actual_aux[3]~13\ : std_logic;
SIGNAL \Player|x_actual_aux[4]~15\ : std_logic;
SIGNAL \Player|x_actual_aux[5]~16_combout\ : std_logic;
SIGNAL \Player|X_anterior[5]~feeder_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~2_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~4_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~5_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector4~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector5~1_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector4~1_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector4~2_combout\ : std_logic;
SIGNAL \Juego_Fsm1|current_state.VIEJACOLISION~q\ : std_logic;
SIGNAL \Juego_Fsm1|Selector5~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector5~2_combout\ : std_logic;
SIGNAL \Juego_Fsm1|current_state.COLISIONDOBLE~q\ : std_logic;
SIGNAL \Juego_Fsm1|Game_over~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Game_over~q\ : std_logic;
SIGNAL \Player|Add0~0_combout\ : std_logic;
SIGNAL \Player|angulo[2]~10_combout\ : std_logic;
SIGNAL \Player|angulo_anterior[2]~feeder_combout\ : std_logic;
SIGNAL \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Player|x_actual_aux[4]~14_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~2_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~3_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~1_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~0_combout\ : std_logic;
SIGNAL \Comp_cords1|Comparacion~4_combout\ : std_logic;
SIGNAL \FF_AND1|OUT1~combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector3~1_combout\ : std_logic;
SIGNAL \Juego_Fsm1|current_state.NUEVACOLISION~q\ : std_logic;
SIGNAL \Juego_Fsm1|Selector2~2_combout\ : std_logic;
SIGNAL \Comp_cords2|Comparacion~11_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector2~1_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector2~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Selector2~3_combout\ : std_logic;
SIGNAL \Juego_Fsm1|current_state.JUGANDO~q\ : std_logic;
SIGNAL \Juego_Fsm1|Actualizar~0_combout\ : std_logic;
SIGNAL \Juego_Fsm1|Actualizar~q\ : std_logic;
SIGNAL \ContSpeedUp|count[0]~10_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[0]~11\ : std_logic;
SIGNAL \ContSpeedUp|count[1]~12_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[1]~13\ : std_logic;
SIGNAL \ContSpeedUp|count[2]~14_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[2]~15\ : std_logic;
SIGNAL \ContSpeedUp|count[3]~16_combout\ : std_logic;
SIGNAL \ContSpeedUp|Equal0~0_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[3]~17\ : std_logic;
SIGNAL \ContSpeedUp|count[4]~18_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[4]~19\ : std_logic;
SIGNAL \ContSpeedUp|count[5]~20_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[5]~21\ : std_logic;
SIGNAL \ContSpeedUp|count[6]~22_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[6]~23\ : std_logic;
SIGNAL \ContSpeedUp|count[7]~24_combout\ : std_logic;
SIGNAL \ContSpeedUp|Equal0~1_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[7]~25\ : std_logic;
SIGNAL \ContSpeedUp|count[8]~26_combout\ : std_logic;
SIGNAL \ContSpeedUp|count[8]~27\ : std_logic;
SIGNAL \ContSpeedUp|count[9]~28_combout\ : std_logic;
SIGNAL \ContSpeedUp|Equal0~2_combout\ : std_logic;
SIGNAL \ContSpeedUp|ovf~feeder_combout\ : std_logic;
SIGNAL \ContSpeedUp|ovf~q\ : std_logic;
SIGNAL \ContSpeedUp|ovf~clkctrl_outclk\ : std_logic;
SIGNAL \LED1:ESTADO~0_combout\ : std_logic;
SIGNAL \LED1:ESTADO~q\ : std_logic;
SIGNAL \LED_CONTROL~0_combout\ : std_logic;
SIGNAL \LED_CONTROL~reg0_q\ : std_logic;
SIGNAL \Rect2Hex2|Add6~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[4]~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~10_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~11_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~12_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[2]~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~15_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~16_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~6_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[3]~5_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~8_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~13_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~14_combout\ : std_logic;
SIGNAL \Pared|LessThan0~2_combout\ : std_logic;
SIGNAL \Pared|ISLA~q\ : std_logic;
SIGNAL \Rect2Hex2|Add6~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio[1]~7_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~4_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~17_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~18_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add4~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add5~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add3~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~19_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add2~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|radio_frac~20_combout\ : std_logic;
SIGNAL \Rect2Hex2|Add6~21_combout\ : std_logic;
SIGNAL \Pared|Add0~1_cout\ : std_logic;
SIGNAL \Pared|Add0~3_cout\ : std_logic;
SIGNAL \Pared|Add0~5_cout\ : std_logic;
SIGNAL \Pared|Add0~7_cout\ : std_logic;
SIGNAL \Pared|Add0~9_cout\ : std_logic;
SIGNAL \Pared|OFFSET[5]~1\ : std_logic;
SIGNAL \Pared|OFFSET[6]~2_combout\ : std_logic;
SIGNAL \Pared|OFFSET[6]~3\ : std_logic;
SIGNAL \Pared|OFFSET[7]~4_combout\ : std_logic;
SIGNAL \Pared|OFFSET[7]~5\ : std_logic;
SIGNAL \Pared|OFFSET[8]~6_combout\ : std_logic;
SIGNAL \Pared|Mux17~56_combout\ : std_logic;
SIGNAL \Pared|Mux17~57_combout\ : std_logic;
SIGNAL \Pared|OFFSET[8]~7\ : std_logic;
SIGNAL \Pared|OFFSET[9]~8_combout\ : std_logic;
SIGNAL \Pared|OFFSET[9]~9\ : std_logic;
SIGNAL \Pared|OFFSET[10]~10_combout\ : std_logic;
SIGNAL \Pared|Mux17~54_combout\ : std_logic;
SIGNAL \Pared|Mux17~55_combout\ : std_logic;
SIGNAL \Pared|Mux17~58_combout\ : std_logic;
SIGNAL \Pared|Mux17~59_combout\ : std_logic;
SIGNAL \Pared|Mux17~60_combout\ : std_logic;
SIGNAL \Pared|Mux17~52_combout\ : std_logic;
SIGNAL \Pared|Mux17~53_combout\ : std_logic;
SIGNAL \Pared|Mux17~61_combout\ : std_logic;
SIGNAL \Pared|OFFSET[5]~0_combout\ : std_logic;
SIGNAL \Pared|Mux17~64_combout\ : std_logic;
SIGNAL \Pared|Mux17~65_combout\ : std_logic;
SIGNAL \Pared|Mux17~66_combout\ : std_logic;
SIGNAL \Pared|Mux17~67_combout\ : std_logic;
SIGNAL \Pared|Mux17~68_combout\ : std_logic;
SIGNAL \Pared|Mux17~69_combout\ : std_logic;
SIGNAL \Pared|Mux17~70_combout\ : std_logic;
SIGNAL \Pared|Mux17~62_combout\ : std_logic;
SIGNAL \Pared|Mux17~63_combout\ : std_logic;
SIGNAL \Pared|Mux17~71_combout\ : std_logic;
SIGNAL \Pared|Mux17~72_combout\ : std_logic;
SIGNAL \Pared|Mux17~73_combout\ : std_logic;
SIGNAL \Pared|Mux17~74_combout\ : std_logic;
SIGNAL \Pared|Mux17~77_combout\ : std_logic;
SIGNAL \Pared|Mux17~78_combout\ : std_logic;
SIGNAL \Pared|Mux17~75_combout\ : std_logic;
SIGNAL \Pared|Mux17~76_combout\ : std_logic;
SIGNAL \Pared|Mux17~79_combout\ : std_logic;
SIGNAL \Pared|Mux17~80_combout\ : std_logic;
SIGNAL \Pared|Mux17~81_combout\ : std_logic;
SIGNAL \Pared|Mux17~82_combout\ : std_logic;
SIGNAL \Pared|Mux17~46_combout\ : std_logic;
SIGNAL \Pared|Mux17~47_combout\ : std_logic;
SIGNAL \Pared|Mux17~44_combout\ : std_logic;
SIGNAL \Pared|Mux17~45_combout\ : std_logic;
SIGNAL \Pared|Mux17~48_combout\ : std_logic;
SIGNAL \Pared|Mux17~49_combout\ : std_logic;
SIGNAL \Pared|Mux17~50_combout\ : std_logic;
SIGNAL \Pared|Mux17~42_combout\ : std_logic;
SIGNAL \Pared|Mux17~43_combout\ : std_logic;
SIGNAL \Pared|Mux17~51_combout\ : std_logic;
SIGNAL \Pared|Mux17~83_combout\ : std_logic;
SIGNAL \Pared|OFFSET[10]~11\ : std_logic;
SIGNAL \Pared|OFFSET[11]~12_combout\ : std_logic;
SIGNAL \Pared|Mux18~31_combout\ : std_logic;
SIGNAL \Pared|Mux18~32_combout\ : std_logic;
SIGNAL \Pared|Mux18~38_combout\ : std_logic;
SIGNAL \Pared|Mux18~39_combout\ : std_logic;
SIGNAL \Pared|Mux18~35_combout\ : std_logic;
SIGNAL \Pared|Mux18~36_combout\ : std_logic;
SIGNAL \Pared|Mux18~33_combout\ : std_logic;
SIGNAL \Pared|Mux18~34_combout\ : std_logic;
SIGNAL \Pared|Mux18~37_combout\ : std_logic;
SIGNAL \Pared|Mux18~40_combout\ : std_logic;
SIGNAL \Pared|Mux18~24_combout\ : std_logic;
SIGNAL \Pared|Mux18~25_combout\ : std_logic;
SIGNAL \Pared|Mux18~22_combout\ : std_logic;
SIGNAL \Pared|Mux18~23_combout\ : std_logic;
SIGNAL \Pared|Mux18~26_combout\ : std_logic;
SIGNAL \Pared|Mux18~27_combout\ : std_logic;
SIGNAL \Pared|Mux18~28_combout\ : std_logic;
SIGNAL \Pared|Mux18~20_combout\ : std_logic;
SIGNAL \Pared|Mux18~21_combout\ : std_logic;
SIGNAL \Pared|Mux18~29_combout\ : std_logic;
SIGNAL \Pared|Mux18~10_combout\ : std_logic;
SIGNAL \Pared|Mux18~11_combout\ : std_logic;
SIGNAL \Pared|Mux18~14_combout\ : std_logic;
SIGNAL \Pared|Mux18~15_combout\ : std_logic;
SIGNAL \Pared|Mux18~12_combout\ : std_logic;
SIGNAL \Pared|Mux18~13_combout\ : std_logic;
SIGNAL \Pared|Mux18~16_combout\ : std_logic;
SIGNAL \Pared|Mux18~17_combout\ : std_logic;
SIGNAL \Pared|Mux18~18_combout\ : std_logic;
SIGNAL \Pared|Mux18~19_combout\ : std_logic;
SIGNAL \Pared|Mux18~30_combout\ : std_logic;
SIGNAL \Pared|Mux18~2_combout\ : std_logic;
SIGNAL \Pared|Mux18~3_combout\ : std_logic;
SIGNAL \Pared|Mux18~4_combout\ : std_logic;
SIGNAL \Pared|Mux18~5_combout\ : std_logic;
SIGNAL \Pared|Mux18~6_combout\ : std_logic;
SIGNAL \Pared|Mux18~0_combout\ : std_logic;
SIGNAL \Pared|Mux18~1_combout\ : std_logic;
SIGNAL \Pared|Mux18~7_combout\ : std_logic;
SIGNAL \Pared|Mux18~8_combout\ : std_logic;
SIGNAL \Pared|Mux18~9_combout\ : std_logic;
SIGNAL \Pared|Mux18~41_combout\ : std_logic;
SIGNAL \Pared|Mux18~73_combout\ : std_logic;
SIGNAL \Pared|Mux18~74_combout\ : std_logic;
SIGNAL \Pared|Mux18~80_combout\ : std_logic;
SIGNAL \Pared|Mux18~81_combout\ : std_logic;
SIGNAL \Pared|Mux18~77_combout\ : std_logic;
SIGNAL \Pared|Mux18~78_combout\ : std_logic;
SIGNAL \Pared|Mux18~75_combout\ : std_logic;
SIGNAL \Pared|Mux18~76_combout\ : std_logic;
SIGNAL \Pared|Mux18~79_combout\ : std_logic;
SIGNAL \Pared|Mux18~82_combout\ : std_logic;
SIGNAL \Pared|Mux18~46_combout\ : std_logic;
SIGNAL \Pared|Mux18~47_combout\ : std_logic;
SIGNAL \Pared|Mux18~44_combout\ : std_logic;
SIGNAL \Pared|Mux18~45_combout\ : std_logic;
SIGNAL \Pared|Mux18~48_combout\ : std_logic;
SIGNAL \Pared|Mux18~49_combout\ : std_logic;
SIGNAL \Pared|Mux18~50_combout\ : std_logic;
SIGNAL \Pared|Mux18~42_combout\ : std_logic;
SIGNAL \Pared|Mux18~43_combout\ : std_logic;
SIGNAL \Pared|Mux18~51_combout\ : std_logic;
SIGNAL \Pared|Mux18~62_combout\ : std_logic;
SIGNAL \Pared|Mux18~63_combout\ : std_logic;
SIGNAL \Pared|Mux18~64_combout\ : std_logic;
SIGNAL \Pared|Mux18~65_combout\ : std_logic;
SIGNAL \Pared|Mux18~66_combout\ : std_logic;
SIGNAL \Pared|Mux18~67_combout\ : std_logic;
SIGNAL \Pared|Mux18~68_combout\ : std_logic;
SIGNAL \Pared|Mux18~69_combout\ : std_logic;
SIGNAL \Pared|Mux18~70_combout\ : std_logic;
SIGNAL \Pared|Mux18~71_combout\ : std_logic;
SIGNAL \Pared|Mux18~59_combout\ : std_logic;
SIGNAL \Pared|Mux18~60_combout\ : std_logic;
SIGNAL \Pared|Mux18~52_combout\ : std_logic;
SIGNAL \Pared|Mux18~53_combout\ : std_logic;
SIGNAL \Pared|Mux18~54_combout\ : std_logic;
SIGNAL \Pared|Mux18~55_combout\ : std_logic;
SIGNAL \Pared|Mux18~56_combout\ : std_logic;
SIGNAL \Pared|Mux18~57_combout\ : std_logic;
SIGNAL \Pared|Mux18~58_combout\ : std_logic;
SIGNAL \Pared|Mux18~61_combout\ : std_logic;
SIGNAL \Pared|Mux18~72_combout\ : std_logic;
SIGNAL \Pared|Mux18~83_combout\ : std_logic;
SIGNAL \Pared|Mux18~84_combout\ : std_logic;
SIGNAL \Rect2Hex2|cuadrante~1_combout\ : std_logic;
SIGNAL \Rect2Hex2|cuadrante~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|cuadrante~3_combout\ : std_logic;
SIGNAL \Rect2Hex2|LessThan1~13_combout\ : std_logic;
SIGNAL \Rect2Hex2|cuadrante~4_combout\ : std_logic;
SIGNAL \Pared|Mux16~22_combout\ : std_logic;
SIGNAL \Pared|Mux16~23_combout\ : std_logic;
SIGNAL \Pared|Mux16~24_combout\ : std_logic;
SIGNAL \Pared|Mux16~25_combout\ : std_logic;
SIGNAL \Pared|Mux16~26_combout\ : std_logic;
SIGNAL \Pared|Mux16~20_combout\ : std_logic;
SIGNAL \Pared|Mux16~21_combout\ : std_logic;
SIGNAL \Pared|Mux16~27_combout\ : std_logic;
SIGNAL \Pared|Mux16~28_combout\ : std_logic;
SIGNAL \Pared|Mux16~29_combout\ : std_logic;
SIGNAL \Pared|Mux16~10_combout\ : std_logic;
SIGNAL \Pared|Mux16~11_combout\ : std_logic;
SIGNAL \Pared|Mux16~17_combout\ : std_logic;
SIGNAL \Pared|Mux16~18_combout\ : std_logic;
SIGNAL \Pared|Mux16~12_combout\ : std_logic;
SIGNAL \Pared|Mux16~13_combout\ : std_logic;
SIGNAL \Pared|Mux16~14_combout\ : std_logic;
SIGNAL \Pared|Mux16~15_combout\ : std_logic;
SIGNAL \Pared|Mux16~16_combout\ : std_logic;
SIGNAL \Pared|Mux16~19_combout\ : std_logic;
SIGNAL \Pared|Mux16~30_combout\ : std_logic;
SIGNAL \Pared|Mux16~38_combout\ : std_logic;
SIGNAL \Pared|Mux16~39_combout\ : std_logic;
SIGNAL \Pared|Mux16~33_combout\ : std_logic;
SIGNAL \Pared|Mux16~34_combout\ : std_logic;
SIGNAL \Pared|Mux16~35_combout\ : std_logic;
SIGNAL \Pared|Mux16~36_combout\ : std_logic;
SIGNAL \Pared|Mux16~37_combout\ : std_logic;
SIGNAL \Pared|Mux16~31_combout\ : std_logic;
SIGNAL \Pared|Mux16~32_combout\ : std_logic;
SIGNAL \Pared|Mux16~40_combout\ : std_logic;
SIGNAL \Pared|Mux16~7_combout\ : std_logic;
SIGNAL \Pared|Mux16~8_combout\ : std_logic;
SIGNAL \Pared|Mux16~4_combout\ : std_logic;
SIGNAL \Pared|Mux16~5_combout\ : std_logic;
SIGNAL \Pared|Mux16~2_combout\ : std_logic;
SIGNAL \Pared|Mux16~3_combout\ : std_logic;
SIGNAL \Pared|Mux16~6_combout\ : std_logic;
SIGNAL \Pared|Mux16~0_combout\ : std_logic;
SIGNAL \Pared|Mux16~1_combout\ : std_logic;
SIGNAL \Pared|Mux16~9_combout\ : std_logic;
SIGNAL \Pared|Mux16~41_combout\ : std_logic;
SIGNAL \Pared|Mux16~59_combout\ : std_logic;
SIGNAL \Pared|Mux16~60_combout\ : std_logic;
SIGNAL \Pared|Mux16~54_combout\ : std_logic;
SIGNAL \Pared|Mux16~55_combout\ : std_logic;
SIGNAL \Pared|Mux16~56_combout\ : std_logic;
SIGNAL \Pared|Mux16~57_combout\ : std_logic;
SIGNAL \Pared|Mux16~58_combout\ : std_logic;
SIGNAL \Pared|Mux16~52_combout\ : std_logic;
SIGNAL \Pared|Mux16~53_combout\ : std_logic;
SIGNAL \Pared|Mux16~61_combout\ : std_logic;
SIGNAL \Pared|Mux16~62_combout\ : std_logic;
SIGNAL \Pared|Mux16~63_combout\ : std_logic;
SIGNAL \Pared|Mux16~69_combout\ : std_logic;
SIGNAL \Pared|Mux16~70_combout\ : std_logic;
SIGNAL \Pared|Mux16~64_combout\ : std_logic;
SIGNAL \Pared|Mux16~65_combout\ : std_logic;
SIGNAL \Pared|Mux16~66_combout\ : std_logic;
SIGNAL \Pared|Mux16~67_combout\ : std_logic;
SIGNAL \Pared|Mux16~68_combout\ : std_logic;
SIGNAL \Pared|Mux16~71_combout\ : std_logic;
SIGNAL \Pared|Mux16~72_combout\ : std_logic;
SIGNAL \Pared|Mux16~73_combout\ : std_logic;
SIGNAL \Pared|Mux16~74_combout\ : std_logic;
SIGNAL \Pared|Mux16~80_combout\ : std_logic;
SIGNAL \Pared|Mux16~81_combout\ : std_logic;
SIGNAL \Pared|Mux16~75_combout\ : std_logic;
SIGNAL \Pared|Mux16~76_combout\ : std_logic;
SIGNAL \Pared|Mux16~77_combout\ : std_logic;
SIGNAL \Pared|Mux16~78_combout\ : std_logic;
SIGNAL \Pared|Mux16~79_combout\ : std_logic;
SIGNAL \Pared|Mux16~82_combout\ : std_logic;
SIGNAL \Pared|Mux16~42_combout\ : std_logic;
SIGNAL \Pared|Mux16~43_combout\ : std_logic;
SIGNAL \Pared|Mux16~49_combout\ : std_logic;
SIGNAL \Pared|Mux16~50_combout\ : std_logic;
SIGNAL \Pared|Mux16~44_combout\ : std_logic;
SIGNAL \Pared|Mux16~45_combout\ : std_logic;
SIGNAL \Pared|Mux16~46_combout\ : std_logic;
SIGNAL \Pared|Mux16~47_combout\ : std_logic;
SIGNAL \Pared|Mux16~48_combout\ : std_logic;
SIGNAL \Pared|Mux16~51_combout\ : std_logic;
SIGNAL \Pared|Mux16~83_combout\ : std_logic;
SIGNAL \Pared|Mux16~84_combout\ : std_logic;
SIGNAL \Pared|VISIBLE~0_combout\ : std_logic;
SIGNAL \Pared|Mux17~2_combout\ : std_logic;
SIGNAL \Pared|Mux17~3_combout\ : std_logic;
SIGNAL \Pared|Mux17~4_combout\ : std_logic;
SIGNAL \Pared|Mux17~5_combout\ : std_logic;
SIGNAL \Pared|Mux17~6_combout\ : std_logic;
SIGNAL \Pared|Mux17~7_combout\ : std_logic;
SIGNAL \Pared|Mux17~8_combout\ : std_logic;
SIGNAL \Pared|Mux17~0_combout\ : std_logic;
SIGNAL \Pared|Mux17~1_combout\ : std_logic;
SIGNAL \Pared|Mux17~9_combout\ : std_logic;
SIGNAL \Pared|Mux17~24_combout\ : std_logic;
SIGNAL \Pared|Mux17~25_combout\ : std_logic;
SIGNAL \Pared|Mux17~22_combout\ : std_logic;
SIGNAL \Pared|Mux17~23_combout\ : std_logic;
SIGNAL \Pared|Mux17~26_combout\ : std_logic;
SIGNAL \Pared|Mux17~27_combout\ : std_logic;
SIGNAL \Pared|Mux17~28_combout\ : std_logic;
SIGNAL \Pared|Mux17~20_combout\ : std_logic;
SIGNAL \Pared|Mux17~21_combout\ : std_logic;
SIGNAL \Pared|Mux17~29_combout\ : std_logic;
SIGNAL \Pared|Mux17~17_combout\ : std_logic;
SIGNAL \Pared|Mux17~18_combout\ : std_logic;
SIGNAL \Pared|Mux17~10_combout\ : std_logic;
SIGNAL \Pared|Mux17~11_combout\ : std_logic;
SIGNAL \Pared|Mux17~14_combout\ : std_logic;
SIGNAL \Pared|Mux17~15_combout\ : std_logic;
SIGNAL \Pared|Mux17~12_combout\ : std_logic;
SIGNAL \Pared|Mux17~13_combout\ : std_logic;
SIGNAL \Pared|Mux17~16_combout\ : std_logic;
SIGNAL \Pared|Mux17~19_combout\ : std_logic;
SIGNAL \Pared|Mux17~30_combout\ : std_logic;
SIGNAL \Pared|Mux17~35_combout\ : std_logic;
SIGNAL \Pared|Mux17~36_combout\ : std_logic;
SIGNAL \Pared|Mux17~33_combout\ : std_logic;
SIGNAL \Pared|Mux17~34_combout\ : std_logic;
SIGNAL \Pared|Mux17~37_combout\ : std_logic;
SIGNAL \Pared|Mux17~38_combout\ : std_logic;
SIGNAL \Pared|Mux17~39_combout\ : std_logic;
SIGNAL \Pared|Mux17~31_combout\ : std_logic;
SIGNAL \Pared|Mux17~32_combout\ : std_logic;
SIGNAL \Pared|Mux17~40_combout\ : std_logic;
SIGNAL \Pared|Mux17~41_combout\ : std_logic;
SIGNAL \Pared|Mux19~0_combout\ : std_logic;
SIGNAL \Pared|Mux19~1_combout\ : std_logic;
SIGNAL \Pared|Mux19~2_combout\ : std_logic;
SIGNAL \Pared|Mux19~3_combout\ : std_logic;
SIGNAL \Pared|Mux19~4_combout\ : std_logic;
SIGNAL \Pared|Mux19~5_combout\ : std_logic;
SIGNAL \Pared|Mux19~6_combout\ : std_logic;
SIGNAL \Pared|Mux19~7_combout\ : std_logic;
SIGNAL \Pared|Mux19~8_combout\ : std_logic;
SIGNAL \Pared|Mux19~9_combout\ : std_logic;
SIGNAL \Pared|Mux19~20_combout\ : std_logic;
SIGNAL \Pared|Mux19~21_combout\ : std_logic;
SIGNAL \Pared|Mux19~27_combout\ : std_logic;
SIGNAL \Pared|Mux19~28_combout\ : std_logic;
SIGNAL \Pared|Mux19~22_combout\ : std_logic;
SIGNAL \Pared|Mux19~23_combout\ : std_logic;
SIGNAL \Pared|Mux19~24_combout\ : std_logic;
SIGNAL \Pared|Mux19~25_combout\ : std_logic;
SIGNAL \Pared|Mux19~26_combout\ : std_logic;
SIGNAL \Pared|Mux19~29_combout\ : std_logic;
SIGNAL \Pared|Mux19~10_combout\ : std_logic;
SIGNAL \Pared|Mux19~11_combout\ : std_logic;
SIGNAL \Pared|Mux19~14_combout\ : std_logic;
SIGNAL \Pared|Mux19~15_combout\ : std_logic;
SIGNAL \Pared|Mux19~12_combout\ : std_logic;
SIGNAL \Pared|Mux19~13_combout\ : std_logic;
SIGNAL \Pared|Mux19~16_combout\ : std_logic;
SIGNAL \Pared|Mux19~17_combout\ : std_logic;
SIGNAL \Pared|Mux19~18_combout\ : std_logic;
SIGNAL \Pared|Mux19~19_combout\ : std_logic;
SIGNAL \Pared|Mux19~30_combout\ : std_logic;
SIGNAL \Pared|Mux19~38_combout\ : std_logic;
SIGNAL \Pared|Mux19~39_combout\ : std_logic;
SIGNAL \Pared|Mux19~31_combout\ : std_logic;
SIGNAL \Pared|Mux19~32_combout\ : std_logic;
SIGNAL \Pared|Mux19~33_combout\ : std_logic;
SIGNAL \Pared|Mux19~34_combout\ : std_logic;
SIGNAL \Pared|Mux19~35_combout\ : std_logic;
SIGNAL \Pared|Mux19~36_combout\ : std_logic;
SIGNAL \Pared|Mux19~37_combout\ : std_logic;
SIGNAL \Pared|Mux19~40_combout\ : std_logic;
SIGNAL \Pared|Mux19~41_combout\ : std_logic;
SIGNAL \Pared|Mux19~66_combout\ : std_logic;
SIGNAL \Pared|Mux19~67_combout\ : std_logic;
SIGNAL \Pared|Mux19~64_combout\ : std_logic;
SIGNAL \Pared|Mux19~65_combout\ : std_logic;
SIGNAL \Pared|Mux19~68_combout\ : std_logic;
SIGNAL \Pared|Mux19~62_combout\ : std_logic;
SIGNAL \Pared|Mux19~63_combout\ : std_logic;
SIGNAL \Pared|Mux19~69_combout\ : std_logic;
SIGNAL \Pared|Mux19~70_combout\ : std_logic;
SIGNAL \Pared|Mux19~71_combout\ : std_logic;
SIGNAL \Pared|Mux19~54_combout\ : std_logic;
SIGNAL \Pared|Mux19~55_combout\ : std_logic;
SIGNAL \Pared|Mux19~56_combout\ : std_logic;
SIGNAL \Pared|Mux19~57_combout\ : std_logic;
SIGNAL \Pared|Mux19~58_combout\ : std_logic;
SIGNAL \Pared|Mux19~52_combout\ : std_logic;
SIGNAL \Pared|Mux19~53_combout\ : std_logic;
SIGNAL \Pared|Mux19~59_combout\ : std_logic;
SIGNAL \Pared|Mux19~60_combout\ : std_logic;
SIGNAL \Pared|Mux19~61_combout\ : std_logic;
SIGNAL \Pared|Mux19~72_combout\ : std_logic;
SIGNAL \Pared|Mux19~42_combout\ : std_logic;
SIGNAL \Pared|Mux19~43_combout\ : std_logic;
SIGNAL \Pared|Mux19~49_combout\ : std_logic;
SIGNAL \Pared|Mux19~50_combout\ : std_logic;
SIGNAL \Pared|Mux19~46_combout\ : std_logic;
SIGNAL \Pared|Mux19~47_combout\ : std_logic;
SIGNAL \Pared|Mux19~44_combout\ : std_logic;
SIGNAL \Pared|Mux19~45_combout\ : std_logic;
SIGNAL \Pared|Mux19~48_combout\ : std_logic;
SIGNAL \Pared|Mux19~51_combout\ : std_logic;
SIGNAL \Pared|Mux19~80_combout\ : std_logic;
SIGNAL \Pared|Mux19~81_combout\ : std_logic;
SIGNAL \Pared|Mux19~77_combout\ : std_logic;
SIGNAL \Pared|Mux19~78_combout\ : std_logic;
SIGNAL \Pared|Mux19~75_combout\ : std_logic;
SIGNAL \Pared|Mux19~76_combout\ : std_logic;
SIGNAL \Pared|Mux19~79_combout\ : std_logic;
SIGNAL \Pared|Mux19~73_combout\ : std_logic;
SIGNAL \Pared|Mux19~74_combout\ : std_logic;
SIGNAL \Pared|Mux19~82_combout\ : std_logic;
SIGNAL \Pared|Mux19~83_combout\ : std_logic;
SIGNAL \Pared|VISIBLE~1_combout\ : std_logic;
SIGNAL \Pared|VISIBLE~2_combout\ : std_logic;
SIGNAL \Rect2Hex2|cuadrante~0_combout\ : std_logic;
SIGNAL \Pared|VISIBLE~3_combout\ : std_logic;
SIGNAL \Pared|Mux15~46_combout\ : std_logic;
SIGNAL \Pared|Mux15~47_combout\ : std_logic;
SIGNAL \Pared|Mux15~44_combout\ : std_logic;
SIGNAL \Pared|Mux15~45_combout\ : std_logic;
SIGNAL \Pared|Mux15~48_combout\ : std_logic;
SIGNAL \Pared|Mux15~42_combout\ : std_logic;
SIGNAL \Pared|Mux15~43_combout\ : std_logic;
SIGNAL \Pared|Mux15~49_combout\ : std_logic;
SIGNAL \Pared|Mux15~50_combout\ : std_logic;
SIGNAL \Pared|Mux15~51_combout\ : std_logic;
SIGNAL \Pared|Mux15~52_combout\ : std_logic;
SIGNAL \Pared|Mux15~53_combout\ : std_logic;
SIGNAL \Pared|Mux15~54_combout\ : std_logic;
SIGNAL \Pared|Mux15~55_combout\ : std_logic;
SIGNAL \Pared|Mux15~56_combout\ : std_logic;
SIGNAL \Pared|Mux15~57_combout\ : std_logic;
SIGNAL \Pared|Mux15~58_combout\ : std_logic;
SIGNAL \Pared|Mux15~59_combout\ : std_logic;
SIGNAL \Pared|Mux15~60_combout\ : std_logic;
SIGNAL \Pared|Mux15~61_combout\ : std_logic;
SIGNAL \Pared|Mux15~69_combout\ : std_logic;
SIGNAL \Pared|Mux15~70_combout\ : std_logic;
SIGNAL \Pared|Mux15~62_combout\ : std_logic;
SIGNAL \Pared|Mux15~63_combout\ : std_logic;
SIGNAL \Pared|Mux15~64_combout\ : std_logic;
SIGNAL \Pared|Mux15~65_combout\ : std_logic;
SIGNAL \Pared|Mux15~66_combout\ : std_logic;
SIGNAL \Pared|Mux15~67_combout\ : std_logic;
SIGNAL \Pared|Mux15~68_combout\ : std_logic;
SIGNAL \Pared|Mux15~71_combout\ : std_logic;
SIGNAL \Pared|Mux15~72_combout\ : std_logic;
SIGNAL \Pared|Mux15~77_combout\ : std_logic;
SIGNAL \Pared|Mux15~78_combout\ : std_logic;
SIGNAL \Pared|Mux15~75_combout\ : std_logic;
SIGNAL \Pared|Mux15~76_combout\ : std_logic;
SIGNAL \Pared|Mux15~79_combout\ : std_logic;
SIGNAL \Pared|Mux15~73_combout\ : std_logic;
SIGNAL \Pared|Mux15~74_combout\ : std_logic;
SIGNAL \Pared|Mux15~80_combout\ : std_logic;
SIGNAL \Pared|Mux15~81_combout\ : std_logic;
SIGNAL \Pared|Mux15~82_combout\ : std_logic;
SIGNAL \Pared|Mux15~83_combout\ : std_logic;
SIGNAL \Pared|Mux15~35_combout\ : std_logic;
SIGNAL \Pared|Mux15~36_combout\ : std_logic;
SIGNAL \Pared|Mux15~33_combout\ : std_logic;
SIGNAL \Pared|Mux15~34_combout\ : std_logic;
SIGNAL \Pared|Mux15~37_combout\ : std_logic;
SIGNAL \Pared|Mux15~31_combout\ : std_logic;
SIGNAL \Pared|Mux15~32_combout\ : std_logic;
SIGNAL \Pared|Mux15~38_combout\ : std_logic;
SIGNAL \Pared|Mux15~39_combout\ : std_logic;
SIGNAL \Pared|Mux15~40_combout\ : std_logic;
SIGNAL \Pared|Mux15~20_combout\ : std_logic;
SIGNAL \Pared|Mux15~21_combout\ : std_logic;
SIGNAL \Pared|Mux15~27_combout\ : std_logic;
SIGNAL \Pared|Mux15~28_combout\ : std_logic;
SIGNAL \Pared|Mux15~24_combout\ : std_logic;
SIGNAL \Pared|Mux15~25_combout\ : std_logic;
SIGNAL \Pared|Mux15~22_combout\ : std_logic;
SIGNAL \Pared|Mux15~23_combout\ : std_logic;
SIGNAL \Pared|Mux15~26_combout\ : std_logic;
SIGNAL \Pared|Mux15~29_combout\ : std_logic;
SIGNAL \Pared|Mux15~14_combout\ : std_logic;
SIGNAL \Pared|Mux15~15_combout\ : std_logic;
SIGNAL \Pared|Mux15~12_combout\ : std_logic;
SIGNAL \Pared|Mux15~13_combout\ : std_logic;
SIGNAL \Pared|Mux15~16_combout\ : std_logic;
SIGNAL \Pared|Mux15~10_combout\ : std_logic;
SIGNAL \Pared|Mux15~11_combout\ : std_logic;
SIGNAL \Pared|Mux15~17_combout\ : std_logic;
SIGNAL \Pared|Mux15~18_combout\ : std_logic;
SIGNAL \Pared|Mux15~19_combout\ : std_logic;
SIGNAL \Pared|Mux15~30_combout\ : std_logic;
SIGNAL \Pared|Mux15~0_combout\ : std_logic;
SIGNAL \Pared|Mux15~1_combout\ : std_logic;
SIGNAL \Pared|Mux15~2_combout\ : std_logic;
SIGNAL \Pared|Mux15~3_combout\ : std_logic;
SIGNAL \Pared|Mux15~4_combout\ : std_logic;
SIGNAL \Pared|Mux15~5_combout\ : std_logic;
SIGNAL \Pared|Mux15~6_combout\ : std_logic;
SIGNAL \Pared|Mux15~7_combout\ : std_logic;
SIGNAL \Pared|Mux15~8_combout\ : std_logic;
SIGNAL \Pared|Mux15~9_combout\ : std_logic;
SIGNAL \Pared|Mux15~41_combout\ : std_logic;
SIGNAL \Pared|Mux20~0_combout\ : std_logic;
SIGNAL \Pared|Mux14~59_combout\ : std_logic;
SIGNAL \Pared|Mux14~60_combout\ : std_logic;
SIGNAL \Pared|Mux14~56_combout\ : std_logic;
SIGNAL \Pared|Mux14~57_combout\ : std_logic;
SIGNAL \Pared|Mux14~54_combout\ : std_logic;
SIGNAL \Pared|Mux14~55_combout\ : std_logic;
SIGNAL \Pared|Mux14~58_combout\ : std_logic;
SIGNAL \Pared|Mux14~52_combout\ : std_logic;
SIGNAL \Pared|Mux14~53_combout\ : std_logic;
SIGNAL \Pared|Mux14~61_combout\ : std_logic;
SIGNAL \Pared|Mux14~64_combout\ : std_logic;
SIGNAL \Pared|Mux14~65_combout\ : std_logic;
SIGNAL \Pared|Mux14~66_combout\ : std_logic;
SIGNAL \Pared|Mux14~67_combout\ : std_logic;
SIGNAL \Pared|Mux14~68_combout\ : std_logic;
SIGNAL \Pared|Mux14~62_combout\ : std_logic;
SIGNAL \Pared|Mux14~63_combout\ : std_logic;
SIGNAL \Pared|Mux14~69_combout\ : std_logic;
SIGNAL \Pared|Mux14~70_combout\ : std_logic;
SIGNAL \Pared|Mux14~71_combout\ : std_logic;
SIGNAL \Pared|Mux14~72_combout\ : std_logic;
SIGNAL \Pared|Mux14~73_combout\ : std_logic;
SIGNAL \Pared|Mux14~74_combout\ : std_logic;
SIGNAL \Pared|Mux14~80_combout\ : std_logic;
SIGNAL \Pared|Mux14~81_combout\ : std_logic;
SIGNAL \Pared|Mux14~77_combout\ : std_logic;
SIGNAL \Pared|Mux14~78_combout\ : std_logic;
SIGNAL \Pared|Mux14~75_combout\ : std_logic;
SIGNAL \Pared|Mux14~76_combout\ : std_logic;
SIGNAL \Pared|Mux14~79_combout\ : std_logic;
SIGNAL \Pared|Mux14~82_combout\ : std_logic;
SIGNAL \Pared|Mux14~42_combout\ : std_logic;
SIGNAL \Pared|Mux14~43_combout\ : std_logic;
SIGNAL \Pared|Mux14~49_combout\ : std_logic;
SIGNAL \Pared|Mux14~50_combout\ : std_logic;
SIGNAL \Pared|Mux14~44_combout\ : std_logic;
SIGNAL \Pared|Mux14~45_combout\ : std_logic;
SIGNAL \Pared|Mux14~46_combout\ : std_logic;
SIGNAL \Pared|Mux14~47_combout\ : std_logic;
SIGNAL \Pared|Mux14~48_combout\ : std_logic;
SIGNAL \Pared|Mux14~51_combout\ : std_logic;
SIGNAL \Pared|Mux14~83_combout\ : std_logic;
SIGNAL \Pared|Mux14~14_combout\ : std_logic;
SIGNAL \Pared|Mux14~15_combout\ : std_logic;
SIGNAL \Pared|Mux14~12_combout\ : std_logic;
SIGNAL \Pared|Mux14~13_combout\ : std_logic;
SIGNAL \Pared|Mux14~16_combout\ : std_logic;
SIGNAL \Pared|Mux14~10_combout\ : std_logic;
SIGNAL \Pared|Mux14~11_combout\ : std_logic;
SIGNAL \Pared|Mux14~17_combout\ : std_logic;
SIGNAL \Pared|Mux14~18_combout\ : std_logic;
SIGNAL \Pared|Mux14~19_combout\ : std_logic;
SIGNAL \Pared|Mux14~20_combout\ : std_logic;
SIGNAL \Pared|Mux14~21_combout\ : std_logic;
SIGNAL \Pared|Mux14~24_combout\ : std_logic;
SIGNAL \Pared|Mux14~25_combout\ : std_logic;
SIGNAL \Pared|Mux14~22_combout\ : std_logic;
SIGNAL \Pared|Mux14~23_combout\ : std_logic;
SIGNAL \Pared|Mux14~26_combout\ : std_logic;
SIGNAL \Pared|Mux14~27_combout\ : std_logic;
SIGNAL \Pared|Mux14~28_combout\ : std_logic;
SIGNAL \Pared|Mux14~29_combout\ : std_logic;
SIGNAL \Pared|Mux14~30_combout\ : std_logic;
SIGNAL \Pared|Mux14~7_combout\ : std_logic;
SIGNAL \Pared|Mux14~8_combout\ : std_logic;
SIGNAL \Pared|Mux14~0_combout\ : std_logic;
SIGNAL \Pared|Mux14~1_combout\ : std_logic;
SIGNAL \Pared|Mux14~2_combout\ : std_logic;
SIGNAL \Pared|Mux14~3_combout\ : std_logic;
SIGNAL \Pared|Mux14~4_combout\ : std_logic;
SIGNAL \Pared|Mux14~5_combout\ : std_logic;
SIGNAL \Pared|Mux14~6_combout\ : std_logic;
SIGNAL \Pared|Mux14~9_combout\ : std_logic;
SIGNAL \Pared|Mux14~35_combout\ : std_logic;
SIGNAL \Pared|Mux14~36_combout\ : std_logic;
SIGNAL \Pared|Mux14~33_combout\ : std_logic;
SIGNAL \Pared|Mux14~34_combout\ : std_logic;
SIGNAL \Pared|Mux14~37_combout\ : std_logic;
SIGNAL \Pared|Mux14~38_combout\ : std_logic;
SIGNAL \Pared|Mux14~39_combout\ : std_logic;
SIGNAL \Pared|Mux14~31_combout\ : std_logic;
SIGNAL \Pared|Mux14~32_combout\ : std_logic;
SIGNAL \Pared|Mux14~40_combout\ : std_logic;
SIGNAL \Pared|Mux14~41_combout\ : std_logic;
SIGNAL \Pared|Mux20~1_combout\ : std_logic;
SIGNAL \Pared|VISIBLE~4_combout\ : std_logic;
SIGNAL \Pared|VISIBLE~5_combout\ : std_logic;
SIGNAL \Pared|VISIBLE~q\ : std_logic;
SIGNAL \ContAlterna|count[0]~6_combout\ : std_logic;
SIGNAL \ContAlterna|count[0]~7\ : std_logic;
SIGNAL \ContAlterna|count[1]~8_combout\ : std_logic;
SIGNAL \ContAlterna|count[1]~9\ : std_logic;
SIGNAL \ContAlterna|count[2]~10_combout\ : std_logic;
SIGNAL \ContAlterna|count[2]~11\ : std_logic;
SIGNAL \ContAlterna|count[3]~12_combout\ : std_logic;
SIGNAL \ContAlterna|count[3]~13\ : std_logic;
SIGNAL \ContAlterna|count[4]~14_combout\ : std_logic;
SIGNAL \ContAlterna|count[4]~15\ : std_logic;
SIGNAL \ContAlterna|count[5]~16_combout\ : std_logic;
SIGNAL \ContAlterna|Equal0~0_combout\ : std_logic;
SIGNAL \ContAlterna|Equal0~1_combout\ : std_logic;
SIGNAL \ContAlterna|ovf~feeder_combout\ : std_logic;
SIGNAL \ContAlterna|ovf~q\ : std_logic;
SIGNAL \Draw|INV_COLOR~0_combout\ : std_logic;
SIGNAL \Draw|INV_COLOR~q\ : std_logic;
SIGNAL \Draw|ROJO~0_combout\ : std_logic;
SIGNAL \Circle|DY[0]~10_combout\ : std_logic;
SIGNAL \Circle|DY[0]~11\ : std_logic;
SIGNAL \Circle|DY[1]~12_combout\ : std_logic;
SIGNAL \Circle|DY[1]~13\ : std_logic;
SIGNAL \Circle|DY[2]~14_combout\ : std_logic;
SIGNAL \Circle|DY[2]~15\ : std_logic;
SIGNAL \Circle|DY[3]~16_combout\ : std_logic;
SIGNAL \Circle|DY[3]~17\ : std_logic;
SIGNAL \Circle|DY[4]~18_combout\ : std_logic;
SIGNAL \Circle|DY[4]~19\ : std_logic;
SIGNAL \Circle|DY[5]~20_combout\ : std_logic;
SIGNAL \Circle|DY[5]~21\ : std_logic;
SIGNAL \Circle|DY[6]~22_combout\ : std_logic;
SIGNAL \Circle|DY[6]~23\ : std_logic;
SIGNAL \Circle|DY[7]~24_combout\ : std_logic;
SIGNAL \Circle|DY[7]~25\ : std_logic;
SIGNAL \Circle|DY[8]~26_combout\ : std_logic;
SIGNAL \Circle|DY[8]~27\ : std_logic;
SIGNAL \Circle|DY[9]~28_combout\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Circle|DX[0]~10_combout\ : std_logic;
SIGNAL \Circle|DX[0]~11\ : std_logic;
SIGNAL \Circle|DX[1]~12_combout\ : std_logic;
SIGNAL \Circle|DX[1]~13\ : std_logic;
SIGNAL \Circle|DX[2]~14_combout\ : std_logic;
SIGNAL \Circle|DX[2]~15\ : std_logic;
SIGNAL \Circle|DX[3]~16_combout\ : std_logic;
SIGNAL \Circle|DX[3]~17\ : std_logic;
SIGNAL \Circle|DX[4]~18_combout\ : std_logic;
SIGNAL \Circle|DX[4]~19\ : std_logic;
SIGNAL \Circle|DX[5]~20_combout\ : std_logic;
SIGNAL \Circle|DX[5]~21\ : std_logic;
SIGNAL \Circle|DX[6]~22_combout\ : std_logic;
SIGNAL \Circle|DX[6]~23\ : std_logic;
SIGNAL \Circle|DX[7]~24_combout\ : std_logic;
SIGNAL \Circle|DX[7]~25\ : std_logic;
SIGNAL \Circle|DX[8]~26_combout\ : std_logic;
SIGNAL \Circle|DX[8]~27\ : std_logic;
SIGNAL \Circle|DX[9]~28_combout\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Circle|Add2~1_cout\ : std_logic;
SIGNAL \Circle|Add2~3_cout\ : std_logic;
SIGNAL \Circle|Add2~5\ : std_logic;
SIGNAL \Circle|Add2~7\ : std_logic;
SIGNAL \Circle|Add2~9\ : std_logic;
SIGNAL \Circle|Add2~11\ : std_logic;
SIGNAL \Circle|Add2~13\ : std_logic;
SIGNAL \Circle|Add2~15\ : std_logic;
SIGNAL \Circle|Add2~17\ : std_logic;
SIGNAL \Circle|Add2~19\ : std_logic;
SIGNAL \Circle|Add2~21\ : std_logic;
SIGNAL \Circle|Add2~23\ : std_logic;
SIGNAL \Circle|Add2~24_combout\ : std_logic;
SIGNAL \Circle|Add2~16_combout\ : std_logic;
SIGNAL \Circle|Add2~14_combout\ : std_logic;
SIGNAL \Circle|Add2~12_combout\ : std_logic;
SIGNAL \Circle|Add2~10_combout\ : std_logic;
SIGNAL \Circle|Add2~6_combout\ : std_logic;
SIGNAL \Circle|Add2~8_combout\ : std_logic;
SIGNAL \Circle|Add2~4_combout\ : std_logic;
SIGNAL \Circle|LessThan0~0_combout\ : std_logic;
SIGNAL \Circle|LessThan0~1_combout\ : std_logic;
SIGNAL \Circle|Add2~20_combout\ : std_logic;
SIGNAL \Circle|Add2~22_combout\ : std_logic;
SIGNAL \Circle|Add2~18_combout\ : std_logic;
SIGNAL \Circle|LessThan0~2_combout\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Circle|Add2~25\ : std_logic;
SIGNAL \Circle|Add2~26_combout\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Circle|Add2~27\ : std_logic;
SIGNAL \Circle|Add2~28_combout\ : std_logic;
SIGNAL \Circle|LessThan0~3_combout\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Circle|Mult1|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Circle|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Circle|Add2~29\ : std_logic;
SIGNAL \Circle|Add2~31\ : std_logic;
SIGNAL \Circle|Add2~33\ : std_logic;
SIGNAL \Circle|Add2~34_combout\ : std_logic;
SIGNAL \Circle|Add2~32_combout\ : std_logic;
SIGNAL \Circle|Add2~30_combout\ : std_logic;
SIGNAL \Circle|LessThan0~4_combout\ : std_logic;
SIGNAL \Circle|DIBUJA~q\ : std_logic;
SIGNAL \Draw|ROJO~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|RED~0_combout\ : std_logic;
SIGNAL \Draw|ESQUEMA[1]~0_combout\ : std_logic;
SIGNAL \Draw|ROJO~2_combout\ : std_logic;
SIGNAL \DRIVER_VGA|RED~1_combout\ : std_logic;
SIGNAL \Draw|ROJO~3_combout\ : std_logic;
SIGNAL \DRIVER_VGA|RED~2_combout\ : std_logic;
SIGNAL \DRIVER_VGA|RED[2]~feeder_combout\ : std_logic;
SIGNAL \Draw|ESQUEMA[0]~1_combout\ : std_logic;
SIGNAL \Draw|VERDE~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|GREEN~0_combout\ : std_logic;
SIGNAL \Draw|ROJO~4_combout\ : std_logic;
SIGNAL \Draw|VERDE~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|GREEN~1_combout\ : std_logic;
SIGNAL \Draw|AZUL~0_combout\ : std_logic;
SIGNAL \DRIVER_VGA|BLUE~0_combout\ : std_logic;
SIGNAL \Draw|AZUL~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|BLUE~1_combout\ : std_logic;
SIGNAL \Pared|CENTRO\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ContSpeedUp|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \PLL1|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \DRIVER_VGA|VC\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DRIVER_VGA|HC\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rotar1|X_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ControlGiro1|velocidad\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rect2Hex2|radio\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DRIVER_VGA|RED\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Rotar1|Y_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Player|X_anterior\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Pared|PUNTERO\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ContAlterna|count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Rect2Hex1|cuadrante\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Player|x_actual_aux\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rect2Hex1|radio\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Player|y_actual_aux\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \DRIVER_VGA|X\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Draw|AZUL\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DRIVER_VGA|Y\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Player|angulo\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ControlGiro1|angulo_aux\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ControlGiro1|cambiar_giro\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DRIVER_VGA|GREEN\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DRIVER_VGA|BLUE\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Draw|ROJO\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Draw|VERDE\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Pared|CUADRANTE_OUT\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Draw|ESQUEMA\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Rect2Hex2|cuadrante\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Player|velocidad\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Rect2Hex2|radio_frac\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Player|Y_anterior\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Gen_paredes|RANDH\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Dif|Dificultad\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Rect2Hex1|radio_frac\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Player|angulo_anterior\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_CLR~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_CLR~input_o\ : std_logic;
SIGNAL \Juego_Fsm1|ALT_INV_Game_over~q\ : std_logic;
SIGNAL \Juego_Fsm1|ALT_INV_Rst~q\ : std_logic;
SIGNAL \DRIVER_VGA|ALT_INV_VGA_BLANK_N~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|ALT_INV_VGA_SYNC_N~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|ALT_INV_PRE_FRAME~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \DRIVER_VGA|ALT_INV_Y\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \DRIVER_VGA|ALT_INV_X\ : std_logic_vector(6 DOWNTO 6);

BEGIN

ww_CLK <= CLK;
ww_CLR <= CLR;
ww_DIF_SWITCH <= DIF_SWITCH;
ww_Nuevo_juego <= Nuevo_juego;
ww_Boton_der <= Boton_der;
ww_Boton_izq <= Boton_izq;
CLK_VGA <= ww_CLK_VGA;
HSYNC <= ww_HSYNC;
VSYNC <= ww_VSYNC;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_BLANK_N <= ww_VGA_BLANK_N;
LED_CONTROL <= ww_LED_CONTROL;
ROJO <= ww_ROJO;
VERDE <= ww_VERDE;
AZUL <= ww_AZUL;
velocidad_prueba <= ww_velocidad_prueba;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\PLL1|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLK~input_o\);

\PLL1|altpll_component|auto_generated|wire_pll1_clk\(0) <= \PLL1|altpll_component|auto_generated|pll1_CLK_bus\(0);
\PLL1|altpll_component|auto_generated|wire_pll1_clk\(1) <= \PLL1|altpll_component|auto_generated|pll1_CLK_bus\(1);
\PLL1|altpll_component|auto_generated|wire_pll1_clk\(2) <= \PLL1|altpll_component|auto_generated|pll1_CLK_bus\(2);
\PLL1|altpll_component|auto_generated|wire_pll1_clk\(3) <= \PLL1|altpll_component|auto_generated|pll1_CLK_bus\(3);
\PLL1|altpll_component|auto_generated|wire_pll1_clk\(4) <= \PLL1|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Circle|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\Circle|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT17\ & 
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT8\
& \Circle|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT3\
& \Circle|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \Circle|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \Circle|Mult1|auto_generated|mac_mult1~dataout\ & \Circle|Mult1|auto_generated|mac_mult1~15\ & \Circle|Mult1|auto_generated|mac_mult1~14\ & 
\Circle|Mult1|auto_generated|mac_mult1~13\ & \Circle|Mult1|auto_generated|mac_mult1~12\ & \Circle|Mult1|auto_generated|mac_mult1~11\ & \Circle|Mult1|auto_generated|mac_mult1~10\ & \Circle|Mult1|auto_generated|mac_mult1~9\ & 
\Circle|Mult1|auto_generated|mac_mult1~8\ & \Circle|Mult1|auto_generated|mac_mult1~7\ & \Circle|Mult1|auto_generated|mac_mult1~6\ & \Circle|Mult1|auto_generated|mac_mult1~5\ & \Circle|Mult1|auto_generated|mac_mult1~4\ & 
\Circle|Mult1|auto_generated|mac_mult1~3\ & \Circle|Mult1|auto_generated|mac_mult1~2\ & \Circle|Mult1|auto_generated|mac_mult1~1\ & \Circle|Mult1|auto_generated|mac_mult1~0\);

\Circle|Mult1|auto_generated|mac_out2~0\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\Circle|Mult1|auto_generated|mac_out2~1\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\Circle|Mult1|auto_generated|mac_out2~2\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\Circle|Mult1|auto_generated|mac_out2~3\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\Circle|Mult1|auto_generated|mac_out2~4\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\Circle|Mult1|auto_generated|mac_out2~5\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\Circle|Mult1|auto_generated|mac_out2~6\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\Circle|Mult1|auto_generated|mac_out2~7\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\Circle|Mult1|auto_generated|mac_out2~8\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\Circle|Mult1|auto_generated|mac_out2~9\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\Circle|Mult1|auto_generated|mac_out2~10\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\Circle|Mult1|auto_generated|mac_out2~11\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\Circle|Mult1|auto_generated|mac_out2~12\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\Circle|Mult1|auto_generated|mac_out2~13\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\Circle|Mult1|auto_generated|mac_out2~14\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\Circle|Mult1|auto_generated|mac_out2~15\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\Circle|Mult1|auto_generated|mac_out2~dataout\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT16\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT17\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\Circle|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\Circle|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\Circle|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT8\
& \Circle|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT3\
& \Circle|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \Circle|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \Circle|Mult0|auto_generated|mac_mult1~dataout\ & \Circle|Mult0|auto_generated|mac_mult1~15\ & \Circle|Mult0|auto_generated|mac_mult1~14\ & 
\Circle|Mult0|auto_generated|mac_mult1~13\ & \Circle|Mult0|auto_generated|mac_mult1~12\ & \Circle|Mult0|auto_generated|mac_mult1~11\ & \Circle|Mult0|auto_generated|mac_mult1~10\ & \Circle|Mult0|auto_generated|mac_mult1~9\ & 
\Circle|Mult0|auto_generated|mac_mult1~8\ & \Circle|Mult0|auto_generated|mac_mult1~7\ & \Circle|Mult0|auto_generated|mac_mult1~6\ & \Circle|Mult0|auto_generated|mac_mult1~5\ & \Circle|Mult0|auto_generated|mac_mult1~4\ & 
\Circle|Mult0|auto_generated|mac_mult1~3\ & \Circle|Mult0|auto_generated|mac_mult1~2\ & \Circle|Mult0|auto_generated|mac_mult1~1\ & \Circle|Mult0|auto_generated|mac_mult1~0\);

\Circle|Mult0|auto_generated|mac_out2~0\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\Circle|Mult0|auto_generated|mac_out2~1\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\Circle|Mult0|auto_generated|mac_out2~2\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\Circle|Mult0|auto_generated|mac_out2~3\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\Circle|Mult0|auto_generated|mac_out2~4\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\Circle|Mult0|auto_generated|mac_out2~5\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\Circle|Mult0|auto_generated|mac_out2~6\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\Circle|Mult0|auto_generated|mac_out2~7\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\Circle|Mult0|auto_generated|mac_out2~8\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\Circle|Mult0|auto_generated|mac_out2~9\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\Circle|Mult0|auto_generated|mac_out2~10\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\Circle|Mult0|auto_generated|mac_out2~11\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\Circle|Mult0|auto_generated|mac_out2~12\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\Circle|Mult0|auto_generated|mac_out2~13\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\Circle|Mult0|auto_generated|mac_out2~14\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\Circle|Mult0|auto_generated|mac_out2~15\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\Circle|Mult0|auto_generated|mac_out2~dataout\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\Circle|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\Circle|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\Circle|DY[9]~28_combout\ & \Circle|DY[8]~26_combout\ & \Circle|DY[7]~24_combout\ & \Circle|DY[6]~22_combout\ & \Circle|DY[5]~20_combout\ & \Circle|DY[4]~18_combout\ & \Circle|DY[3]~16_combout\ & 
\Circle|DY[2]~14_combout\ & \Circle|DY[1]~12_combout\ & \Circle|DY[0]~10_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Circle|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\Circle|DY[9]~28_combout\ & \Circle|DY[8]~26_combout\ & \Circle|DY[7]~24_combout\ & \Circle|DY[6]~22_combout\ & \Circle|DY[5]~20_combout\ & \Circle|DY[4]~18_combout\ & \Circle|DY[3]~16_combout\ & 
\Circle|DY[2]~14_combout\ & \Circle|DY[1]~12_combout\ & \Circle|DY[0]~10_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Circle|Mult1|auto_generated|mac_mult1~0\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Circle|Mult1|auto_generated|mac_mult1~1\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Circle|Mult1|auto_generated|mac_mult1~2\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Circle|Mult1|auto_generated|mac_mult1~3\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Circle|Mult1|auto_generated|mac_mult1~4\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Circle|Mult1|auto_generated|mac_mult1~5\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Circle|Mult1|auto_generated|mac_mult1~6\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Circle|Mult1|auto_generated|mac_mult1~7\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Circle|Mult1|auto_generated|mac_mult1~8\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Circle|Mult1|auto_generated|mac_mult1~9\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Circle|Mult1|auto_generated|mac_mult1~10\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Circle|Mult1|auto_generated|mac_mult1~11\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Circle|Mult1|auto_generated|mac_mult1~12\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Circle|Mult1|auto_generated|mac_mult1~13\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Circle|Mult1|auto_generated|mac_mult1~14\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Circle|Mult1|auto_generated|mac_mult1~15\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Circle|Mult1|auto_generated|mac_mult1~dataout\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Circle|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Circle|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\Circle|DX[9]~28_combout\ & \Circle|DX[8]~26_combout\ & \Circle|DX[7]~24_combout\ & \Circle|DX[6]~22_combout\ & \Circle|DX[5]~20_combout\ & \Circle|DX[4]~18_combout\ & \Circle|DX[3]~16_combout\ & 
\Circle|DX[2]~14_combout\ & \Circle|DX[1]~12_combout\ & \Circle|DX[0]~10_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Circle|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\Circle|DX[9]~28_combout\ & \Circle|DX[8]~26_combout\ & \Circle|DX[7]~24_combout\ & \Circle|DX[6]~22_combout\ & \Circle|DX[5]~20_combout\ & \Circle|DX[4]~18_combout\ & \Circle|DX[3]~16_combout\ & 
\Circle|DX[2]~14_combout\ & \Circle|DX[1]~12_combout\ & \Circle|DX[0]~10_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Circle|Mult0|auto_generated|mac_mult1~0\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Circle|Mult0|auto_generated|mac_mult1~1\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Circle|Mult0|auto_generated|mac_mult1~2\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Circle|Mult0|auto_generated|mac_mult1~3\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Circle|Mult0|auto_generated|mac_mult1~4\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Circle|Mult0|auto_generated|mac_mult1~5\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Circle|Mult0|auto_generated|mac_mult1~6\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Circle|Mult0|auto_generated|mac_mult1~7\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Circle|Mult0|auto_generated|mac_mult1~8\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Circle|Mult0|auto_generated|mac_mult1~9\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Circle|Mult0|auto_generated|mac_mult1~10\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Circle|Mult0|auto_generated|mac_mult1~11\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Circle|Mult0|auto_generated|mac_mult1~12\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Circle|Mult0|auto_generated|mac_mult1~13\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Circle|Mult0|auto_generated|mac_mult1~14\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Circle|Mult0|auto_generated|mac_mult1~15\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Circle|Mult0|auto_generated|mac_mult1~dataout\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Circle|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Rotar1|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT21\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT20\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT19\ & 
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT18\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT17\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT16\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT15\ & 
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT13\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT11\ & 
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT9\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT6\
& \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT5\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT1\
& \Rotar1|Mult3|auto_generated|mac_mult1~dataout\ & \Rotar1|Mult3|auto_generated|mac_mult1~13\ & \Rotar1|Mult3|auto_generated|mac_mult1~12\ & \Rotar1|Mult3|auto_generated|mac_mult1~11\ & \Rotar1|Mult3|auto_generated|mac_mult1~10\ & 
\Rotar1|Mult3|auto_generated|mac_mult1~9\ & \Rotar1|Mult3|auto_generated|mac_mult1~8\ & \Rotar1|Mult3|auto_generated|mac_mult1~7\ & \Rotar1|Mult3|auto_generated|mac_mult1~6\ & \Rotar1|Mult3|auto_generated|mac_mult1~5\ & 
\Rotar1|Mult3|auto_generated|mac_mult1~4\ & \Rotar1|Mult3|auto_generated|mac_mult1~3\ & \Rotar1|Mult3|auto_generated|mac_mult1~2\ & \Rotar1|Mult3|auto_generated|mac_mult1~1\ & \Rotar1|Mult3|auto_generated|mac_mult1~0\);

\Rotar1|Mult3|auto_generated|mac_out2~0\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\Rotar1|Mult3|auto_generated|mac_out2~1\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\Rotar1|Mult3|auto_generated|mac_out2~2\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\Rotar1|Mult3|auto_generated|mac_out2~3\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\Rotar1|Mult3|auto_generated|mac_out2~4\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\Rotar1|Mult3|auto_generated|mac_out2~5\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\Rotar1|Mult3|auto_generated|mac_out2~6\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\Rotar1|Mult3|auto_generated|mac_out2~7\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\Rotar1|Mult3|auto_generated|mac_out2~8\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\Rotar1|Mult3|auto_generated|mac_out2~9\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\Rotar1|Mult3|auto_generated|mac_out2~10\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\Rotar1|Mult3|auto_generated|mac_out2~11\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\Rotar1|Mult3|auto_generated|mac_out2~12\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\Rotar1|Mult3|auto_generated|mac_out2~13\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\Rotar1|Mult3|auto_generated|mac_out2~dataout\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT1\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT2\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT3\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT4\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(18);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT5\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(19);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT6\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(20);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT7\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(21);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT8\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(22);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT9\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(23);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT10\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(24);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT11\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(25);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT12\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(26);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT13\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(27);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT14\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(28);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT15\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(29);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT16\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(30);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(31);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT18\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(32);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(33);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT20\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(34);
\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT21\ <= \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\(35);

\Rotar1|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT21\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT20\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT19\ & 
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT17\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT16\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT15\ & 
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT13\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT11\ & 
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT9\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT6\
& \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT5\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT1\
& \Rotar1|Mult2|auto_generated|mac_mult1~dataout\ & \Rotar1|Mult2|auto_generated|mac_mult1~13\ & \Rotar1|Mult2|auto_generated|mac_mult1~12\ & \Rotar1|Mult2|auto_generated|mac_mult1~11\ & \Rotar1|Mult2|auto_generated|mac_mult1~10\ & 
\Rotar1|Mult2|auto_generated|mac_mult1~9\ & \Rotar1|Mult2|auto_generated|mac_mult1~8\ & \Rotar1|Mult2|auto_generated|mac_mult1~7\ & \Rotar1|Mult2|auto_generated|mac_mult1~6\ & \Rotar1|Mult2|auto_generated|mac_mult1~5\ & 
\Rotar1|Mult2|auto_generated|mac_mult1~4\ & \Rotar1|Mult2|auto_generated|mac_mult1~3\ & \Rotar1|Mult2|auto_generated|mac_mult1~2\ & \Rotar1|Mult2|auto_generated|mac_mult1~1\ & \Rotar1|Mult2|auto_generated|mac_mult1~0\);

\Rotar1|Mult2|auto_generated|mac_out2~0\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\Rotar1|Mult2|auto_generated|mac_out2~1\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\Rotar1|Mult2|auto_generated|mac_out2~2\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\Rotar1|Mult2|auto_generated|mac_out2~3\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\Rotar1|Mult2|auto_generated|mac_out2~4\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\Rotar1|Mult2|auto_generated|mac_out2~5\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\Rotar1|Mult2|auto_generated|mac_out2~6\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\Rotar1|Mult2|auto_generated|mac_out2~7\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\Rotar1|Mult2|auto_generated|mac_out2~8\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\Rotar1|Mult2|auto_generated|mac_out2~9\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\Rotar1|Mult2|auto_generated|mac_out2~10\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\Rotar1|Mult2|auto_generated|mac_out2~11\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\Rotar1|Mult2|auto_generated|mac_out2~12\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\Rotar1|Mult2|auto_generated|mac_out2~13\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\Rotar1|Mult2|auto_generated|mac_out2~dataout\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT16\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT17\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\Rotar1|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT19\ & 
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT15\ & 
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT11\ & 
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT6\
& \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT1\
& \Rotar1|Mult1|auto_generated|mac_mult1~dataout\ & \Rotar1|Mult1|auto_generated|mac_mult1~13\ & \Rotar1|Mult1|auto_generated|mac_mult1~12\ & \Rotar1|Mult1|auto_generated|mac_mult1~11\ & \Rotar1|Mult1|auto_generated|mac_mult1~10\ & 
\Rotar1|Mult1|auto_generated|mac_mult1~9\ & \Rotar1|Mult1|auto_generated|mac_mult1~8\ & \Rotar1|Mult1|auto_generated|mac_mult1~7\ & \Rotar1|Mult1|auto_generated|mac_mult1~6\ & \Rotar1|Mult1|auto_generated|mac_mult1~5\ & 
\Rotar1|Mult1|auto_generated|mac_mult1~4\ & \Rotar1|Mult1|auto_generated|mac_mult1~3\ & \Rotar1|Mult1|auto_generated|mac_mult1~2\ & \Rotar1|Mult1|auto_generated|mac_mult1~1\ & \Rotar1|Mult1|auto_generated|mac_mult1~0\);

\Rotar1|Mult1|auto_generated|mac_out2~0\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\Rotar1|Mult1|auto_generated|mac_out2~1\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\Rotar1|Mult1|auto_generated|mac_out2~2\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\Rotar1|Mult1|auto_generated|mac_out2~3\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\Rotar1|Mult1|auto_generated|mac_out2~4\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\Rotar1|Mult1|auto_generated|mac_out2~5\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\Rotar1|Mult1|auto_generated|mac_out2~6\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\Rotar1|Mult1|auto_generated|mac_out2~7\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\Rotar1|Mult1|auto_generated|mac_out2~8\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\Rotar1|Mult1|auto_generated|mac_out2~9\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\Rotar1|Mult1|auto_generated|mac_out2~10\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\Rotar1|Mult1|auto_generated|mac_out2~11\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\Rotar1|Mult1|auto_generated|mac_out2~12\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\Rotar1|Mult1|auto_generated|mac_out2~13\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\Rotar1|Mult1|auto_generated|mac_out2~dataout\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT16\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\Rotar1|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT6\
& \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT1\
& \Rotar1|Mult0|auto_generated|mac_mult1~dataout\ & \Rotar1|Mult0|auto_generated|mac_mult1~13\ & \Rotar1|Mult0|auto_generated|mac_mult1~12\ & \Rotar1|Mult0|auto_generated|mac_mult1~11\ & \Rotar1|Mult0|auto_generated|mac_mult1~10\ & 
\Rotar1|Mult0|auto_generated|mac_mult1~9\ & \Rotar1|Mult0|auto_generated|mac_mult1~8\ & \Rotar1|Mult0|auto_generated|mac_mult1~7\ & \Rotar1|Mult0|auto_generated|mac_mult1~6\ & \Rotar1|Mult0|auto_generated|mac_mult1~5\ & 
\Rotar1|Mult0|auto_generated|mac_mult1~4\ & \Rotar1|Mult0|auto_generated|mac_mult1~3\ & \Rotar1|Mult0|auto_generated|mac_mult1~2\ & \Rotar1|Mult0|auto_generated|mac_mult1~1\ & \Rotar1|Mult0|auto_generated|mac_mult1~0\);

\Rotar1|Mult0|auto_generated|mac_out2~0\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\Rotar1|Mult0|auto_generated|mac_out2~1\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\Rotar1|Mult0|auto_generated|mac_out2~2\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\Rotar1|Mult0|auto_generated|mac_out2~3\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\Rotar1|Mult0|auto_generated|mac_out2~4\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\Rotar1|Mult0|auto_generated|mac_out2~5\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\Rotar1|Mult0|auto_generated|mac_out2~6\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\Rotar1|Mult0|auto_generated|mac_out2~7\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\Rotar1|Mult0|auto_generated|mac_out2~8\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\Rotar1|Mult0|auto_generated|mac_out2~9\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\Rotar1|Mult0|auto_generated|mac_out2~10\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\Rotar1|Mult0|auto_generated|mac_out2~11\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\Rotar1|Mult0|auto_generated|mac_out2~12\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\Rotar1|Mult0|auto_generated|mac_out2~13\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\Rotar1|Mult0|auto_generated|mac_out2~dataout\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Player|SC|Add0~0_combout\ & \Player|angulo\(8) & \Player|angulo\(7) & \Player|angulo\(6) & \Player|angulo\(5) & \Player|angulo\(4) & \Player|angulo\(3) & 
\Player|angulo\(2) & \~GND~combout\ & \~GND~combout\);

\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ <= \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ <= \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ <= \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ <= \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a5\ <= \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);

\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Player|angulo\(9) & \Player|angulo\(8) & \Player|angulo\(7) & \Player|angulo\(6) & \Player|angulo\(5) & \Player|angulo\(4) & \Player|angulo\(3) & \Player|angulo\(2) & 
\~GND~combout\ & \~GND~combout\);

\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ <= \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ <= \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ <= \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ <= \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a5\ <= \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);

\Rotar1|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a10\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a8\ & 
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a7\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a6\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a5\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a4\ & 
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a3\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a2\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a1\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a11\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\CoordenadasCentro|Yout[9]~13_combout\ & \CoordenadasCentro|Yout[8]~11_combout\ & \CoordenadasCentro|Yout[7]~9_combout\ & \CoordenadasCentro|Yout[6]~7_combout\ & \CoordenadasCentro|Yout[5]~5_combout\
& NOT \DRIVER_VGA|Y\(4) & \DRIVER_VGA|Y\(3) & \DRIVER_VGA|Y\(2) & \DRIVER_VGA|Y\(1) & \DRIVER_VGA|Y\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult3|auto_generated|mac_mult1~0\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Rotar1|Mult3|auto_generated|mac_mult1~1\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Rotar1|Mult3|auto_generated|mac_mult1~2\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Rotar1|Mult3|auto_generated|mac_mult1~3\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Rotar1|Mult3|auto_generated|mac_mult1~4\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Rotar1|Mult3|auto_generated|mac_mult1~5\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Rotar1|Mult3|auto_generated|mac_mult1~6\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Rotar1|Mult3|auto_generated|mac_mult1~7\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Rotar1|Mult3|auto_generated|mac_mult1~8\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Rotar1|Mult3|auto_generated|mac_mult1~9\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Rotar1|Mult3|auto_generated|mac_mult1~10\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Rotar1|Mult3|auto_generated|mac_mult1~11\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Rotar1|Mult3|auto_generated|mac_mult1~12\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Rotar1|Mult3|auto_generated|mac_mult1~13\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Rotar1|Mult3|auto_generated|mac_mult1~dataout\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT16\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT17\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT18\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT19\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT20\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Rotar1|Mult3|auto_generated|mac_mult1~DATAOUT21\ <= \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Rotar1|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a10\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a9\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a8\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7~portadataout\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a6\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a5\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a4\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a3\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a2\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a1\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a12\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\CoordenadasCentro|Add0~2_combout\ & \CoordenadasCentro|Add0~1_combout\ & \CoordenadasCentro|Add0~0_combout\ & NOT \DRIVER_VGA|X\(6) & \DRIVER_VGA|X\(5) & \DRIVER_VGA|X\(4) & \DRIVER_VGA|X\(3)
& \DRIVER_VGA|X\(2) & \DRIVER_VGA|X\(1) & \DRIVER_VGA|X\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult2|auto_generated|mac_mult1~0\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Rotar1|Mult2|auto_generated|mac_mult1~1\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Rotar1|Mult2|auto_generated|mac_mult1~2\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Rotar1|Mult2|auto_generated|mac_mult1~3\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Rotar1|Mult2|auto_generated|mac_mult1~4\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Rotar1|Mult2|auto_generated|mac_mult1~5\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Rotar1|Mult2|auto_generated|mac_mult1~6\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Rotar1|Mult2|auto_generated|mac_mult1~7\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Rotar1|Mult2|auto_generated|mac_mult1~8\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Rotar1|Mult2|auto_generated|mac_mult1~9\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Rotar1|Mult2|auto_generated|mac_mult1~10\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Rotar1|Mult2|auto_generated|mac_mult1~11\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Rotar1|Mult2|auto_generated|mac_mult1~12\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Rotar1|Mult2|auto_generated|mac_mult1~13\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Rotar1|Mult2|auto_generated|mac_mult1~dataout\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Rotar1|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Rotar1|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a10\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a9\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a8\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7~portadataout\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a6\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a5\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a4\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a3\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a2\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a1\ & \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a12\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\CoordenadasCentro|Yout[9]~13_combout\ & \CoordenadasCentro|Yout[8]~11_combout\ & \CoordenadasCentro|Yout[7]~9_combout\ & \CoordenadasCentro|Yout[6]~7_combout\ & \CoordenadasCentro|Yout[5]~5_combout\
& NOT \DRIVER_VGA|Y\(4) & \DRIVER_VGA|Y\(3) & \DRIVER_VGA|Y\(2) & \DRIVER_VGA|Y\(1) & \DRIVER_VGA|Y\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult1|auto_generated|mac_mult1~0\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Rotar1|Mult1|auto_generated|mac_mult1~1\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Rotar1|Mult1|auto_generated|mac_mult1~2\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Rotar1|Mult1|auto_generated|mac_mult1~3\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Rotar1|Mult1|auto_generated|mac_mult1~4\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Rotar1|Mult1|auto_generated|mac_mult1~5\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Rotar1|Mult1|auto_generated|mac_mult1~6\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Rotar1|Mult1|auto_generated|mac_mult1~7\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Rotar1|Mult1|auto_generated|mac_mult1~8\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Rotar1|Mult1|auto_generated|mac_mult1~9\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Rotar1|Mult1|auto_generated|mac_mult1~10\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Rotar1|Mult1|auto_generated|mac_mult1~11\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Rotar1|Mult1|auto_generated|mac_mult1~12\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Rotar1|Mult1|auto_generated|mac_mult1~13\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Rotar1|Mult1|auto_generated|mac_mult1~dataout\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Rotar1|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Rotar1|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a10\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a8\ & 
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a7\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a6\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a5\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a4\ & 
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a3\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a2\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a1\ & \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a11\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\CoordenadasCentro|Add0~2_combout\ & \CoordenadasCentro|Add0~1_combout\ & \CoordenadasCentro|Add0~0_combout\ & NOT \DRIVER_VGA|X\(6) & \DRIVER_VGA|X\(5) & \DRIVER_VGA|X\(4) & \DRIVER_VGA|X\(3)
& \DRIVER_VGA|X\(2) & \DRIVER_VGA|X\(1) & \DRIVER_VGA|X\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Rotar1|Mult0|auto_generated|mac_mult1~0\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Rotar1|Mult0|auto_generated|mac_mult1~1\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Rotar1|Mult0|auto_generated|mac_mult1~2\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Rotar1|Mult0|auto_generated|mac_mult1~3\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Rotar1|Mult0|auto_generated|mac_mult1~4\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Rotar1|Mult0|auto_generated|mac_mult1~5\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Rotar1|Mult0|auto_generated|mac_mult1~6\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Rotar1|Mult0|auto_generated|mac_mult1~7\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Rotar1|Mult0|auto_generated|mac_mult1~8\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Rotar1|Mult0|auto_generated|mac_mult1~9\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Rotar1|Mult0|auto_generated|mac_mult1~10\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Rotar1|Mult0|auto_generated|mac_mult1~11\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Rotar1|Mult0|auto_generated|mac_mult1~12\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Rotar1|Mult0|auto_generated|mac_mult1~13\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Rotar1|Mult0|auto_generated|mac_mult1~dataout\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Rotar1|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Rotar1|SC|Add0~0_combout\ & \ControlGiro1|angulo_aux\(8) & \ControlGiro1|angulo_aux\(7) & \ControlGiro1|angulo_aux\(6) & \ControlGiro1|angulo_aux\(5) & 
\ControlGiro1|angulo_aux\(4) & \ControlGiro1|angulo_aux\(3) & \ControlGiro1|angulo_aux\(2) & \ControlGiro1|angulo_aux\(1) & \ControlGiro1|angulo_aux\(0));

\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a1\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a2\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a3\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a4\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a5\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a6\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a7\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a8\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Rotar1|SC|Add0~0_combout\ & \ControlGiro1|angulo_aux\(8) & \ControlGiro1|angulo_aux\(7) & \ControlGiro1|angulo_aux\(6) & \ControlGiro1|angulo_aux\(5) & 
\ControlGiro1|angulo_aux\(4) & \ControlGiro1|angulo_aux\(3) & \ControlGiro1|angulo_aux\(2) & \ControlGiro1|angulo_aux\(1) & \ControlGiro1|angulo_aux\(0));

\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a10\ <= \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ControlGiro1|angulo_aux\(9) & \ControlGiro1|angulo_aux\(8) & \ControlGiro1|angulo_aux\(7) & \ControlGiro1|angulo_aux\(6) & \ControlGiro1|angulo_aux\(5) & 
\ControlGiro1|angulo_aux\(4) & \ControlGiro1|angulo_aux\(3) & \ControlGiro1|angulo_aux\(2) & \ControlGiro1|angulo_aux\(1) & \ControlGiro1|angulo_aux\(0));

\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a1\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a2\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a3\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a4\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a5\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a6\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a11\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a12\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\ControlGiro1|angulo_aux\(9) & \ControlGiro1|angulo_aux\(8) & \ControlGiro1|angulo_aux\(7) & \ControlGiro1|angulo_aux\(6) & \ControlGiro1|angulo_aux\(5) & 
\ControlGiro1|angulo_aux\(4) & \ControlGiro1|angulo_aux\(3) & \ControlGiro1|angulo_aux\(2) & \ControlGiro1|angulo_aux\(1) & \ControlGiro1|angulo_aux\(0));

\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a8\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a9\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a10\ <= \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);

\CLR~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLR~input_o\);

\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \PLL1|altpll_component|auto_generated|wire_pll1_clk\(0));

\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_VGA_INCLK_bus\ <= (vcc & vcc & vcc & \PLL1|altpll_component|auto_generated|wire_pll1_clk\(0));

\ContSpeedUp|ovf~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ContSpeedUp|ovf~q\);
\ALT_INV_CLR~inputclkctrl_outclk\ <= NOT \CLR~inputclkctrl_outclk\;
\ALT_INV_CLR~input_o\ <= NOT \CLR~input_o\;
\Juego_Fsm1|ALT_INV_Game_over~q\ <= NOT \Juego_Fsm1|Game_over~q\;
\Juego_Fsm1|ALT_INV_Rst~q\ <= NOT \Juego_Fsm1|Rst~q\;
\DRIVER_VGA|ALT_INV_VGA_BLANK_N~1_combout\ <= NOT \DRIVER_VGA|VGA_BLANK_N~1_combout\;
\DRIVER_VGA|ALT_INV_VGA_SYNC_N~1_combout\ <= NOT \DRIVER_VGA|VGA_SYNC_N~1_combout\;
\DRIVER_VGA|ALT_INV_PRE_FRAME~1_combout\ <= NOT \DRIVER_VGA|PRE_FRAME~1_combout\;
\DRIVER_VGA|ALT_INV_LessThan0~1_combout\ <= NOT \DRIVER_VGA|LessThan0~1_combout\;
\DRIVER_VGA|ALT_INV_Y\(4) <= NOT \DRIVER_VGA|Y\(4);
\DRIVER_VGA|ALT_INV_X\(6) <= NOT \DRIVER_VGA|X\(6);

-- Location: IOOBUF_X5_Y0_N23
\CLK_VGA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_VGA_outclk\,
	devoe => ww_devoe,
	o => ww_CLK_VGA);

-- Location: IOOBUF_X34_Y18_N2
\HSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|ALT_INV_LessThan0~1_combout\,
	devoe => ww_devoe,
	o => ww_HSYNC);

-- Location: IOOBUF_X34_Y20_N9
\VSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|ALT_INV_PRE_FRAME~1_combout\,
	devoe => ww_devoe,
	o => ww_VSYNC);

-- Location: IOOBUF_X34_Y9_N9
\VGA_SYNC_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|ALT_INV_VGA_SYNC_N~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X34_Y9_N2
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|ALT_INV_VGA_BLANK_N~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X0_Y9_N9
\LED_CONTROL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_CONTROL~reg0_q\,
	devoe => ww_devoe,
	o => ww_LED_CONTROL);

-- Location: IOOBUF_X34_Y9_N16
\ROJO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ROJO(0));

-- Location: IOOBUF_X3_Y24_N23
\ROJO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ROJO(1));

-- Location: IOOBUF_X23_Y24_N16
\ROJO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ROJO(2));

-- Location: IOOBUF_X32_Y0_N23
\ROJO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ROJO(3));

-- Location: IOOBUF_X23_Y0_N9
\ROJO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|RED\(0),
	devoe => ww_devoe,
	o => ww_ROJO(4));

-- Location: IOOBUF_X16_Y0_N9
\ROJO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|RED\(1),
	devoe => ww_devoe,
	o => ww_ROJO(5));

-- Location: IOOBUF_X23_Y0_N16
\ROJO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|RED\(2),
	devoe => ww_devoe,
	o => ww_ROJO(6));

-- Location: IOOBUF_X28_Y0_N23
\ROJO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|RED\(3),
	devoe => ww_devoe,
	o => ww_ROJO(7));

-- Location: IOOBUF_X34_Y19_N16
\VERDE[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VERDE(0));

-- Location: IOOBUF_X0_Y6_N23
\VERDE[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VERDE(1));

-- Location: IOOBUF_X34_Y4_N23
\VERDE[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VERDE(2));

-- Location: IOOBUF_X11_Y24_N16
\VERDE[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VERDE(3));

-- Location: IOOBUF_X28_Y0_N2
\VERDE[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|GREEN\(0),
	devoe => ww_devoe,
	o => ww_VERDE(4));

-- Location: IOOBUF_X3_Y0_N2
\VERDE[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|GREEN\(1),
	devoe => ww_devoe,
	o => ww_VERDE(5));

-- Location: IOOBUF_X13_Y0_N2
\VERDE[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|GREEN\(2),
	devoe => ww_devoe,
	o => ww_VERDE(6));

-- Location: IOOBUF_X18_Y0_N23
\VERDE[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|GREEN\(3),
	devoe => ww_devoe,
	o => ww_VERDE(7));

-- Location: IOOBUF_X28_Y24_N23
\AZUL[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AZUL(0));

-- Location: IOOBUF_X21_Y0_N9
\AZUL[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AZUL(1));

-- Location: IOOBUF_X34_Y2_N16
\AZUL[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AZUL(2));

-- Location: IOOBUF_X34_Y7_N9
\AZUL[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AZUL(3));

-- Location: IOOBUF_X25_Y0_N2
\AZUL[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|BLUE\(0),
	devoe => ww_devoe,
	o => ww_AZUL(4));

-- Location: IOOBUF_X18_Y0_N16
\AZUL[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|BLUE\(1),
	devoe => ww_devoe,
	o => ww_AZUL(5));

-- Location: IOOBUF_X16_Y0_N2
\AZUL[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|BLUE\(2),
	devoe => ww_devoe,
	o => ww_AZUL(6));

-- Location: IOOBUF_X16_Y0_N23
\AZUL[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DRIVER_VGA|BLUE\(3),
	devoe => ww_devoe,
	o => ww_AZUL(7));

-- Location: IOOBUF_X18_Y24_N16
\velocidad_prueba[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlGiro1|velocidad\(0),
	devoe => ww_devoe,
	o => ww_velocidad_prueba(0));

-- Location: IOOBUF_X16_Y24_N2
\velocidad_prueba[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlGiro1|velocidad\(1),
	devoe => ww_devoe,
	o => ww_velocidad_prueba(1));

-- Location: IOOBUF_X16_Y24_N16
\velocidad_prueba[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlGiro1|velocidad\(2),
	devoe => ww_devoe,
	o => ww_velocidad_prueba(2));

-- Location: IOOBUF_X16_Y24_N9
\velocidad_prueba[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlGiro1|velocidad\(3),
	devoe => ww_devoe,
	o => ww_velocidad_prueba(3));

-- Location: IOOBUF_X16_Y24_N23
\velocidad_prueba[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlGiro1|velocidad\(4),
	devoe => ww_devoe,
	o => ww_velocidad_prueba(4));

-- Location: IOOBUF_X9_Y24_N9
\velocidad_prueba[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ControlGiro1|velocidad\(5),
	devoe => ww_devoe,
	o => ww_velocidad_prueba(5));

-- Location: IOIBUF_X0_Y11_N15
\CLR~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLR,
	o => \CLR~input_o\);

-- Location: CLKCTRL_G1
\CLR~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLR~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLR~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y11_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: PLL_1
\PLL1|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 12,
	c0_initial => 1,
	c0_low => 12,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \CLR~inputclkctrl_outclk\,
	fbin => \PLL1|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \PLL1|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \PLL1|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \PLL1|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_PLL1E0
\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_VGA\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "double register")
-- pragma translate_on
PORT MAP (
	inclk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_VGA_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_VGA_outclk\);

-- Location: CLKCTRL_G3
\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y14_N0
\DRIVER_VGA|HC[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[0]~10_combout\ = \DRIVER_VGA|HC\(0) $ (VCC)
-- \DRIVER_VGA|HC[0]~11\ = CARRY(\DRIVER_VGA|HC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(0),
	datad => VCC,
	combout => \DRIVER_VGA|HC[0]~10_combout\,
	cout => \DRIVER_VGA|HC[0]~11\);

-- Location: LCCOMB_X29_Y14_N28
\DRIVER_VGA|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan6~0_combout\ = (((!\DRIVER_VGA|HC\(1)) # (!\DRIVER_VGA|HC\(2))) # (!\DRIVER_VGA|HC\(4))) # (!\DRIVER_VGA|HC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(0),
	datab => \DRIVER_VGA|HC\(4),
	datac => \DRIVER_VGA|HC\(2),
	datad => \DRIVER_VGA|HC\(1),
	combout => \DRIVER_VGA|LessThan6~0_combout\);

-- Location: LCCOMB_X29_Y14_N30
\DRIVER_VGA|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan6~1_combout\ = (\DRIVER_VGA|HC\(6)) # ((\DRIVER_VGA|HC\(5)) # ((\DRIVER_VGA|HC\(3) & !\DRIVER_VGA|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(3),
	datab => \DRIVER_VGA|LessThan6~0_combout\,
	datac => \DRIVER_VGA|HC\(6),
	datad => \DRIVER_VGA|HC\(5),
	combout => \DRIVER_VGA|LessThan6~1_combout\);

-- Location: LCCOMB_X29_Y14_N14
\DRIVER_VGA|HC[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[7]~24_combout\ = (\DRIVER_VGA|HC\(7) & (!\DRIVER_VGA|HC[6]~23\)) # (!\DRIVER_VGA|HC\(7) & ((\DRIVER_VGA|HC[6]~23\) # (GND)))
-- \DRIVER_VGA|HC[7]~25\ = CARRY((!\DRIVER_VGA|HC[6]~23\) # (!\DRIVER_VGA|HC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|HC\(7),
	datad => VCC,
	cin => \DRIVER_VGA|HC[6]~23\,
	combout => \DRIVER_VGA|HC[7]~24_combout\,
	cout => \DRIVER_VGA|HC[7]~25\);

-- Location: LCCOMB_X29_Y14_N16
\DRIVER_VGA|HC[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[8]~26_combout\ = (\DRIVER_VGA|HC\(8) & (\DRIVER_VGA|HC[7]~25\ $ (GND))) # (!\DRIVER_VGA|HC\(8) & (!\DRIVER_VGA|HC[7]~25\ & VCC))
-- \DRIVER_VGA|HC[8]~27\ = CARRY((\DRIVER_VGA|HC\(8) & !\DRIVER_VGA|HC[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|HC\(8),
	datad => VCC,
	cin => \DRIVER_VGA|HC[7]~25\,
	combout => \DRIVER_VGA|HC[8]~26_combout\,
	cout => \DRIVER_VGA|HC[8]~27\);

-- Location: FF_X29_Y14_N17
\DRIVER_VGA|HC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[8]~26_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(8));

-- Location: LCCOMB_X29_Y14_N18
\DRIVER_VGA|HC[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[9]~28_combout\ = \DRIVER_VGA|HC[8]~27\ $ (\DRIVER_VGA|HC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DRIVER_VGA|HC\(9),
	cin => \DRIVER_VGA|HC[8]~27\,
	combout => \DRIVER_VGA|HC[9]~28_combout\);

-- Location: FF_X29_Y14_N19
\DRIVER_VGA|HC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[9]~28_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(9));

-- Location: LCCOMB_X29_Y14_N24
\DRIVER_VGA|LessThan6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan6~2_combout\ = (\DRIVER_VGA|HC\(9) & (\DRIVER_VGA|HC\(8) & ((\DRIVER_VGA|LessThan6~1_combout\) # (\DRIVER_VGA|HC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|LessThan6~1_combout\,
	datab => \DRIVER_VGA|HC\(9),
	datac => \DRIVER_VGA|HC\(7),
	datad => \DRIVER_VGA|HC\(8),
	combout => \DRIVER_VGA|LessThan6~2_combout\);

-- Location: FF_X29_Y14_N1
\DRIVER_VGA|HC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[0]~10_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(0));

-- Location: LCCOMB_X29_Y14_N2
\DRIVER_VGA|HC[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[1]~12_combout\ = (\DRIVER_VGA|HC\(1) & (!\DRIVER_VGA|HC[0]~11\)) # (!\DRIVER_VGA|HC\(1) & ((\DRIVER_VGA|HC[0]~11\) # (GND)))
-- \DRIVER_VGA|HC[1]~13\ = CARRY((!\DRIVER_VGA|HC[0]~11\) # (!\DRIVER_VGA|HC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|HC\(1),
	datad => VCC,
	cin => \DRIVER_VGA|HC[0]~11\,
	combout => \DRIVER_VGA|HC[1]~12_combout\,
	cout => \DRIVER_VGA|HC[1]~13\);

-- Location: FF_X29_Y14_N3
\DRIVER_VGA|HC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[1]~12_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(1));

-- Location: LCCOMB_X29_Y14_N4
\DRIVER_VGA|HC[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[2]~14_combout\ = (\DRIVER_VGA|HC\(2) & (\DRIVER_VGA|HC[1]~13\ $ (GND))) # (!\DRIVER_VGA|HC\(2) & (!\DRIVER_VGA|HC[1]~13\ & VCC))
-- \DRIVER_VGA|HC[2]~15\ = CARRY((\DRIVER_VGA|HC\(2) & !\DRIVER_VGA|HC[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|HC\(2),
	datad => VCC,
	cin => \DRIVER_VGA|HC[1]~13\,
	combout => \DRIVER_VGA|HC[2]~14_combout\,
	cout => \DRIVER_VGA|HC[2]~15\);

-- Location: FF_X29_Y14_N5
\DRIVER_VGA|HC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[2]~14_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(2));

-- Location: LCCOMB_X29_Y14_N6
\DRIVER_VGA|HC[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[3]~16_combout\ = (\DRIVER_VGA|HC\(3) & (!\DRIVER_VGA|HC[2]~15\)) # (!\DRIVER_VGA|HC\(3) & ((\DRIVER_VGA|HC[2]~15\) # (GND)))
-- \DRIVER_VGA|HC[3]~17\ = CARRY((!\DRIVER_VGA|HC[2]~15\) # (!\DRIVER_VGA|HC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(3),
	datad => VCC,
	cin => \DRIVER_VGA|HC[2]~15\,
	combout => \DRIVER_VGA|HC[3]~16_combout\,
	cout => \DRIVER_VGA|HC[3]~17\);

-- Location: FF_X29_Y14_N7
\DRIVER_VGA|HC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[3]~16_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(3));

-- Location: LCCOMB_X29_Y14_N8
\DRIVER_VGA|HC[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[4]~18_combout\ = (\DRIVER_VGA|HC\(4) & (\DRIVER_VGA|HC[3]~17\ $ (GND))) # (!\DRIVER_VGA|HC\(4) & (!\DRIVER_VGA|HC[3]~17\ & VCC))
-- \DRIVER_VGA|HC[4]~19\ = CARRY((\DRIVER_VGA|HC\(4) & !\DRIVER_VGA|HC[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|HC\(4),
	datad => VCC,
	cin => \DRIVER_VGA|HC[3]~17\,
	combout => \DRIVER_VGA|HC[4]~18_combout\,
	cout => \DRIVER_VGA|HC[4]~19\);

-- Location: FF_X29_Y14_N9
\DRIVER_VGA|HC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[4]~18_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(4));

-- Location: LCCOMB_X29_Y14_N10
\DRIVER_VGA|HC[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[5]~20_combout\ = (\DRIVER_VGA|HC\(5) & (!\DRIVER_VGA|HC[4]~19\)) # (!\DRIVER_VGA|HC\(5) & ((\DRIVER_VGA|HC[4]~19\) # (GND)))
-- \DRIVER_VGA|HC[5]~21\ = CARRY((!\DRIVER_VGA|HC[4]~19\) # (!\DRIVER_VGA|HC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(5),
	datad => VCC,
	cin => \DRIVER_VGA|HC[4]~19\,
	combout => \DRIVER_VGA|HC[5]~20_combout\,
	cout => \DRIVER_VGA|HC[5]~21\);

-- Location: FF_X29_Y14_N11
\DRIVER_VGA|HC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[5]~20_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(5));

-- Location: LCCOMB_X29_Y14_N12
\DRIVER_VGA|HC[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|HC[6]~22_combout\ = (\DRIVER_VGA|HC\(6) & (\DRIVER_VGA|HC[5]~21\ $ (GND))) # (!\DRIVER_VGA|HC\(6) & (!\DRIVER_VGA|HC[5]~21\ & VCC))
-- \DRIVER_VGA|HC[6]~23\ = CARRY((\DRIVER_VGA|HC\(6) & !\DRIVER_VGA|HC[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|HC\(6),
	datad => VCC,
	cin => \DRIVER_VGA|HC[5]~21\,
	combout => \DRIVER_VGA|HC[6]~22_combout\,
	cout => \DRIVER_VGA|HC[6]~23\);

-- Location: FF_X29_Y14_N13
\DRIVER_VGA|HC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[6]~22_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(6));

-- Location: FF_X29_Y14_N15
\DRIVER_VGA|HC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|HC[7]~24_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|HC\(7));

-- Location: LCCOMB_X30_Y14_N24
\DRIVER_VGA|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan0~0_combout\ = (!\DRIVER_VGA|HC\(9) & (!\DRIVER_VGA|HC\(8) & ((!\DRIVER_VGA|HC\(5)) # (!\DRIVER_VGA|HC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(6),
	datab => \DRIVER_VGA|HC\(9),
	datac => \DRIVER_VGA|HC\(8),
	datad => \DRIVER_VGA|HC\(5),
	combout => \DRIVER_VGA|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y14_N30
\DRIVER_VGA|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan0~1_combout\ = (!\DRIVER_VGA|HC\(7) & \DRIVER_VGA|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(7),
	datad => \DRIVER_VGA|LessThan0~0_combout\,
	combout => \DRIVER_VGA|LessThan0~1_combout\);

-- Location: LCCOMB_X29_Y17_N2
\DRIVER_VGA|VC[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[0]~10_combout\ = \DRIVER_VGA|VC\(0) $ (VCC)
-- \DRIVER_VGA|VC[0]~11\ = CARRY(\DRIVER_VGA|VC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(0),
	datad => VCC,
	combout => \DRIVER_VGA|VC[0]~10_combout\,
	cout => \DRIVER_VGA|VC[0]~11\);

-- Location: LCCOMB_X29_Y17_N6
\DRIVER_VGA|VC[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[2]~14_combout\ = (\DRIVER_VGA|VC\(2) & (\DRIVER_VGA|VC[1]~13\ $ (GND))) # (!\DRIVER_VGA|VC\(2) & (!\DRIVER_VGA|VC[1]~13\ & VCC))
-- \DRIVER_VGA|VC[2]~15\ = CARRY((\DRIVER_VGA|VC\(2) & !\DRIVER_VGA|VC[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(2),
	datad => VCC,
	cin => \DRIVER_VGA|VC[1]~13\,
	combout => \DRIVER_VGA|VC[2]~14_combout\,
	cout => \DRIVER_VGA|VC[2]~15\);

-- Location: LCCOMB_X29_Y17_N8
\DRIVER_VGA|VC[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[3]~16_combout\ = (\DRIVER_VGA|VC\(3) & (!\DRIVER_VGA|VC[2]~15\)) # (!\DRIVER_VGA|VC\(3) & ((\DRIVER_VGA|VC[2]~15\) # (GND)))
-- \DRIVER_VGA|VC[3]~17\ = CARRY((!\DRIVER_VGA|VC[2]~15\) # (!\DRIVER_VGA|VC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(3),
	datad => VCC,
	cin => \DRIVER_VGA|VC[2]~15\,
	combout => \DRIVER_VGA|VC[3]~16_combout\,
	cout => \DRIVER_VGA|VC[3]~17\);

-- Location: FF_X29_Y17_N9
\DRIVER_VGA|VC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[3]~16_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(3));

-- Location: LCCOMB_X29_Y17_N10
\DRIVER_VGA|VC[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[4]~18_combout\ = (\DRIVER_VGA|VC\(4) & (\DRIVER_VGA|VC[3]~17\ $ (GND))) # (!\DRIVER_VGA|VC\(4) & (!\DRIVER_VGA|VC[3]~17\ & VCC))
-- \DRIVER_VGA|VC[4]~19\ = CARRY((\DRIVER_VGA|VC\(4) & !\DRIVER_VGA|VC[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(4),
	datad => VCC,
	cin => \DRIVER_VGA|VC[3]~17\,
	combout => \DRIVER_VGA|VC[4]~18_combout\,
	cout => \DRIVER_VGA|VC[4]~19\);

-- Location: FF_X29_Y17_N11
\DRIVER_VGA|VC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[4]~18_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(4));

-- Location: LCCOMB_X29_Y17_N12
\DRIVER_VGA|VC[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[5]~20_combout\ = (\DRIVER_VGA|VC\(5) & (!\DRIVER_VGA|VC[4]~19\)) # (!\DRIVER_VGA|VC\(5) & ((\DRIVER_VGA|VC[4]~19\) # (GND)))
-- \DRIVER_VGA|VC[5]~21\ = CARRY((!\DRIVER_VGA|VC[4]~19\) # (!\DRIVER_VGA|VC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(5),
	datad => VCC,
	cin => \DRIVER_VGA|VC[4]~19\,
	combout => \DRIVER_VGA|VC[5]~20_combout\,
	cout => \DRIVER_VGA|VC[5]~21\);

-- Location: FF_X29_Y17_N13
\DRIVER_VGA|VC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[5]~20_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(5));

-- Location: LCCOMB_X29_Y17_N14
\DRIVER_VGA|VC[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[6]~22_combout\ = (\DRIVER_VGA|VC\(6) & (\DRIVER_VGA|VC[5]~21\ $ (GND))) # (!\DRIVER_VGA|VC\(6) & (!\DRIVER_VGA|VC[5]~21\ & VCC))
-- \DRIVER_VGA|VC[6]~23\ = CARRY((\DRIVER_VGA|VC\(6) & !\DRIVER_VGA|VC[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(6),
	datad => VCC,
	cin => \DRIVER_VGA|VC[5]~21\,
	combout => \DRIVER_VGA|VC[6]~22_combout\,
	cout => \DRIVER_VGA|VC[6]~23\);

-- Location: FF_X29_Y17_N15
\DRIVER_VGA|VC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[6]~22_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(6));

-- Location: LCCOMB_X29_Y17_N16
\DRIVER_VGA|VC[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[7]~24_combout\ = (\DRIVER_VGA|VC\(7) & (!\DRIVER_VGA|VC[6]~23\)) # (!\DRIVER_VGA|VC\(7) & ((\DRIVER_VGA|VC[6]~23\) # (GND)))
-- \DRIVER_VGA|VC[7]~25\ = CARRY((!\DRIVER_VGA|VC[6]~23\) # (!\DRIVER_VGA|VC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(7),
	datad => VCC,
	cin => \DRIVER_VGA|VC[6]~23\,
	combout => \DRIVER_VGA|VC[7]~24_combout\,
	cout => \DRIVER_VGA|VC[7]~25\);

-- Location: FF_X29_Y17_N17
\DRIVER_VGA|VC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[7]~24_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(7));

-- Location: LCCOMB_X29_Y17_N18
\DRIVER_VGA|VC[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[8]~26_combout\ = (\DRIVER_VGA|VC\(8) & (\DRIVER_VGA|VC[7]~25\ $ (GND))) # (!\DRIVER_VGA|VC\(8) & (!\DRIVER_VGA|VC[7]~25\ & VCC))
-- \DRIVER_VGA|VC[8]~27\ = CARRY((\DRIVER_VGA|VC\(8) & !\DRIVER_VGA|VC[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(8),
	datad => VCC,
	cin => \DRIVER_VGA|VC[7]~25\,
	combout => \DRIVER_VGA|VC[8]~26_combout\,
	cout => \DRIVER_VGA|VC[8]~27\);

-- Location: FF_X29_Y17_N19
\DRIVER_VGA|VC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[8]~26_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(8));

-- Location: LCCOMB_X29_Y17_N0
\DRIVER_VGA|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan7~0_combout\ = (!\DRIVER_VGA|VC\(5) & (!\DRIVER_VGA|VC\(7) & (!\DRIVER_VGA|VC\(6) & !\DRIVER_VGA|VC\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(5),
	datab => \DRIVER_VGA|VC\(7),
	datac => \DRIVER_VGA|VC\(6),
	datad => \DRIVER_VGA|VC\(8),
	combout => \DRIVER_VGA|LessThan7~0_combout\);

-- Location: LCCOMB_X29_Y17_N28
\DRIVER_VGA|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan7~1_combout\ = (!\DRIVER_VGA|VC\(4) & ((!\DRIVER_VGA|VC\(3)) # (!\DRIVER_VGA|VC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(2),
	datac => \DRIVER_VGA|VC\(3),
	datad => \DRIVER_VGA|VC\(4),
	combout => \DRIVER_VGA|LessThan7~1_combout\);

-- Location: LCCOMB_X29_Y17_N20
\DRIVER_VGA|VC[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[9]~28_combout\ = \DRIVER_VGA|VC[8]~27\ $ (\DRIVER_VGA|VC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DRIVER_VGA|VC\(9),
	cin => \DRIVER_VGA|VC[8]~27\,
	combout => \DRIVER_VGA|VC[9]~28_combout\);

-- Location: FF_X29_Y17_N21
\DRIVER_VGA|VC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[9]~28_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(9));

-- Location: LCCOMB_X29_Y17_N22
\DRIVER_VGA|LessThan7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan7~2_combout\ = (\DRIVER_VGA|VC\(9) & ((!\DRIVER_VGA|LessThan7~1_combout\) # (!\DRIVER_VGA|LessThan7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|LessThan7~0_combout\,
	datac => \DRIVER_VGA|LessThan7~1_combout\,
	datad => \DRIVER_VGA|VC\(9),
	combout => \DRIVER_VGA|LessThan7~2_combout\);

-- Location: FF_X29_Y17_N3
\DRIVER_VGA|VC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[0]~10_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(0));

-- Location: LCCOMB_X29_Y17_N4
\DRIVER_VGA|VC[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VC[1]~12_combout\ = (\DRIVER_VGA|VC\(1) & (!\DRIVER_VGA|VC[0]~11\)) # (!\DRIVER_VGA|VC\(1) & ((\DRIVER_VGA|VC[0]~11\) # (GND)))
-- \DRIVER_VGA|VC[1]~13\ = CARRY((!\DRIVER_VGA|VC[0]~11\) # (!\DRIVER_VGA|VC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(1),
	datad => VCC,
	cin => \DRIVER_VGA|VC[0]~11\,
	combout => \DRIVER_VGA|VC[1]~12_combout\,
	cout => \DRIVER_VGA|VC[1]~13\);

-- Location: FF_X29_Y17_N5
\DRIVER_VGA|VC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[1]~12_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(1));

-- Location: FF_X29_Y17_N7
\DRIVER_VGA|VC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|VC[2]~14_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sclr => \DRIVER_VGA|LessThan7~2_combout\,
	ena => \DRIVER_VGA|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|VC\(2));

-- Location: LCCOMB_X29_Y17_N30
\DRIVER_VGA|PRE_FRAME~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|PRE_FRAME~0_combout\ = (!\DRIVER_VGA|VC\(2) & (\DRIVER_VGA|LessThan7~0_combout\ & (!\DRIVER_VGA|VC\(3) & !\DRIVER_VGA|VC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(2),
	datab => \DRIVER_VGA|LessThan7~0_combout\,
	datac => \DRIVER_VGA|VC\(3),
	datad => \DRIVER_VGA|VC\(4),
	combout => \DRIVER_VGA|PRE_FRAME~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\DRIVER_VGA|PRE_FRAME~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|PRE_FRAME~1_combout\ = (\DRIVER_VGA|PRE_FRAME~0_combout\ & (!\DRIVER_VGA|VC\(1) & !\DRIVER_VGA|VC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|PRE_FRAME~0_combout\,
	datab => \DRIVER_VGA|VC\(1),
	datac => \DRIVER_VGA|VC\(9),
	combout => \DRIVER_VGA|PRE_FRAME~1_combout\);

-- Location: LCCOMB_X29_Y16_N2
\DRIVER_VGA|END_FRAME~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|END_FRAME~0_combout\ = (\DRIVER_VGA|VC\(0) & \DRIVER_VGA|VC\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRIVER_VGA|VC\(0),
	datad => \DRIVER_VGA|VC\(1),
	combout => \DRIVER_VGA|END_FRAME~0_combout\);

-- Location: LCCOMB_X29_Y17_N26
\DRIVER_VGA|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|LessThan2~0_combout\ = (!\DRIVER_VGA|VC\(2) & (!\DRIVER_VGA|END_FRAME~0_combout\ & (!\DRIVER_VGA|VC\(3) & !\DRIVER_VGA|VC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(2),
	datab => \DRIVER_VGA|END_FRAME~0_combout\,
	datac => \DRIVER_VGA|VC\(3),
	datad => \DRIVER_VGA|VC\(4),
	combout => \DRIVER_VGA|LessThan2~0_combout\);

-- Location: LCCOMB_X29_Y17_N24
\DRIVER_VGA|VGA_SYNC_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VGA_SYNC_N~0_combout\ = (!\DRIVER_VGA|VC\(7) & (!\DRIVER_VGA|VC\(6) & !\DRIVER_VGA|VC\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(7),
	datac => \DRIVER_VGA|VC\(6),
	datad => \DRIVER_VGA|VC\(8),
	combout => \DRIVER_VGA|VGA_SYNC_N~0_combout\);

-- Location: LCCOMB_X28_Y17_N0
\DRIVER_VGA|VGA_SYNC_N~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VGA_SYNC_N~1_combout\ = (\DRIVER_VGA|VC\(9) & (((\DRIVER_VGA|VC\(5)) # (!\DRIVER_VGA|VGA_SYNC_N~0_combout\)) # (!\DRIVER_VGA|LessThan2~0_combout\))) # (!\DRIVER_VGA|VC\(9) & (\DRIVER_VGA|VGA_SYNC_N~0_combout\ & 
-- ((\DRIVER_VGA|LessThan2~0_combout\) # (!\DRIVER_VGA|VC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|LessThan2~0_combout\,
	datab => \DRIVER_VGA|VC\(5),
	datac => \DRIVER_VGA|VC\(9),
	datad => \DRIVER_VGA|VGA_SYNC_N~0_combout\,
	combout => \DRIVER_VGA|VGA_SYNC_N~1_combout\);

-- Location: LCCOMB_X30_Y14_N18
\DRIVER_VGA|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Equal1~0_combout\ = (!\DRIVER_VGA|HC\(7) & (!\DRIVER_VGA|HC\(6) & (!\DRIVER_VGA|HC\(4) & !\DRIVER_VGA|HC\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(7),
	datab => \DRIVER_VGA|HC\(6),
	datac => \DRIVER_VGA|HC\(4),
	datad => \DRIVER_VGA|HC\(5),
	combout => \DRIVER_VGA|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y14_N16
\DRIVER_VGA|VGA_BLANK_N~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VGA_BLANK_N~0_combout\ = ((!\DRIVER_VGA|HC\(6) & (!\DRIVER_VGA|HC\(4) & !\DRIVER_VGA|HC\(5)))) # (!\DRIVER_VGA|HC\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(7),
	datab => \DRIVER_VGA|HC\(6),
	datac => \DRIVER_VGA|HC\(4),
	datad => \DRIVER_VGA|HC\(5),
	combout => \DRIVER_VGA|VGA_BLANK_N~0_combout\);

-- Location: LCCOMB_X30_Y14_N20
\DRIVER_VGA|VGA_BLANK_N~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|VGA_BLANK_N~1_combout\ = (\DRIVER_VGA|HC\(8) & (!\DRIVER_VGA|Equal1~0_combout\ & ((\DRIVER_VGA|HC\(9))))) # (!\DRIVER_VGA|HC\(8) & (((\DRIVER_VGA|VGA_BLANK_N~0_combout\ & !\DRIVER_VGA|HC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|Equal1~0_combout\,
	datab => \DRIVER_VGA|VGA_BLANK_N~0_combout\,
	datac => \DRIVER_VGA|HC\(8),
	datad => \DRIVER_VGA|HC\(9),
	combout => \DRIVER_VGA|VGA_BLANK_N~1_combout\);

-- Location: LCCOMB_X29_Y14_N26
\DRIVER_VGA|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Equal1~1_combout\ = (!\DRIVER_VGA|HC\(9) & (!\DRIVER_VGA|HC\(1) & (!\DRIVER_VGA|HC\(0) & !\DRIVER_VGA|HC\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(9),
	datab => \DRIVER_VGA|HC\(1),
	datac => \DRIVER_VGA|HC\(0),
	datad => \DRIVER_VGA|HC\(8),
	combout => \DRIVER_VGA|Equal1~1_combout\);

-- Location: LCCOMB_X29_Y14_N20
\DRIVER_VGA|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Equal1~2_combout\ = (\DRIVER_VGA|Equal1~1_combout\ & (\DRIVER_VGA|Equal1~0_combout\ & (!\DRIVER_VGA|HC\(2) & !\DRIVER_VGA|HC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|Equal1~1_combout\,
	datab => \DRIVER_VGA|Equal1~0_combout\,
	datac => \DRIVER_VGA|HC\(2),
	datad => \DRIVER_VGA|HC\(3),
	combout => \DRIVER_VGA|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y16_N18
\DRIVER_VGA|END_FRAME\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|END_FRAME~combout\ = (((!\DRIVER_VGA|END_FRAME~0_combout\) # (!\DRIVER_VGA|VC\(9))) # (!\DRIVER_VGA|Equal1~2_combout\)) # (!\DRIVER_VGA|PRE_FRAME~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|PRE_FRAME~0_combout\,
	datab => \DRIVER_VGA|Equal1~2_combout\,
	datac => \DRIVER_VGA|VC\(9),
	datad => \DRIVER_VGA|END_FRAME~0_combout\,
	combout => \DRIVER_VGA|END_FRAME~combout\);

-- Location: LCCOMB_X28_Y16_N18
\Juego_Fsm1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector3~0_combout\ = (\Juego_Fsm1|current_state.NUEVACOLISION~q\ & \DRIVER_VGA|END_FRAME~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|current_state.NUEVACOLISION~q\,
	datad => \DRIVER_VGA|END_FRAME~combout\,
	combout => \Juego_Fsm1|Selector3~0_combout\);

-- Location: LCCOMB_X17_Y21_N30
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: IOIBUF_X34_Y10_N8
\Boton_der~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Boton_der,
	o => \Boton_der~input_o\);

-- Location: IOIBUF_X34_Y17_N15
\DIF_SWITCH[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DIF_SWITCH(0),
	o => \DIF_SWITCH[0]~input_o\);

-- Location: LCCOMB_X30_Y16_N2
\Dif|Dificultad[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Dif|Dificultad[0]~feeder_combout\ = \DIF_SWITCH[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DIF_SWITCH[0]~input_o\,
	combout => \Dif|Dificultad[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N2
\DRIVER_VGA|X[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X[4]~10_combout\ = \DRIVER_VGA|HC\(4) $ (VCC)
-- \DRIVER_VGA|X[4]~11\ = CARRY(\DRIVER_VGA|HC\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(4),
	datad => VCC,
	combout => \DRIVER_VGA|X[4]~10_combout\,
	cout => \DRIVER_VGA|X[4]~11\);

-- Location: LCCOMB_X30_Y14_N4
\DRIVER_VGA|X[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X[5]~12_combout\ = (\DRIVER_VGA|HC\(5) & (\DRIVER_VGA|X[4]~11\ & VCC)) # (!\DRIVER_VGA|HC\(5) & (!\DRIVER_VGA|X[4]~11\))
-- \DRIVER_VGA|X[5]~13\ = CARRY((!\DRIVER_VGA|HC\(5) & !\DRIVER_VGA|X[4]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(5),
	datad => VCC,
	cin => \DRIVER_VGA|X[4]~11\,
	combout => \DRIVER_VGA|X[5]~12_combout\,
	cout => \DRIVER_VGA|X[5]~13\);

-- Location: LCCOMB_X30_Y14_N6
\DRIVER_VGA|X[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X[6]~14_combout\ = (\DRIVER_VGA|HC\(6) & ((GND) # (!\DRIVER_VGA|X[5]~13\))) # (!\DRIVER_VGA|HC\(6) & (\DRIVER_VGA|X[5]~13\ $ (GND)))
-- \DRIVER_VGA|X[6]~15\ = CARRY((\DRIVER_VGA|HC\(6)) # (!\DRIVER_VGA|X[5]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(6),
	datad => VCC,
	cin => \DRIVER_VGA|X[5]~13\,
	combout => \DRIVER_VGA|X[6]~14_combout\,
	cout => \DRIVER_VGA|X[6]~15\);

-- Location: LCCOMB_X30_Y14_N8
\DRIVER_VGA|X[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X[7]~16_combout\ = (\DRIVER_VGA|HC\(7) & (!\DRIVER_VGA|X[6]~15\)) # (!\DRIVER_VGA|HC\(7) & ((\DRIVER_VGA|X[6]~15\) # (GND)))
-- \DRIVER_VGA|X[7]~17\ = CARRY((!\DRIVER_VGA|X[6]~15\) # (!\DRIVER_VGA|HC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(7),
	datad => VCC,
	cin => \DRIVER_VGA|X[6]~15\,
	combout => \DRIVER_VGA|X[7]~16_combout\,
	cout => \DRIVER_VGA|X[7]~17\);

-- Location: LCCOMB_X30_Y14_N10
\DRIVER_VGA|X[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X[8]~18_combout\ = (\DRIVER_VGA|HC\(8) & ((GND) # (!\DRIVER_VGA|X[7]~17\))) # (!\DRIVER_VGA|HC\(8) & (\DRIVER_VGA|X[7]~17\ $ (GND)))
-- \DRIVER_VGA|X[8]~19\ = CARRY((\DRIVER_VGA|HC\(8)) # (!\DRIVER_VGA|X[7]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|HC\(8),
	datad => VCC,
	cin => \DRIVER_VGA|X[7]~17\,
	combout => \DRIVER_VGA|X[8]~18_combout\,
	cout => \DRIVER_VGA|X[8]~19\);

-- Location: FF_X30_Y14_N11
\DRIVER_VGA|X[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X[8]~18_combout\,
	sclr => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(8));

-- Location: FF_X30_Y14_N7
\DRIVER_VGA|X[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X[6]~14_combout\,
	sclr => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(6));

-- Location: FF_X30_Y14_N9
\DRIVER_VGA|X[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X[7]~16_combout\,
	sclr => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(7));

-- Location: LCCOMB_X30_Y14_N12
\DRIVER_VGA|X[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X[9]~20_combout\ = \DRIVER_VGA|X[8]~19\ $ (!\DRIVER_VGA|HC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DRIVER_VGA|HC\(9),
	cin => \DRIVER_VGA|X[8]~19\,
	combout => \DRIVER_VGA|X[9]~20_combout\);

-- Location: FF_X30_Y14_N13
\DRIVER_VGA|X[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X[9]~20_combout\,
	sclr => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(9));

-- Location: LCCOMB_X30_Y14_N26
\CoordenadasCentro|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Add0~2_combout\ = \DRIVER_VGA|X\(9) $ ((((!\DRIVER_VGA|X\(6) & !\DRIVER_VGA|X\(7))) # (!\DRIVER_VGA|X\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|X\(8),
	datab => \DRIVER_VGA|X\(6),
	datac => \DRIVER_VGA|X\(7),
	datad => \DRIVER_VGA|X\(9),
	combout => \CoordenadasCentro|Add0~2_combout\);

-- Location: FF_X25_Y17_N29
\CoordenadasCentro|Xout[9]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \CoordenadasCentro|Add0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\);

-- Location: IOIBUF_X34_Y18_N15
\DIF_SWITCH[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DIF_SWITCH(1),
	o => \DIF_SWITCH[1]~input_o\);

-- Location: LCCOMB_X30_Y16_N28
\Dif|Dificultad[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Dif|Dificultad[1]~feeder_combout\ = \DIF_SWITCH[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DIF_SWITCH[1]~input_o\,
	combout => \Dif|Dificultad[1]~feeder_combout\);

-- Location: FF_X30_Y16_N29
\Dif|Dificultad[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Dif|Dificultad[1]~feeder_combout\,
	ena => \Juego_Fsm1|ALT_INV_Game_over~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Dif|Dificultad\(1));

-- Location: LCCOMB_X29_Y13_N18
\Player|velocidad[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|velocidad[3]~0_combout\ = !\Dif|Dificultad\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Dif|Dificultad\(1),
	combout => \Player|velocidad[3]~0_combout\);

-- Location: FF_X29_Y13_N19
\Player|velocidad[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|velocidad[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|velocidad\(3));

-- Location: LCCOMB_X28_Y13_N6
\Player|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|Add0~1_combout\ = \Boton_der~input_o\ $ (\Player|velocidad\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Boton_der~input_o\,
	datad => \Player|velocidad\(3),
	combout => \Player|Add0~1_combout\);

-- Location: LCCOMB_X28_Y13_N8
\Player|angulo[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[2]~9_cout\ = CARRY(!\Boton_der~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Boton_der~input_o\,
	datad => VCC,
	cout => \Player|angulo[2]~9_cout\);

-- Location: LCCOMB_X28_Y13_N10
\Player|angulo[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[2]~10_combout\ = (\Player|angulo\(2) & ((\Player|Add0~0_combout\ & (!\Player|angulo[2]~9_cout\)) # (!\Player|Add0~0_combout\ & (\Player|angulo[2]~9_cout\ & VCC)))) # (!\Player|angulo\(2) & ((\Player|Add0~0_combout\ & 
-- ((\Player|angulo[2]~9_cout\) # (GND))) # (!\Player|Add0~0_combout\ & (!\Player|angulo[2]~9_cout\))))
-- \Player|angulo[2]~11\ = CARRY((\Player|angulo\(2) & (\Player|Add0~0_combout\ & !\Player|angulo[2]~9_cout\)) # (!\Player|angulo\(2) & ((\Player|Add0~0_combout\) # (!\Player|angulo[2]~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|angulo\(2),
	datab => \Player|Add0~0_combout\,
	datad => VCC,
	cin => \Player|angulo[2]~9_cout\,
	combout => \Player|angulo[2]~10_combout\,
	cout => \Player|angulo[2]~11\);

-- Location: LCCOMB_X28_Y13_N12
\Player|angulo[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[3]~14_combout\ = ((\Player|angulo\(3) $ (\Player|Add0~1_combout\ $ (\Player|angulo[2]~11\)))) # (GND)
-- \Player|angulo[3]~15\ = CARRY((\Player|angulo\(3) & ((!\Player|angulo[2]~11\) # (!\Player|Add0~1_combout\))) # (!\Player|angulo\(3) & (!\Player|Add0~1_combout\ & !\Player|angulo[2]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|angulo\(3),
	datab => \Player|Add0~1_combout\,
	datad => VCC,
	cin => \Player|angulo[2]~11\,
	combout => \Player|angulo[3]~14_combout\,
	cout => \Player|angulo[3]~15\);

-- Location: LCCOMB_X28_Y13_N4
\Player|angulo_anterior[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[3]~feeder_combout\ = \Player|angulo\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(3),
	combout => \Player|angulo_anterior[3]~feeder_combout\);

-- Location: FF_X28_Y13_N5
\Player|angulo_anterior[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[3]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(3));

-- Location: IOIBUF_X34_Y9_N22
\Boton_izq~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Boton_izq,
	o => \Boton_izq~input_o\);

-- Location: LCCOMB_X28_Y13_N0
\Player|angulo~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo~12_combout\ = (!\Boton_izq~input_o\ & !\Boton_der~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Boton_izq~input_o\,
	datad => \Boton_der~input_o\,
	combout => \Player|angulo~12_combout\);

-- Location: FF_X28_Y16_N7
\Juego_Fsm1|Vuelve_jugador\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Selector2~2_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|Vuelve_jugador~q\);

-- Location: LCCOMB_X28_Y13_N2
\Player|angulo[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[2]~13_combout\ = (\Juego_Fsm1|Actualizar~q\ & ((\Juego_Fsm1|Vuelve_jugador~q\) # ((\Boton_izq~input_o\) # (\Boton_der~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Vuelve_jugador~q\,
	datab => \Boton_izq~input_o\,
	datac => \Juego_Fsm1|Actualizar~q\,
	datad => \Boton_der~input_o\,
	combout => \Player|angulo[2]~13_combout\);

-- Location: FF_X28_Y13_N13
\Player|angulo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[3]~14_combout\,
	asdata => \Player|angulo_anterior\(3),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(3));

-- Location: LCCOMB_X28_Y13_N14
\Player|angulo[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[4]~16_combout\ = (\Player|Add0~1_combout\ & ((\Player|angulo\(4) & (\Player|angulo[3]~15\ & VCC)) # (!\Player|angulo\(4) & (!\Player|angulo[3]~15\)))) # (!\Player|Add0~1_combout\ & ((\Player|angulo\(4) & (!\Player|angulo[3]~15\)) # 
-- (!\Player|angulo\(4) & ((\Player|angulo[3]~15\) # (GND)))))
-- \Player|angulo[4]~17\ = CARRY((\Player|Add0~1_combout\ & (!\Player|angulo\(4) & !\Player|angulo[3]~15\)) # (!\Player|Add0~1_combout\ & ((!\Player|angulo[3]~15\) # (!\Player|angulo\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|Add0~1_combout\,
	datab => \Player|angulo\(4),
	datad => VCC,
	cin => \Player|angulo[3]~15\,
	combout => \Player|angulo[4]~16_combout\,
	cout => \Player|angulo[4]~17\);

-- Location: LCCOMB_X29_Y13_N20
\Player|angulo_anterior[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[4]~feeder_combout\ = \Player|angulo\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(4),
	combout => \Player|angulo_anterior[4]~feeder_combout\);

-- Location: FF_X29_Y13_N21
\Player|angulo_anterior[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[4]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(4));

-- Location: FF_X28_Y13_N15
\Player|angulo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[4]~16_combout\,
	asdata => \Player|angulo_anterior\(4),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(4));

-- Location: LCCOMB_X28_Y13_N16
\Player|angulo[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[5]~18_combout\ = ((\Player|angulo\(5) $ (\Boton_der~input_o\ $ (\Player|angulo[4]~17\)))) # (GND)
-- \Player|angulo[5]~19\ = CARRY((\Player|angulo\(5) & ((!\Player|angulo[4]~17\) # (!\Boton_der~input_o\))) # (!\Player|angulo\(5) & (!\Boton_der~input_o\ & !\Player|angulo[4]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|angulo\(5),
	datab => \Boton_der~input_o\,
	datad => VCC,
	cin => \Player|angulo[4]~17\,
	combout => \Player|angulo[5]~18_combout\,
	cout => \Player|angulo[5]~19\);

-- Location: LCCOMB_X28_Y13_N26
\Player|angulo_anterior[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[5]~feeder_combout\ = \Player|angulo\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(5),
	combout => \Player|angulo_anterior[5]~feeder_combout\);

-- Location: FF_X28_Y13_N27
\Player|angulo_anterior[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[5]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(5));

-- Location: FF_X28_Y13_N17
\Player|angulo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[5]~18_combout\,
	asdata => \Player|angulo_anterior\(5),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(5));

-- Location: LCCOMB_X28_Y13_N18
\Player|angulo[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[6]~20_combout\ = (\Boton_der~input_o\ & ((\Player|angulo\(6) & (!\Player|angulo[5]~19\)) # (!\Player|angulo\(6) & ((\Player|angulo[5]~19\) # (GND))))) # (!\Boton_der~input_o\ & ((\Player|angulo\(6) & (\Player|angulo[5]~19\ & VCC)) # 
-- (!\Player|angulo\(6) & (!\Player|angulo[5]~19\))))
-- \Player|angulo[6]~21\ = CARRY((\Boton_der~input_o\ & ((!\Player|angulo[5]~19\) # (!\Player|angulo\(6)))) # (!\Boton_der~input_o\ & (!\Player|angulo\(6) & !\Player|angulo[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Boton_der~input_o\,
	datab => \Player|angulo\(6),
	datad => VCC,
	cin => \Player|angulo[5]~19\,
	combout => \Player|angulo[6]~20_combout\,
	cout => \Player|angulo[6]~21\);

-- Location: LCCOMB_X28_Y13_N30
\Player|angulo_anterior[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[6]~feeder_combout\ = \Player|angulo\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(6),
	combout => \Player|angulo_anterior[6]~feeder_combout\);

-- Location: FF_X28_Y13_N31
\Player|angulo_anterior[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[6]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(6));

-- Location: FF_X28_Y13_N19
\Player|angulo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[6]~20_combout\,
	asdata => \Player|angulo_anterior\(6),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(6));

-- Location: LCCOMB_X28_Y13_N20
\Player|angulo[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[7]~22_combout\ = ((\Player|angulo\(7) $ (\Boton_der~input_o\ $ (\Player|angulo[6]~21\)))) # (GND)
-- \Player|angulo[7]~23\ = CARRY((\Player|angulo\(7) & ((!\Player|angulo[6]~21\) # (!\Boton_der~input_o\))) # (!\Player|angulo\(7) & (!\Boton_der~input_o\ & !\Player|angulo[6]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|angulo\(7),
	datab => \Boton_der~input_o\,
	datad => VCC,
	cin => \Player|angulo[6]~21\,
	combout => \Player|angulo[7]~22_combout\,
	cout => \Player|angulo[7]~23\);

-- Location: LCCOMB_X29_Y13_N30
\Player|angulo_anterior[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[7]~feeder_combout\ = \Player|angulo\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(7),
	combout => \Player|angulo_anterior[7]~feeder_combout\);

-- Location: FF_X29_Y13_N31
\Player|angulo_anterior[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[7]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(7));

-- Location: FF_X28_Y13_N21
\Player|angulo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[7]~22_combout\,
	asdata => \Player|angulo_anterior\(7),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(7));

-- Location: LCCOMB_X28_Y13_N22
\Player|angulo[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[8]~24_combout\ = (\Player|angulo\(8) & ((\Boton_der~input_o\ & (!\Player|angulo[7]~23\)) # (!\Boton_der~input_o\ & (\Player|angulo[7]~23\ & VCC)))) # (!\Player|angulo\(8) & ((\Boton_der~input_o\ & ((\Player|angulo[7]~23\) # (GND))) # 
-- (!\Boton_der~input_o\ & (!\Player|angulo[7]~23\))))
-- \Player|angulo[8]~25\ = CARRY((\Player|angulo\(8) & (\Boton_der~input_o\ & !\Player|angulo[7]~23\)) # (!\Player|angulo\(8) & ((\Boton_der~input_o\) # (!\Player|angulo[7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|angulo\(8),
	datab => \Boton_der~input_o\,
	datad => VCC,
	cin => \Player|angulo[7]~23\,
	combout => \Player|angulo[8]~24_combout\,
	cout => \Player|angulo[8]~25\);

-- Location: LCCOMB_X29_Y13_N8
\Player|angulo_anterior[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[8]~feeder_combout\ = \Player|angulo\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(8),
	combout => \Player|angulo_anterior[8]~feeder_combout\);

-- Location: FF_X29_Y13_N9
\Player|angulo_anterior[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[8]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(8));

-- Location: FF_X28_Y13_N23
\Player|angulo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[8]~24_combout\,
	asdata => \Player|angulo_anterior\(8),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(8));

-- Location: LCCOMB_X28_Y13_N24
\Player|angulo[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo[9]~26_combout\ = \Player|angulo\(9) $ (\Player|angulo[8]~25\ $ (\Boton_der~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Player|angulo\(9),
	datad => \Boton_der~input_o\,
	cin => \Player|angulo[8]~25\,
	combout => \Player|angulo[9]~26_combout\);

-- Location: LCCOMB_X28_Y13_N28
\Player|angulo_anterior[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[9]~feeder_combout\ = \Player|angulo\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(9),
	combout => \Player|angulo_anterior[9]~feeder_combout\);

-- Location: FF_X28_Y13_N29
\Player|angulo_anterior[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[9]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(9));

-- Location: FF_X28_Y13_N25
\Player|angulo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[9]~26_combout\,
	asdata => \Player|angulo_anterior\(9),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(9));

-- Location: LCCOMB_X26_Y12_N20
\Player|SC|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|SC|Add0~0_combout\ = \Player|angulo\(9) $ (\Player|angulo\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|angulo\(9),
	datab => \Player|angulo\(8),
	combout => \Player|SC|Add0~0_combout\);

-- Location: M9K_X27_Y12_N0
\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"1008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201088442211088442211088442211088442211088844221108844221108844221108846231188C46231188C46231188C4824120904824120904824128944A25128944A25128984C26130984C261309C4E271389",
	mem_init3 => X"C4E27138A05028140A05028140A45229148A45229150A8542A150A8542B158AC562B158B0582C160B0582C168B45A2D168B45C2E170B85C2E178BC5E2F178BC6030180C06030188C46231188C46432190C86433198CC6633198D068341A0D06A351A8D46A351B0D86C361B0DC6E371B8DC70381C0E070391C8E472391C8E8743A1D0E8763B1D8EC763C1E0F0783C1E8F47A3D1E8F87C3E1F0F87E3F1F8FC7E001F8FC7E3F1F8F87C3E1F0F87A3D1E8F47A3C1E0F0783C1D8EC763B1D8E8743A1D0E872391C8E472391C0E070381C0DC6E371B8DC6C361B0D86C351A8D46A351A8D068341A0D06633198CC6633190C86432190C46231188C46230180C06030180",
	mem_init2 => X"BC5E2F178BC5E2E170B85C2E170B45A2D168B45A2C160B0582C160B0562B158AC562B150A8542A150A85429148A45229148A45028140A05028140A04E271389C4E271389C4C26130984C26130984A25128944A25128944A241209048241209048241208C46231188C46231188C46231188844221108844221108844221108842211088442211088442211088442211088442201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040200F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F",
	mem_init1 => X"0743A1D0E8743A1D0E8743A1D0E8743A1C0E070381C0E070381C0E070361B0D86C361B0D86C361B0D068341A0D068341A0D06432190C86432190C86030180C06030180C05C2E170B85C2E170B8582C160B0582C160A8542A150A8542A140A05028140A04C26130984C2613090482412090482211088442211080402010080401E0F0783C1E0F070381C0E070381A0D068341A0C06030180C0602C160B0582C140A05028140A048241209048201008040200E070381C0E07030180C06030140A050281408040201008030180C06030100804020100402010080400000000000000000000000000402010080404020100804030180C0603020100804020140A050",
	mem_init0 => X"28140C06030180C070381C0E0703820100804020120904824120A05028140A0502C160B0582C180C06030180C068341A0D068381C0E070381C0F0783C1E0F0784020100804020110884422110884824120904824130984C26130984C28140A05028140A8542A150A8542A160B0582C160B0582E170B85C2E170B85C30180C06030180C06032190C86432190C864341A0D068341A0D068341B0D86C361B0D86C361B0D870381C0E070381C0E070381C0E8743A1D0E8743A1D0E8743A1D0E8743C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SuperHexagon2.PRUEBA_PLAYER2.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "jugador:Player|senocoseno:SC|altsyncram:Mux17_rtl_0|altsyncram_0t01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 6,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X26_Y12_N27
\Player|x_actual_aux[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|x_actual_aux\(6));

-- Location: M9K_X27_Y13_N0
\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"1F8FC7E3F1F8F87C3E1F0F87A3D1E8F47A3C1E0F0783C1D8EC763B1D8E8743A1D0E872391C8E472391C0E070381C0DC6E371B8DC6C361B0D86C351A8D46A351A8D068341A0D06633198CC6633190C86432190C46231188C46230180C06030180BC5E2F178BC5E2E170B85C2E170B45A2D168B45A2C160B0582C160B0562B158A",
	mem_init3 => X"C562B150A8542A150A85429148A45229148A45028140A05028140A04E271389C4E271389C4C26130984C26130984A25128944A25128944A241209048241209048241208C46231188C46231188C46231188844221108844221108844221108842211088442211088442211088442211088442201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201088442211088442211088442211088442211088844221108844221108844221108846231188C46231188C46231188C4824120",
	mem_init2 => X"904824120904824128944A25128944A25128984C26130984C261309C4E271389C4E27138A05028140A05028140A45229148A45229150A8542A150A8542B158AC562B158B0582C160B0582C168B45A2D168B45C2E170B85C2E178BC5E2F178BC6030180C06030188C46231188C46432190C86433198CC6633198D068341A0D06A351A8D46A351B0D86C361B0DC6E371B8DC70381C0E070391C8E472391C8E8743A1D0E8763B1D8EC763C1E0F0783C1E8F47A3D1E8F87C3E1F0F87E3F1F8FC7E000000000000000402010080404020100804030180C0603020100804020140A05028140C06030180C070381C0E0703820100804020120904824120A05028140A05",
	mem_init1 => X"02C160B0582C180C06030180C068341A0D068381C0E070381C0F0783C1E0F0784020100804020110884422110884824120904824130984C26130984C28140A05028140A8542A150A8542A160B0582C160B0582E170B85C2E170B85C30180C06030180C06032190C86432190C864341A0D068341A0D068341B0D86C361B0D86C361B0D870381C0E070381C0E070381C0E8743A1D0E8743A1D0E8743A1D0E8743C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0",
	mem_init0 => X"F87C3E1F0F87C3E1F0F87C3E1F0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0743A1D0E8743A1D0E8743A1D0E8743A1C0E070381C0E070381C0E070361B0D86C361B0D86C361B0D068341A0D068341A0D06432190C86432190C86030180C06030180C05C2E170B85C2E170B8582C160B0582C160A8542A150A8542A140A05028140A04C26130984C2613090482412090482211088442211080402010080401E0F0783C1E0F070381C0E070381A0D068341A0C06030180C0602C160B0582C140A05028140A048241209048201008040200E070381C0E07030180C06030140A050281408040201008030180C0603010080402010040201008040000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SuperHexagon2.PRUEBA_PLAYER3.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "jugador:Player|senocoseno:SC|altsyncram:Mux5_rtl_0|altsyncram_1t01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 6,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y16_N12
\Player|y_actual_aux[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|y_actual_aux[0]~6_combout\ = (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ $ (VCC))) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ & VCC))
-- \Player|y_actual_aux[0]~7\ = CARRY((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0~portadataout\ & \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\,
	datad => VCC,
	combout => \Player|y_actual_aux[0]~6_combout\,
	cout => \Player|y_actual_aux[0]~7\);

-- Location: FF_X25_Y16_N13
\Player|y_actual_aux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|y_actual_aux[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|y_actual_aux\(0));

-- Location: LCCOMB_X28_Y17_N12
\DRIVER_VGA|Y[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[0]~10_combout\ = \DRIVER_VGA|VC\(0) $ (VCC)
-- \DRIVER_VGA|Y[0]~11\ = CARRY(\DRIVER_VGA|VC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(0),
	datad => VCC,
	combout => \DRIVER_VGA|Y[0]~10_combout\,
	cout => \DRIVER_VGA|Y[0]~11\);

-- Location: FF_X28_Y17_N13
\DRIVER_VGA|Y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[0]~10_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(0));

-- Location: FF_X25_Y18_N1
\CoordenadasCentro|Yout[0]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|Y\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\);

-- Location: LCCOMB_X25_Y16_N26
\Comp_cords1|Comparacion~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~6_combout\ = (\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & (\Player|x_actual_aux\(6) & (\Player|y_actual_aux\(0) $ (!\CoordenadasCentro|Yout[0]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & 
-- (!\Player|x_actual_aux\(6) & (\Player|y_actual_aux\(0) $ (!\CoordenadasCentro|Yout[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\,
	datab => \Player|x_actual_aux\(6),
	datac => \Player|y_actual_aux\(0),
	datad => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	combout => \Comp_cords1|Comparacion~6_combout\);

-- Location: LCCOMB_X28_Y17_N14
\DRIVER_VGA|Y[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[1]~12_combout\ = (\DRIVER_VGA|VC\(1) & (!\DRIVER_VGA|Y[0]~11\)) # (!\DRIVER_VGA|VC\(1) & ((\DRIVER_VGA|Y[0]~11\) # (GND)))
-- \DRIVER_VGA|Y[1]~13\ = CARRY((!\DRIVER_VGA|Y[0]~11\) # (!\DRIVER_VGA|VC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(1),
	datad => VCC,
	cin => \DRIVER_VGA|Y[0]~11\,
	combout => \DRIVER_VGA|Y[1]~12_combout\,
	cout => \DRIVER_VGA|Y[1]~13\);

-- Location: LCCOMB_X28_Y17_N16
\DRIVER_VGA|Y[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[2]~14_combout\ = (\DRIVER_VGA|VC\(2) & ((GND) # (!\DRIVER_VGA|Y[1]~13\))) # (!\DRIVER_VGA|VC\(2) & (\DRIVER_VGA|Y[1]~13\ $ (GND)))
-- \DRIVER_VGA|Y[2]~15\ = CARRY((\DRIVER_VGA|VC\(2)) # (!\DRIVER_VGA|Y[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(2),
	datad => VCC,
	cin => \DRIVER_VGA|Y[1]~13\,
	combout => \DRIVER_VGA|Y[2]~14_combout\,
	cout => \DRIVER_VGA|Y[2]~15\);

-- Location: LCCOMB_X28_Y17_N18
\DRIVER_VGA|Y[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[3]~16_combout\ = (\DRIVER_VGA|VC\(3) & (\DRIVER_VGA|Y[2]~15\ & VCC)) # (!\DRIVER_VGA|VC\(3) & (!\DRIVER_VGA|Y[2]~15\))
-- \DRIVER_VGA|Y[3]~17\ = CARRY((!\DRIVER_VGA|VC\(3) & !\DRIVER_VGA|Y[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(3),
	datad => VCC,
	cin => \DRIVER_VGA|Y[2]~15\,
	combout => \DRIVER_VGA|Y[3]~16_combout\,
	cout => \DRIVER_VGA|Y[3]~17\);

-- Location: LCCOMB_X28_Y17_N20
\DRIVER_VGA|Y[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[4]~18_combout\ = (\DRIVER_VGA|VC\(4) & ((GND) # (!\DRIVER_VGA|Y[3]~17\))) # (!\DRIVER_VGA|VC\(4) & (\DRIVER_VGA|Y[3]~17\ $ (GND)))
-- \DRIVER_VGA|Y[4]~19\ = CARRY((\DRIVER_VGA|VC\(4)) # (!\DRIVER_VGA|Y[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(4),
	datad => VCC,
	cin => \DRIVER_VGA|Y[3]~17\,
	combout => \DRIVER_VGA|Y[4]~18_combout\,
	cout => \DRIVER_VGA|Y[4]~19\);

-- Location: FF_X28_Y17_N21
\DRIVER_VGA|Y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[4]~18_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(4));

-- Location: LCCOMB_X22_Y17_N12
\CoordenadasCentro|Yout[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[4]~15_combout\ = !\DRIVER_VGA|Y\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRIVER_VGA|Y\(4),
	combout => \CoordenadasCentro|Yout[4]~15_combout\);

-- Location: FF_X22_Y17_N13
\CoordenadasCentro|Yout[4]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\);

-- Location: LCCOMB_X25_Y16_N14
\Player|y_actual_aux[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|y_actual_aux[1]~8_combout\ = (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ & ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ & (\Player|y_actual_aux[0]~7\ & VCC)) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ & 
-- (!\Player|y_actual_aux[0]~7\)))) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ & ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ & (!\Player|y_actual_aux[0]~7\)) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ & 
-- ((\Player|y_actual_aux[0]~7\) # (GND)))))
-- \Player|y_actual_aux[1]~9\ = CARRY((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ & (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\ & !\Player|y_actual_aux[0]~7\)) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ & 
-- ((!\Player|y_actual_aux[0]~7\) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\,
	datab => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a1\,
	datad => VCC,
	cin => \Player|y_actual_aux[0]~7\,
	combout => \Player|y_actual_aux[1]~8_combout\,
	cout => \Player|y_actual_aux[1]~9\);

-- Location: LCCOMB_X25_Y16_N16
\Player|y_actual_aux[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|y_actual_aux[2]~10_combout\ = ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ $ (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ $ (!\Player|y_actual_aux[1]~9\)))) # (GND)
-- \Player|y_actual_aux[2]~11\ = CARRY((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ & ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\) # (!\Player|y_actual_aux[1]~9\))) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\ & 
-- (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ & !\Player|y_actual_aux[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a2\,
	datab => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\,
	datad => VCC,
	cin => \Player|y_actual_aux[1]~9\,
	combout => \Player|y_actual_aux[2]~10_combout\,
	cout => \Player|y_actual_aux[2]~11\);

-- Location: LCCOMB_X25_Y16_N18
\Player|y_actual_aux[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|y_actual_aux[3]~12_combout\ = (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ & ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ & (\Player|y_actual_aux[2]~11\ & VCC)) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ & 
-- (!\Player|y_actual_aux[2]~11\)))) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ & ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ & (!\Player|y_actual_aux[2]~11\)) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ & 
-- ((\Player|y_actual_aux[2]~11\) # (GND)))))
-- \Player|y_actual_aux[3]~13\ = CARRY((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ & (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\ & !\Player|y_actual_aux[2]~11\)) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ & 
-- ((!\Player|y_actual_aux[2]~11\) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\,
	datab => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a3\,
	datad => VCC,
	cin => \Player|y_actual_aux[2]~11\,
	combout => \Player|y_actual_aux[3]~12_combout\,
	cout => \Player|y_actual_aux[3]~13\);

-- Location: LCCOMB_X25_Y16_N20
\Player|y_actual_aux[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|y_actual_aux[4]~14_combout\ = ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a5\ $ (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ $ (!\Player|y_actual_aux[3]~13\)))) # (GND)
-- \Player|y_actual_aux[4]~15\ = CARRY((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a5\ & ((\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\) # (!\Player|y_actual_aux[3]~13\))) # (!\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a5\ & 
-- (\Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\ & !\Player|y_actual_aux[3]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a5\,
	datab => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a4\,
	datad => VCC,
	cin => \Player|y_actual_aux[3]~13\,
	combout => \Player|y_actual_aux[4]~14_combout\,
	cout => \Player|y_actual_aux[4]~15\);

-- Location: FF_X25_Y16_N21
\Player|y_actual_aux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|y_actual_aux[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|y_actual_aux\(4));

-- Location: FF_X25_Y16_N19
\Player|y_actual_aux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|y_actual_aux[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|y_actual_aux\(3));

-- Location: FF_X28_Y17_N19
\DRIVER_VGA|Y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[3]~16_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(3));

-- Location: LCCOMB_X22_Y17_N26
\CoordenadasCentro|Yout[3]~_Duplicate_2feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[3]~_Duplicate_2feeder_combout\ = \DRIVER_VGA|Y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRIVER_VGA|Y\(3),
	combout => \CoordenadasCentro|Yout[3]~_Duplicate_2feeder_combout\);

-- Location: FF_X22_Y17_N27
\CoordenadasCentro|Yout[3]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[3]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\);

-- Location: LCCOMB_X25_Y16_N24
\Comp_cords1|Comparacion~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~8_combout\ = (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Player|y_actual_aux\(4) & (\Player|y_actual_aux\(3) $ (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & 
-- (!\Player|y_actual_aux\(4) & (\Player|y_actual_aux\(3) $ (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \Player|y_actual_aux\(4),
	datac => \Player|y_actual_aux\(3),
	datad => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	combout => \Comp_cords1|Comparacion~8_combout\);

-- Location: FF_X28_Y17_N15
\DRIVER_VGA|Y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[1]~12_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(1));

-- Location: FF_X24_Y17_N1
\CoordenadasCentro|Yout[1]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|Y\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\);

-- Location: FF_X25_Y16_N15
\Player|y_actual_aux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|y_actual_aux[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|y_actual_aux\(1));

-- Location: FF_X28_Y17_N17
\DRIVER_VGA|Y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[2]~14_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(2));

-- Location: LCCOMB_X22_Y17_N24
\CoordenadasCentro|Yout[2]~_Duplicate_2feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[2]~_Duplicate_2feeder_combout\ = \DRIVER_VGA|Y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRIVER_VGA|Y\(2),
	combout => \CoordenadasCentro|Yout[2]~_Duplicate_2feeder_combout\);

-- Location: FF_X22_Y17_N25
\CoordenadasCentro|Yout[2]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[2]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\);

-- Location: FF_X25_Y16_N17
\Player|y_actual_aux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|y_actual_aux[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|y_actual_aux\(2));

-- Location: LCCOMB_X25_Y16_N8
\Comp_cords1|Comparacion~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~7_combout\ = (\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (\Player|y_actual_aux\(1) & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ $ (!\Player|y_actual_aux\(2))))) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & 
-- (!\Player|y_actual_aux\(1) & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ $ (!\Player|y_actual_aux\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datab => \Player|y_actual_aux\(1),
	datac => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datad => \Player|y_actual_aux\(2),
	combout => \Comp_cords1|Comparacion~7_combout\);

-- Location: LCCOMB_X25_Y16_N22
\Player|y_actual_aux[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|y_actual_aux[5]~16_combout\ = \Player|y_actual_aux[4]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Player|y_actual_aux[4]~15\,
	combout => \Player|y_actual_aux[5]~16_combout\);

-- Location: FF_X25_Y16_N23
\Player|y_actual_aux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|y_actual_aux[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|y_actual_aux\(5));

-- Location: LCCOMB_X28_Y17_N22
\DRIVER_VGA|Y[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[5]~20_combout\ = (\DRIVER_VGA|VC\(5) & (!\DRIVER_VGA|Y[4]~19\)) # (!\DRIVER_VGA|VC\(5) & ((\DRIVER_VGA|Y[4]~19\) # (GND)))
-- \DRIVER_VGA|Y[5]~21\ = CARRY((!\DRIVER_VGA|Y[4]~19\) # (!\DRIVER_VGA|VC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(5),
	datad => VCC,
	cin => \DRIVER_VGA|Y[4]~19\,
	combout => \DRIVER_VGA|Y[5]~20_combout\,
	cout => \DRIVER_VGA|Y[5]~21\);

-- Location: LCCOMB_X28_Y17_N24
\DRIVER_VGA|Y[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[6]~22_combout\ = (\DRIVER_VGA|VC\(6) & ((GND) # (!\DRIVER_VGA|Y[5]~21\))) # (!\DRIVER_VGA|VC\(6) & (\DRIVER_VGA|Y[5]~21\ $ (GND)))
-- \DRIVER_VGA|Y[6]~23\ = CARRY((\DRIVER_VGA|VC\(6)) # (!\DRIVER_VGA|Y[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(6),
	datad => VCC,
	cin => \DRIVER_VGA|Y[5]~21\,
	combout => \DRIVER_VGA|Y[6]~22_combout\,
	cout => \DRIVER_VGA|Y[6]~23\);

-- Location: FF_X28_Y17_N25
\DRIVER_VGA|Y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[6]~22_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(6));

-- Location: FF_X28_Y17_N23
\DRIVER_VGA|Y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[5]~20_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(5));

-- Location: LCCOMB_X28_Y17_N2
\CoordenadasCentro|Yout[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[5]~5_combout\ = (\DRIVER_VGA|Y\(5) & (\DRIVER_VGA|Y\(4) $ (VCC))) # (!\DRIVER_VGA|Y\(5) & (\DRIVER_VGA|Y\(4) & VCC))
-- \CoordenadasCentro|Yout[5]~6\ = CARRY((\DRIVER_VGA|Y\(5) & \DRIVER_VGA|Y\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|Y\(5),
	datab => \DRIVER_VGA|Y\(4),
	datad => VCC,
	combout => \CoordenadasCentro|Yout[5]~5_combout\,
	cout => \CoordenadasCentro|Yout[5]~6\);

-- Location: LCCOMB_X28_Y17_N4
\CoordenadasCentro|Yout[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[6]~7_combout\ = (\DRIVER_VGA|Y\(6) & (!\CoordenadasCentro|Yout[5]~6\)) # (!\DRIVER_VGA|Y\(6) & ((\CoordenadasCentro|Yout[5]~6\) # (GND)))
-- \CoordenadasCentro|Yout[6]~8\ = CARRY((!\CoordenadasCentro|Yout[5]~6\) # (!\DRIVER_VGA|Y\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|Y\(6),
	datad => VCC,
	cin => \CoordenadasCentro|Yout[5]~6\,
	combout => \CoordenadasCentro|Yout[6]~7_combout\,
	cout => \CoordenadasCentro|Yout[6]~8\);

-- Location: FF_X28_Y17_N5
\CoordenadasCentro|Yout[6]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\);

-- Location: FF_X28_Y16_N15
\Player|y_actual_aux[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|SC|Mux5_rtl_0|auto_generated|ram_block1a5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|y_actual_aux\(9));

-- Location: FF_X28_Y17_N3
\CoordenadasCentro|Yout[5]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\);

-- Location: LCCOMB_X28_Y16_N14
\Comp_cords1|Comparacion~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~9_combout\ = (\Player|y_actual_aux\(5) & (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (!\Player|y_actual_aux\(9))))) # (!\Player|y_actual_aux\(5) & 
-- (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (!\Player|y_actual_aux\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|y_actual_aux\(5),
	datab => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datac => \Player|y_actual_aux\(9),
	datad => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	combout => \Comp_cords1|Comparacion~9_combout\);

-- Location: LCCOMB_X25_Y16_N4
\Comp_cords1|Comparacion~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~10_combout\ = (\Comp_cords1|Comparacion~6_combout\ & (\Comp_cords1|Comparacion~8_combout\ & (\Comp_cords1|Comparacion~7_combout\ & \Comp_cords1|Comparacion~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords1|Comparacion~6_combout\,
	datab => \Comp_cords1|Comparacion~8_combout\,
	datac => \Comp_cords1|Comparacion~7_combout\,
	datad => \Comp_cords1|Comparacion~9_combout\,
	combout => \Comp_cords1|Comparacion~10_combout\);

-- Location: LCCOMB_X28_Y17_N26
\DRIVER_VGA|Y[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[7]~24_combout\ = (\DRIVER_VGA|VC\(7) & (\DRIVER_VGA|Y[6]~23\ & VCC)) # (!\DRIVER_VGA|VC\(7) & (!\DRIVER_VGA|Y[6]~23\))
-- \DRIVER_VGA|Y[7]~25\ = CARRY((!\DRIVER_VGA|VC\(7) & !\DRIVER_VGA|Y[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(7),
	datad => VCC,
	cin => \DRIVER_VGA|Y[6]~23\,
	combout => \DRIVER_VGA|Y[7]~24_combout\,
	cout => \DRIVER_VGA|Y[7]~25\);

-- Location: LCCOMB_X28_Y17_N28
\DRIVER_VGA|Y[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[8]~26_combout\ = (\DRIVER_VGA|VC\(8) & ((GND) # (!\DRIVER_VGA|Y[7]~25\))) # (!\DRIVER_VGA|VC\(8) & (\DRIVER_VGA|Y[7]~25\ $ (GND)))
-- \DRIVER_VGA|Y[8]~27\ = CARRY((\DRIVER_VGA|VC\(8)) # (!\DRIVER_VGA|Y[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VC\(8),
	datad => VCC,
	cin => \DRIVER_VGA|Y[7]~25\,
	combout => \DRIVER_VGA|Y[8]~26_combout\,
	cout => \DRIVER_VGA|Y[8]~27\);

-- Location: LCCOMB_X28_Y17_N30
\DRIVER_VGA|Y[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|Y[9]~28_combout\ = \DRIVER_VGA|VC\(9) $ (!\DRIVER_VGA|Y[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(9),
	cin => \DRIVER_VGA|Y[8]~27\,
	combout => \DRIVER_VGA|Y[9]~28_combout\);

-- Location: FF_X28_Y17_N31
\DRIVER_VGA|Y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[9]~28_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(9));

-- Location: FF_X28_Y17_N29
\DRIVER_VGA|Y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[8]~26_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(8));

-- Location: FF_X28_Y17_N27
\DRIVER_VGA|Y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|Y[7]~24_combout\,
	sclr => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|Y\(7));

-- Location: LCCOMB_X28_Y17_N6
\CoordenadasCentro|Yout[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[7]~9_combout\ = (\DRIVER_VGA|Y\(7) & (\CoordenadasCentro|Yout[6]~8\ $ (GND))) # (!\DRIVER_VGA|Y\(7) & (!\CoordenadasCentro|Yout[6]~8\ & VCC))
-- \CoordenadasCentro|Yout[7]~10\ = CARRY((\DRIVER_VGA|Y\(7) & !\CoordenadasCentro|Yout[6]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|Y\(7),
	datad => VCC,
	cin => \CoordenadasCentro|Yout[6]~8\,
	combout => \CoordenadasCentro|Yout[7]~9_combout\,
	cout => \CoordenadasCentro|Yout[7]~10\);

-- Location: LCCOMB_X28_Y17_N8
\CoordenadasCentro|Yout[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[8]~11_combout\ = (\DRIVER_VGA|Y\(8) & (\CoordenadasCentro|Yout[7]~10\ & VCC)) # (!\DRIVER_VGA|Y\(8) & (!\CoordenadasCentro|Yout[7]~10\))
-- \CoordenadasCentro|Yout[8]~12\ = CARRY((!\DRIVER_VGA|Y\(8) & !\CoordenadasCentro|Yout[7]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|Y\(8),
	datad => VCC,
	cin => \CoordenadasCentro|Yout[7]~10\,
	combout => \CoordenadasCentro|Yout[8]~11_combout\,
	cout => \CoordenadasCentro|Yout[8]~12\);

-- Location: LCCOMB_X28_Y17_N10
\CoordenadasCentro|Yout[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Yout[9]~13_combout\ = \DRIVER_VGA|Y\(9) $ (\CoordenadasCentro|Yout[8]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|Y\(9),
	cin => \CoordenadasCentro|Yout[8]~12\,
	combout => \CoordenadasCentro|Yout[9]~13_combout\);

-- Location: FF_X28_Y17_N11
\CoordenadasCentro|Yout[9]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\);

-- Location: FF_X28_Y17_N9
\CoordenadasCentro|Yout[8]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\);

-- Location: FF_X28_Y17_N7
\CoordenadasCentro|Yout[7]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Yout[7]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\);

-- Location: LCCOMB_X28_Y16_N4
\Comp_cords1|Comparacion~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~5_combout\ = (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & \Player|y_actual_aux\(9)))) # (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & !\Player|y_actual_aux\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => \Player|y_actual_aux\(9),
	combout => \Comp_cords1|Comparacion~5_combout\);

-- Location: LCCOMB_X28_Y16_N26
\Comp_cords1|Comparacion~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~11_combout\ = (\Comp_cords1|Comparacion~10_combout\ & (\Comp_cords1|Comparacion~5_combout\ & \Comp_cords1|Comparacion~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords1|Comparacion~10_combout\,
	datab => \Comp_cords1|Comparacion~5_combout\,
	datac => \Comp_cords1|Comparacion~4_combout\,
	combout => \Comp_cords1|Comparacion~11_combout\);

-- Location: FF_X25_Y16_N7
\Player|Y_anterior[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|y_actual_aux\(3),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|Y_anterior\(3));

-- Location: LCCOMB_X25_Y16_N28
\Player|Y_anterior[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|Y_anterior[4]~feeder_combout\ = \Player|y_actual_aux\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|y_actual_aux\(4),
	combout => \Player|Y_anterior[4]~feeder_combout\);

-- Location: FF_X25_Y16_N29
\Player|Y_anterior[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|Y_anterior[4]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|Y_anterior\(4));

-- Location: LCCOMB_X25_Y16_N6
\Comp_cords2|Comparacion~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~8_combout\ = (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Player|Y_anterior\(4) & (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ $ (!\Player|Y_anterior\(3))))) # (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & 
-- (!\Player|Y_anterior\(4) & (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ $ (!\Player|Y_anterior\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datac => \Player|Y_anterior\(3),
	datad => \Player|Y_anterior\(4),
	combout => \Comp_cords2|Comparacion~8_combout\);

-- Location: LCCOMB_X25_Y16_N10
\Player|Y_anterior[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|Y_anterior[2]~feeder_combout\ = \Player|y_actual_aux\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|y_actual_aux\(2),
	combout => \Player|Y_anterior[2]~feeder_combout\);

-- Location: FF_X25_Y16_N11
\Player|Y_anterior[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|Y_anterior[2]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|Y_anterior\(2));

-- Location: FF_X25_Y16_N3
\Player|Y_anterior[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|y_actual_aux\(1),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|Y_anterior\(1));

-- Location: LCCOMB_X25_Y16_N2
\Comp_cords2|Comparacion~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~7_combout\ = (\Player|Y_anterior\(2) & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & (\Player|Y_anterior\(1) $ (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\)))) # (!\Player|Y_anterior\(2) & 
-- (!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & (\Player|Y_anterior\(1) $ (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|Y_anterior\(2),
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datac => \Player|Y_anterior\(1),
	datad => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	combout => \Comp_cords2|Comparacion~7_combout\);

-- Location: FF_X26_Y12_N1
\Player|X_anterior[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|x_actual_aux\(6),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|X_anterior\(6));

-- Location: FF_X25_Y16_N31
\Player|Y_anterior[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|y_actual_aux\(0),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|Y_anterior\(0));

-- Location: LCCOMB_X25_Y16_N30
\Comp_cords2|Comparacion~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~6_combout\ = (\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & (\Player|X_anterior\(6) & (\Player|Y_anterior\(0) $ (!\CoordenadasCentro|Yout[0]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & 
-- (!\Player|X_anterior\(6) & (\Player|Y_anterior\(0) $ (!\CoordenadasCentro|Yout[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\,
	datab => \Player|X_anterior\(6),
	datac => \Player|Y_anterior\(0),
	datad => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	combout => \Comp_cords2|Comparacion~6_combout\);

-- Location: FF_X28_Y16_N25
\Player|Y_anterior[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|y_actual_aux\(9),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|Y_anterior\(6));

-- Location: FF_X28_Y16_N23
\Player|Y_anterior[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|y_actual_aux\(5),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|Y_anterior\(5));

-- Location: LCCOMB_X28_Y16_N22
\Comp_cords2|Comparacion~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~9_combout\ = (\Player|Y_anterior\(6) & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & (\Player|Y_anterior\(5) $ (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\)))) # (!\Player|Y_anterior\(6) & 
-- (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & (\Player|Y_anterior\(5) $ (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|Y_anterior\(6),
	datab => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datac => \Player|Y_anterior\(5),
	datad => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	combout => \Comp_cords2|Comparacion~9_combout\);

-- Location: LCCOMB_X25_Y16_N0
\Comp_cords2|Comparacion~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~10_combout\ = (\Comp_cords2|Comparacion~8_combout\ & (\Comp_cords2|Comparacion~7_combout\ & (\Comp_cords2|Comparacion~6_combout\ & \Comp_cords2|Comparacion~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords2|Comparacion~8_combout\,
	datab => \Comp_cords2|Comparacion~7_combout\,
	datac => \Comp_cords2|Comparacion~6_combout\,
	datad => \Comp_cords2|Comparacion~9_combout\,
	combout => \Comp_cords2|Comparacion~10_combout\);

-- Location: IOIBUF_X34_Y17_N22
\Nuevo_juego~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Nuevo_juego,
	o => \Nuevo_juego~input_o\);

-- Location: LCCOMB_X29_Y16_N28
\Juego_Fsm1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector1~0_combout\ = (!\DRIVER_VGA|VC\(0) & (\DRIVER_VGA|PRE_FRAME~1_combout\ & (\DRIVER_VGA|Equal1~2_combout\ & \Nuevo_juego~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VC\(0),
	datab => \DRIVER_VGA|PRE_FRAME~1_combout\,
	datac => \DRIVER_VGA|Equal1~2_combout\,
	datad => \Nuevo_juego~input_o\,
	combout => \Juego_Fsm1|Selector1~0_combout\);

-- Location: LCCOMB_X29_Y16_N30
\Juego_Fsm1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector0~0_combout\ = (\Juego_Fsm1|Selector1~0_combout\ & (((\DRIVER_VGA|END_FRAME~combout\)) # (!\Juego_Fsm1|current_state.COLISIONDOBLE~q\))) # (!\Juego_Fsm1|Selector1~0_combout\ & (\Juego_Fsm1|current_state.IDLE~q\ & 
-- ((\DRIVER_VGA|END_FRAME~combout\) # (!\Juego_Fsm1|current_state.COLISIONDOBLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Selector1~0_combout\,
	datab => \Juego_Fsm1|current_state.COLISIONDOBLE~q\,
	datac => \Juego_Fsm1|current_state.IDLE~q\,
	datad => \DRIVER_VGA|END_FRAME~combout\,
	combout => \Juego_Fsm1|Selector0~0_combout\);

-- Location: FF_X29_Y16_N31
\Juego_Fsm1|current_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Selector0~0_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|current_state.IDLE~q\);

-- Location: LCCOMB_X29_Y16_N22
\Juego_Fsm1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector1~1_combout\ = (\Juego_Fsm1|current_state.IDLE~q\ & (((\Juego_Fsm1|current_state.RESTART~q\ & \DRIVER_VGA|END_FRAME~combout\)))) # (!\Juego_Fsm1|current_state.IDLE~q\ & ((\Juego_Fsm1|Selector1~0_combout\) # 
-- ((\Juego_Fsm1|current_state.RESTART~q\ & \DRIVER_VGA|END_FRAME~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|current_state.IDLE~q\,
	datab => \Juego_Fsm1|Selector1~0_combout\,
	datac => \Juego_Fsm1|current_state.RESTART~q\,
	datad => \DRIVER_VGA|END_FRAME~combout\,
	combout => \Juego_Fsm1|Selector1~1_combout\);

-- Location: FF_X29_Y16_N23
\Juego_Fsm1|current_state.RESTART\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Selector1~1_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|current_state.RESTART~q\);

-- Location: LCCOMB_X29_Y16_N20
\Juego_Fsm1|Rst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Rst~0_combout\ = !\Juego_Fsm1|current_state.RESTART~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Juego_Fsm1|current_state.RESTART~q\,
	combout => \Juego_Fsm1|Rst~0_combout\);

-- Location: FF_X29_Y16_N21
\Juego_Fsm1|Rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Rst~0_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|Rst~q\);

-- Location: LCCOMB_X23_Y15_N16
\Pared|PUNTERO[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[0]~7_combout\ = \Pared|PUNTERO\(0) $ (VCC)
-- \Pared|PUNTERO[0]~8\ = CARRY(\Pared|PUNTERO\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datad => VCC,
	combout => \Pared|PUNTERO[0]~7_combout\,
	cout => \Pared|PUNTERO[0]~8\);

-- Location: LCCOMB_X22_Y13_N26
\Pared|MANTIENE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|MANTIENE~0_combout\ = (!\Pared|PUNTERO\(1) & !\Pared|PUNTERO\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datac => \Pared|PUNTERO\(0),
	combout => \Pared|MANTIENE~0_combout\);

-- Location: LCCOMB_X23_Y15_N24
\Pared|PUNTERO[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[4]~16_combout\ = (\Pared|PUNTERO\(4) & (\Pared|PUNTERO[3]~15\ $ (GND))) # (!\Pared|PUNTERO\(4) & (!\Pared|PUNTERO[3]~15\ & VCC))
-- \Pared|PUNTERO[4]~17\ = CARRY((\Pared|PUNTERO\(4) & !\Pared|PUNTERO[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|PUNTERO\(4),
	datad => VCC,
	cin => \Pared|PUNTERO[3]~15\,
	combout => \Pared|PUNTERO[4]~16_combout\,
	cout => \Pared|PUNTERO[4]~17\);

-- Location: LCCOMB_X23_Y15_N26
\Pared|PUNTERO[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[5]~18_combout\ = (\Pared|PUNTERO\(5) & (!\Pared|PUNTERO[4]~17\)) # (!\Pared|PUNTERO\(5) & ((\Pared|PUNTERO[4]~17\) # (GND)))
-- \Pared|PUNTERO[5]~19\ = CARRY((!\Pared|PUNTERO[4]~17\) # (!\Pared|PUNTERO\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datad => VCC,
	cin => \Pared|PUNTERO[4]~17\,
	combout => \Pared|PUNTERO[5]~18_combout\,
	cout => \Pared|PUNTERO[5]~19\);

-- Location: FF_X23_Y15_N27
\Pared|PUNTERO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PUNTERO[5]~18_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \Pared|PUNTERO[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PUNTERO\(5));

-- Location: LCCOMB_X23_Y15_N28
\Pared|PUNTERO[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[6]~20_combout\ = \Pared|PUNTERO[5]~19\ $ (!\Pared|PUNTERO\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PUNTERO\(6),
	cin => \Pared|PUNTERO[5]~19\,
	combout => \Pared|PUNTERO[6]~20_combout\);

-- Location: FF_X23_Y15_N29
\Pared|PUNTERO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PUNTERO[6]~20_combout\,
	asdata => VCC,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \Pared|PUNTERO[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PUNTERO\(6));

-- Location: LCCOMB_X28_Y15_N2
\Pared|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~0_combout\ = \Pared|CENTRO\(0) $ (VCC)
-- \Pared|Add3~1\ = CARRY(\Pared|CENTRO\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(0),
	datad => VCC,
	combout => \Pared|Add3~0_combout\,
	cout => \Pared|Add3~1\);

-- Location: LCCOMB_X26_Y15_N0
\Pared|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~0_combout\ = \Pared|CENTRO\(0) $ (VCC)
-- \Pared|Add5~1\ = CARRY(\Pared|CENTRO\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(0),
	datad => VCC,
	combout => \Pared|Add5~0_combout\,
	cout => \Pared|Add5~1\);

-- Location: LCCOMB_X26_Y16_N8
\Pared|CENTRO~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~24_combout\ = (\Dif|Dificultad\(1) & ((\Pared|Add5~0_combout\))) # (!\Dif|Dificultad\(1) & (\Pared|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add3~0_combout\,
	datab => \Dif|Dificultad\(1),
	datac => \Pared|Add5~0_combout\,
	combout => \Pared|CENTRO~24_combout\);

-- Location: LCCOMB_X26_Y15_N30
\Pared|CENTRO~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~25_combout\ = (\Juego_Fsm1|Actualizar~q\ & ((\Dif|Dificultad\(0) & (\Pared|CENTRO~24_combout\)) # (!\Dif|Dificultad\(0) & ((\Pared|CENTRO\(0)))))) # (!\Juego_Fsm1|Actualizar~q\ & (((\Pared|CENTRO\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Actualizar~q\,
	datab => \Pared|CENTRO~24_combout\,
	datac => \Pared|CENTRO\(0),
	datad => \Dif|Dificultad\(0),
	combout => \Pared|CENTRO~25_combout\);

-- Location: FF_X26_Y15_N31
\Pared|CENTRO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~25_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(0));

-- Location: LCCOMB_X28_Y15_N4
\Pared|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~2_combout\ = (\Pared|CENTRO\(1) & (!\Pared|Add3~1\)) # (!\Pared|CENTRO\(1) & ((\Pared|Add3~1\) # (GND)))
-- \Pared|Add3~3\ = CARRY((!\Pared|Add3~1\) # (!\Pared|CENTRO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(1),
	datad => VCC,
	cin => \Pared|Add3~1\,
	combout => \Pared|Add3~2_combout\,
	cout => \Pared|Add3~3\);

-- Location: LCCOMB_X28_Y14_N6
\Pared|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~0_combout\ = \Pared|CENTRO\(1) $ (VCC)
-- \Pared|Add2~1\ = CARRY(\Pared|CENTRO\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(1),
	datad => VCC,
	combout => \Pared|Add2~0_combout\,
	cout => \Pared|Add2~1\);

-- Location: LCCOMB_X25_Y15_N30
\Pared|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux12~0_combout\ = (\Dif|Dificultad\(0) & ((\Dif|Dificultad\(1)) # ((\Pared|Add3~2_combout\)))) # (!\Dif|Dificultad\(0) & (!\Dif|Dificultad\(1) & ((\Pared|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(0),
	datab => \Dif|Dificultad\(1),
	datac => \Pared|Add3~2_combout\,
	datad => \Pared|Add2~0_combout\,
	combout => \Pared|Mux12~0_combout\);

-- Location: LCCOMB_X26_Y15_N2
\Pared|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~2_combout\ = (\Pared|CENTRO\(1) & (\Pared|Add5~1\ & VCC)) # (!\Pared|CENTRO\(1) & (!\Pared|Add5~1\))
-- \Pared|Add5~3\ = CARRY((!\Pared|CENTRO\(1) & !\Pared|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(1),
	datad => VCC,
	cin => \Pared|Add5~1\,
	combout => \Pared|Add5~2_combout\,
	cout => \Pared|Add5~3\);

-- Location: LCCOMB_X26_Y15_N28
\Pared|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux12~1_combout\ = (\Dif|Dificultad\(1) & ((\Pared|Mux12~0_combout\ & ((\Pared|Add5~2_combout\))) # (!\Pared|Mux12~0_combout\ & (\Pared|CENTRO\(1))))) # (!\Dif|Dificultad\(1) & (\Pared|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Mux12~0_combout\,
	datac => \Pared|CENTRO\(1),
	datad => \Pared|Add5~2_combout\,
	combout => \Pared|Mux12~1_combout\);

-- Location: LCCOMB_X21_Y20_N0
\ControlGiro1|angulo_aux[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[8]~10_combout\ = (\Juego_Fsm1|Actualizar~q\) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Juego_Fsm1|Actualizar~q\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \ControlGiro1|angulo_aux[8]~10_combout\);

-- Location: FF_X26_Y15_N29
\Pared|CENTRO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|Mux12~1_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(1));

-- Location: LCCOMB_X26_Y15_N4
\Pared|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~4_combout\ = (\Pared|CENTRO\(2) & ((GND) # (!\Pared|Add5~3\))) # (!\Pared|CENTRO\(2) & (\Pared|Add5~3\ $ (GND)))
-- \Pared|Add5~5\ = CARRY((\Pared|CENTRO\(2)) # (!\Pared|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(2),
	datad => VCC,
	cin => \Pared|Add5~3\,
	combout => \Pared|Add5~4_combout\,
	cout => \Pared|Add5~5\);

-- Location: LCCOMB_X28_Y15_N6
\Pared|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~4_combout\ = (\Pared|CENTRO\(2) & (\Pared|Add3~3\ $ (GND))) # (!\Pared|CENTRO\(2) & (!\Pared|Add3~3\ & VCC))
-- \Pared|Add3~5\ = CARRY((\Pared|CENTRO\(2) & !\Pared|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(2),
	datad => VCC,
	cin => \Pared|Add3~3\,
	combout => \Pared|Add3~4_combout\,
	cout => \Pared|Add3~5\);

-- Location: LCCOMB_X25_Y15_N2
\Pared|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~0_combout\ = \Pared|CENTRO\(2) $ (VCC)
-- \Pared|Add4~1\ = CARRY(\Pared|CENTRO\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(2),
	datad => VCC,
	combout => \Pared|Add4~0_combout\,
	cout => \Pared|Add4~1\);

-- Location: LCCOMB_X28_Y14_N8
\Pared|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~2_combout\ = (\Pared|CENTRO\(2) & (\Pared|Add2~1\ & VCC)) # (!\Pared|CENTRO\(2) & (!\Pared|Add2~1\))
-- \Pared|Add2~3\ = CARRY((!\Pared|CENTRO\(2) & !\Pared|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(2),
	datad => VCC,
	cin => \Pared|Add2~1\,
	combout => \Pared|Add2~2_combout\,
	cout => \Pared|Add2~3\);

-- Location: LCCOMB_X29_Y15_N28
\Pared|CENTRO~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~16_combout\ = (\Dif|Dificultad\(1) & ((\Pared|Add4~0_combout\) # ((\Dif|Dificultad\(0))))) # (!\Dif|Dificultad\(1) & (((!\Dif|Dificultad\(0) & \Pared|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add4~0_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|Add2~2_combout\,
	combout => \Pared|CENTRO~16_combout\);

-- Location: LCCOMB_X29_Y15_N22
\Pared|CENTRO~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~17_combout\ = (\Dif|Dificultad\(0) & ((\Pared|CENTRO~16_combout\ & (\Pared|Add5~4_combout\)) # (!\Pared|CENTRO~16_combout\ & ((\Pared|Add3~4_combout\))))) # (!\Dif|Dificultad\(0) & (((\Pared|CENTRO~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(0),
	datab => \Pared|Add5~4_combout\,
	datac => \Pared|Add3~4_combout\,
	datad => \Pared|CENTRO~16_combout\,
	combout => \Pared|CENTRO~17_combout\);

-- Location: FF_X29_Y15_N23
\Pared|CENTRO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~17_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(2));

-- Location: LCCOMB_X26_Y15_N6
\Pared|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~6_combout\ = (\Pared|CENTRO\(3) & (\Pared|Add5~5\ & VCC)) # (!\Pared|CENTRO\(3) & (!\Pared|Add5~5\))
-- \Pared|Add5~7\ = CARRY((!\Pared|CENTRO\(3) & !\Pared|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(3),
	datad => VCC,
	cin => \Pared|Add5~5\,
	combout => \Pared|Add5~6_combout\,
	cout => \Pared|Add5~7\);

-- Location: LCCOMB_X25_Y15_N4
\Pared|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~2_combout\ = (\Pared|CENTRO\(3) & (\Pared|Add4~1\ & VCC)) # (!\Pared|CENTRO\(3) & (!\Pared|Add4~1\))
-- \Pared|Add4~3\ = CARRY((!\Pared|CENTRO\(3) & !\Pared|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(3),
	datad => VCC,
	cin => \Pared|Add4~1\,
	combout => \Pared|Add4~2_combout\,
	cout => \Pared|Add4~3\);

-- Location: LCCOMB_X28_Y15_N8
\Pared|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~6_combout\ = (\Pared|CENTRO\(3) & (\Pared|Add3~5\ & VCC)) # (!\Pared|CENTRO\(3) & (!\Pared|Add3~5\))
-- \Pared|Add3~7\ = CARRY((!\Pared|CENTRO\(3) & !\Pared|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(3),
	datad => VCC,
	cin => \Pared|Add3~5\,
	combout => \Pared|Add3~6_combout\,
	cout => \Pared|Add3~7\);

-- Location: LCCOMB_X28_Y14_N10
\Pared|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~4_combout\ = (\Pared|CENTRO\(3) & (\Pared|Add2~3\ $ (GND))) # (!\Pared|CENTRO\(3) & (!\Pared|Add2~3\ & VCC))
-- \Pared|Add2~5\ = CARRY((\Pared|CENTRO\(3) & !\Pared|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(3),
	datad => VCC,
	cin => \Pared|Add2~3\,
	combout => \Pared|Add2~4_combout\,
	cout => \Pared|Add2~5\);

-- Location: LCCOMB_X28_Y14_N4
\Pared|CENTRO~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~14_combout\ = (\Dif|Dificultad\(0) & ((\Pared|Add3~6_combout\) # ((\Dif|Dificultad\(1))))) # (!\Dif|Dificultad\(0) & (((!\Dif|Dificultad\(1) & \Pared|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add3~6_combout\,
	datab => \Dif|Dificultad\(0),
	datac => \Dif|Dificultad\(1),
	datad => \Pared|Add2~4_combout\,
	combout => \Pared|CENTRO~14_combout\);

-- Location: LCCOMB_X25_Y15_N28
\Pared|CENTRO~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~15_combout\ = (\Dif|Dificultad\(1) & ((\Pared|CENTRO~14_combout\ & (\Pared|Add5~6_combout\)) # (!\Pared|CENTRO~14_combout\ & ((\Pared|Add4~2_combout\))))) # (!\Dif|Dificultad\(1) & (((\Pared|CENTRO~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add5~6_combout\,
	datab => \Dif|Dificultad\(1),
	datac => \Pared|Add4~2_combout\,
	datad => \Pared|CENTRO~14_combout\,
	combout => \Pared|CENTRO~15_combout\);

-- Location: FF_X25_Y15_N29
\Pared|CENTRO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~15_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(3));

-- Location: LCCOMB_X28_Y15_N10
\Pared|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~8_combout\ = (\Pared|CENTRO\(4) & (\Pared|Add3~7\ $ (GND))) # (!\Pared|CENTRO\(4) & (!\Pared|Add3~7\ & VCC))
-- \Pared|Add3~9\ = CARRY((\Pared|CENTRO\(4) & !\Pared|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(4),
	datad => VCC,
	cin => \Pared|Add3~7\,
	combout => \Pared|Add3~8_combout\,
	cout => \Pared|Add3~9\);

-- Location: LCCOMB_X26_Y15_N8
\Pared|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~8_combout\ = (\Pared|CENTRO\(4) & (\Pared|Add5~7\ $ (GND))) # (!\Pared|CENTRO\(4) & (!\Pared|Add5~7\ & VCC))
-- \Pared|Add5~9\ = CARRY((\Pared|CENTRO\(4) & !\Pared|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(4),
	datad => VCC,
	cin => \Pared|Add5~7\,
	combout => \Pared|Add5~8_combout\,
	cout => \Pared|Add5~9\);

-- Location: LCCOMB_X25_Y15_N6
\Pared|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~4_combout\ = (\Pared|CENTRO\(4) & (\Pared|Add4~3\ $ (GND))) # (!\Pared|CENTRO\(4) & (!\Pared|Add4~3\ & VCC))
-- \Pared|Add4~5\ = CARRY((\Pared|CENTRO\(4) & !\Pared|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(4),
	datad => VCC,
	cin => \Pared|Add4~3\,
	combout => \Pared|Add4~4_combout\,
	cout => \Pared|Add4~5\);

-- Location: LCCOMB_X28_Y14_N12
\Pared|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~6_combout\ = (\Pared|CENTRO\(4) & (!\Pared|Add2~5\)) # (!\Pared|CENTRO\(4) & ((\Pared|Add2~5\) # (GND)))
-- \Pared|Add2~7\ = CARRY((!\Pared|Add2~5\) # (!\Pared|CENTRO\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(4),
	datad => VCC,
	cin => \Pared|Add2~5\,
	combout => \Pared|Add2~6_combout\,
	cout => \Pared|Add2~7\);

-- Location: LCCOMB_X29_Y15_N18
\Pared|CENTRO~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~12_combout\ = (\Dif|Dificultad\(1) & ((\Pared|Add4~4_combout\) # ((\Dif|Dificultad\(0))))) # (!\Dif|Dificultad\(1) & (((!\Dif|Dificultad\(0) & \Pared|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add4~4_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|Add2~6_combout\,
	combout => \Pared|CENTRO~12_combout\);

-- Location: LCCOMB_X28_Y15_N30
\Pared|CENTRO~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~13_combout\ = (\Dif|Dificultad\(0) & ((\Pared|CENTRO~12_combout\ & ((\Pared|Add5~8_combout\))) # (!\Pared|CENTRO~12_combout\ & (\Pared|Add3~8_combout\)))) # (!\Dif|Dificultad\(0) & (((\Pared|CENTRO~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add3~8_combout\,
	datab => \Dif|Dificultad\(0),
	datac => \Pared|Add5~8_combout\,
	datad => \Pared|CENTRO~12_combout\,
	combout => \Pared|CENTRO~13_combout\);

-- Location: FF_X28_Y15_N31
\Pared|CENTRO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~13_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(4));

-- Location: LCCOMB_X28_Y14_N14
\Pared|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~8_combout\ = (\Pared|CENTRO\(5) & (\Pared|Add2~7\ $ (GND))) # (!\Pared|CENTRO\(5) & (!\Pared|Add2~7\ & VCC))
-- \Pared|Add2~9\ = CARRY((\Pared|CENTRO\(5) & !\Pared|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(5),
	datad => VCC,
	cin => \Pared|Add2~7\,
	combout => \Pared|Add2~8_combout\,
	cout => \Pared|Add2~9\);

-- Location: LCCOMB_X28_Y15_N12
\Pared|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~10_combout\ = (\Pared|CENTRO\(5) & (!\Pared|Add3~9\)) # (!\Pared|CENTRO\(5) & ((\Pared|Add3~9\) # (GND)))
-- \Pared|Add3~11\ = CARRY((!\Pared|Add3~9\) # (!\Pared|CENTRO\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(5),
	datad => VCC,
	cin => \Pared|Add3~9\,
	combout => \Pared|Add3~10_combout\,
	cout => \Pared|Add3~11\);

-- Location: LCCOMB_X29_Y15_N16
\Pared|CENTRO~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~10_combout\ = (\Dif|Dificultad\(1) & (((\Dif|Dificultad\(0))))) # (!\Dif|Dificultad\(1) & ((\Dif|Dificultad\(0) & ((\Pared|Add3~10_combout\))) # (!\Dif|Dificultad\(0) & (\Pared|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add2~8_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|Add3~10_combout\,
	combout => \Pared|CENTRO~10_combout\);

-- Location: LCCOMB_X25_Y15_N8
\Pared|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~6_combout\ = (\Pared|CENTRO\(5) & (!\Pared|Add4~5\)) # (!\Pared|CENTRO\(5) & ((\Pared|Add4~5\) # (GND)))
-- \Pared|Add4~7\ = CARRY((!\Pared|Add4~5\) # (!\Pared|CENTRO\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(5),
	datad => VCC,
	cin => \Pared|Add4~5\,
	combout => \Pared|Add4~6_combout\,
	cout => \Pared|Add4~7\);

-- Location: LCCOMB_X26_Y15_N10
\Pared|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~10_combout\ = (\Pared|CENTRO\(5) & (!\Pared|Add5~9\)) # (!\Pared|CENTRO\(5) & ((\Pared|Add5~9\) # (GND)))
-- \Pared|Add5~11\ = CARRY((!\Pared|Add5~9\) # (!\Pared|CENTRO\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(5),
	datad => VCC,
	cin => \Pared|Add5~9\,
	combout => \Pared|Add5~10_combout\,
	cout => \Pared|Add5~11\);

-- Location: LCCOMB_X29_Y15_N20
\Pared|CENTRO~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~11_combout\ = (\Dif|Dificultad\(1) & ((\Pared|CENTRO~10_combout\ & ((\Pared|Add5~10_combout\))) # (!\Pared|CENTRO~10_combout\ & (\Pared|Add4~6_combout\)))) # (!\Dif|Dificultad\(1) & (\Pared|CENTRO~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|CENTRO~10_combout\,
	datac => \Pared|Add4~6_combout\,
	datad => \Pared|Add5~10_combout\,
	combout => \Pared|CENTRO~11_combout\);

-- Location: FF_X29_Y15_N21
\Pared|CENTRO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~11_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(5));

-- Location: LCCOMB_X28_Y15_N14
\Pared|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~12_combout\ = (\Pared|CENTRO\(6) & (\Pared|Add3~11\ $ (GND))) # (!\Pared|CENTRO\(6) & (!\Pared|Add3~11\ & VCC))
-- \Pared|Add3~13\ = CARRY((\Pared|CENTRO\(6) & !\Pared|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(6),
	datad => VCC,
	cin => \Pared|Add3~11\,
	combout => \Pared|Add3~12_combout\,
	cout => \Pared|Add3~13\);

-- Location: LCCOMB_X26_Y15_N12
\Pared|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~12_combout\ = (\Pared|CENTRO\(6) & (\Pared|Add5~11\ $ (GND))) # (!\Pared|CENTRO\(6) & (!\Pared|Add5~11\ & VCC))
-- \Pared|Add5~13\ = CARRY((\Pared|CENTRO\(6) & !\Pared|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(6),
	datad => VCC,
	cin => \Pared|Add5~11\,
	combout => \Pared|Add5~12_combout\,
	cout => \Pared|Add5~13\);

-- Location: LCCOMB_X28_Y14_N16
\Pared|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~10_combout\ = (\Pared|CENTRO\(6) & (!\Pared|Add2~9\)) # (!\Pared|CENTRO\(6) & ((\Pared|Add2~9\) # (GND)))
-- \Pared|Add2~11\ = CARRY((!\Pared|Add2~9\) # (!\Pared|CENTRO\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(6),
	datad => VCC,
	cin => \Pared|Add2~9\,
	combout => \Pared|Add2~10_combout\,
	cout => \Pared|Add2~11\);

-- Location: LCCOMB_X25_Y15_N10
\Pared|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~8_combout\ = (\Pared|CENTRO\(6) & (\Pared|Add4~7\ $ (GND))) # (!\Pared|CENTRO\(6) & (!\Pared|Add4~7\ & VCC))
-- \Pared|Add4~9\ = CARRY((\Pared|CENTRO\(6) & !\Pared|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(6),
	datad => VCC,
	cin => \Pared|Add4~7\,
	combout => \Pared|Add4~8_combout\,
	cout => \Pared|Add4~9\);

-- Location: LCCOMB_X29_Y15_N6
\Pared|CENTRO~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~8_combout\ = (\Dif|Dificultad\(0) & (((\Dif|Dificultad\(1))))) # (!\Dif|Dificultad\(0) & ((\Dif|Dificultad\(1) & ((\Pared|Add4~8_combout\))) # (!\Dif|Dificultad\(1) & (\Pared|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(0),
	datab => \Pared|Add2~10_combout\,
	datac => \Pared|Add4~8_combout\,
	datad => \Dif|Dificultad\(1),
	combout => \Pared|CENTRO~8_combout\);

-- Location: LCCOMB_X29_Y15_N2
\Pared|CENTRO~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~9_combout\ = (\Dif|Dificultad\(0) & ((\Pared|CENTRO~8_combout\ & ((\Pared|Add5~12_combout\))) # (!\Pared|CENTRO~8_combout\ & (\Pared|Add3~12_combout\)))) # (!\Dif|Dificultad\(0) & (((\Pared|CENTRO~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add3~12_combout\,
	datab => \Pared|Add5~12_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|CENTRO~8_combout\,
	combout => \Pared|CENTRO~9_combout\);

-- Location: FF_X29_Y15_N3
\Pared|CENTRO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~9_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(6));

-- Location: LCCOMB_X25_Y15_N12
\Pared|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~10_combout\ = (\Pared|CENTRO\(7) & (!\Pared|Add4~9\)) # (!\Pared|CENTRO\(7) & ((\Pared|Add4~9\) # (GND)))
-- \Pared|Add4~11\ = CARRY((!\Pared|Add4~9\) # (!\Pared|CENTRO\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(7),
	datad => VCC,
	cin => \Pared|Add4~9\,
	combout => \Pared|Add4~10_combout\,
	cout => \Pared|Add4~11\);

-- Location: LCCOMB_X28_Y15_N16
\Pared|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~14_combout\ = (\Pared|CENTRO\(7) & (!\Pared|Add3~13\)) # (!\Pared|CENTRO\(7) & ((\Pared|Add3~13\) # (GND)))
-- \Pared|Add3~15\ = CARRY((!\Pared|Add3~13\) # (!\Pared|CENTRO\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(7),
	datad => VCC,
	cin => \Pared|Add3~13\,
	combout => \Pared|Add3~14_combout\,
	cout => \Pared|Add3~15\);

-- Location: LCCOMB_X28_Y14_N18
\Pared|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~12_combout\ = (\Pared|CENTRO\(7) & (\Pared|Add2~11\ $ (GND))) # (!\Pared|CENTRO\(7) & (!\Pared|Add2~11\ & VCC))
-- \Pared|Add2~13\ = CARRY((\Pared|CENTRO\(7) & !\Pared|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(7),
	datad => VCC,
	cin => \Pared|Add2~11\,
	combout => \Pared|Add2~12_combout\,
	cout => \Pared|Add2~13\);

-- Location: LCCOMB_X28_Y14_N2
\Pared|CENTRO~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~6_combout\ = (\Dif|Dificultad\(0) & ((\Pared|Add3~14_combout\) # ((\Dif|Dificultad\(1))))) # (!\Dif|Dificultad\(0) & (((!\Dif|Dificultad\(1) & \Pared|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add3~14_combout\,
	datab => \Dif|Dificultad\(0),
	datac => \Dif|Dificultad\(1),
	datad => \Pared|Add2~12_combout\,
	combout => \Pared|CENTRO~6_combout\);

-- Location: LCCOMB_X26_Y15_N14
\Pared|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~14_combout\ = (\Pared|CENTRO\(7) & (!\Pared|Add5~13\)) # (!\Pared|CENTRO\(7) & ((\Pared|Add5~13\) # (GND)))
-- \Pared|Add5~15\ = CARRY((!\Pared|Add5~13\) # (!\Pared|CENTRO\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(7),
	datad => VCC,
	cin => \Pared|Add5~13\,
	combout => \Pared|Add5~14_combout\,
	cout => \Pared|Add5~15\);

-- Location: LCCOMB_X25_Y15_N26
\Pared|CENTRO~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~7_combout\ = (\Dif|Dificultad\(1) & ((\Pared|CENTRO~6_combout\ & ((\Pared|Add5~14_combout\))) # (!\Pared|CENTRO~6_combout\ & (\Pared|Add4~10_combout\)))) # (!\Dif|Dificultad\(1) & (((\Pared|CENTRO~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add4~10_combout\,
	datab => \Dif|Dificultad\(1),
	datac => \Pared|CENTRO~6_combout\,
	datad => \Pared|Add5~14_combout\,
	combout => \Pared|CENTRO~7_combout\);

-- Location: FF_X25_Y15_N27
\Pared|CENTRO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~7_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(7));

-- Location: LCCOMB_X25_Y15_N14
\Pared|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~12_combout\ = (\Pared|CENTRO\(8) & (\Pared|Add4~11\ $ (GND))) # (!\Pared|CENTRO\(8) & (!\Pared|Add4~11\ & VCC))
-- \Pared|Add4~13\ = CARRY((\Pared|CENTRO\(8) & !\Pared|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(8),
	datad => VCC,
	cin => \Pared|Add4~11\,
	combout => \Pared|Add4~12_combout\,
	cout => \Pared|Add4~13\);

-- Location: LCCOMB_X28_Y14_N20
\Pared|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~14_combout\ = (\Pared|CENTRO\(8) & (!\Pared|Add2~13\)) # (!\Pared|CENTRO\(8) & ((\Pared|Add2~13\) # (GND)))
-- \Pared|Add2~15\ = CARRY((!\Pared|Add2~13\) # (!\Pared|CENTRO\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(8),
	datad => VCC,
	cin => \Pared|Add2~13\,
	combout => \Pared|Add2~14_combout\,
	cout => \Pared|Add2~15\);

-- Location: LCCOMB_X29_Y15_N12
\Pared|CENTRO~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~4_combout\ = (\Dif|Dificultad\(1) & ((\Pared|Add4~12_combout\) # ((\Dif|Dificultad\(0))))) # (!\Dif|Dificultad\(1) & (((!\Dif|Dificultad\(0) & \Pared|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add4~12_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|Add2~14_combout\,
	combout => \Pared|CENTRO~4_combout\);

-- Location: LCCOMB_X26_Y15_N16
\Pared|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~16_combout\ = (\Pared|CENTRO\(8) & (\Pared|Add5~15\ $ (GND))) # (!\Pared|CENTRO\(8) & (!\Pared|Add5~15\ & VCC))
-- \Pared|Add5~17\ = CARRY((\Pared|CENTRO\(8) & !\Pared|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(8),
	datad => VCC,
	cin => \Pared|Add5~15\,
	combout => \Pared|Add5~16_combout\,
	cout => \Pared|Add5~17\);

-- Location: LCCOMB_X28_Y15_N18
\Pared|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~16_combout\ = (\Pared|CENTRO\(8) & (\Pared|Add3~15\ $ (GND))) # (!\Pared|CENTRO\(8) & (!\Pared|Add3~15\ & VCC))
-- \Pared|Add3~17\ = CARRY((\Pared|CENTRO\(8) & !\Pared|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(8),
	datad => VCC,
	cin => \Pared|Add3~15\,
	combout => \Pared|Add3~16_combout\,
	cout => \Pared|Add3~17\);

-- Location: LCCOMB_X29_Y15_N0
\Pared|CENTRO~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~5_combout\ = (\Pared|CENTRO~4_combout\ & ((\Pared|Add5~16_combout\) # ((!\Dif|Dificultad\(0))))) # (!\Pared|CENTRO~4_combout\ & (((\Dif|Dificultad\(0) & \Pared|Add3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO~4_combout\,
	datab => \Pared|Add5~16_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|Add3~16_combout\,
	combout => \Pared|CENTRO~5_combout\);

-- Location: FF_X29_Y15_N1
\Pared|CENTRO[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~5_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(8));

-- Location: LCCOMB_X28_Y14_N22
\Pared|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~16_combout\ = (\Pared|CENTRO\(9) & (\Pared|Add2~15\ $ (GND))) # (!\Pared|CENTRO\(9) & (!\Pared|Add2~15\ & VCC))
-- \Pared|Add2~17\ = CARRY((\Pared|CENTRO\(9) & !\Pared|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(9),
	datad => VCC,
	cin => \Pared|Add2~15\,
	combout => \Pared|Add2~16_combout\,
	cout => \Pared|Add2~17\);

-- Location: LCCOMB_X28_Y15_N20
\Pared|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~18_combout\ = (\Pared|CENTRO\(9) & (!\Pared|Add3~17\)) # (!\Pared|CENTRO\(9) & ((\Pared|Add3~17\) # (GND)))
-- \Pared|Add3~19\ = CARRY((!\Pared|Add3~17\) # (!\Pared|CENTRO\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(9),
	datad => VCC,
	cin => \Pared|Add3~17\,
	combout => \Pared|Add3~18_combout\,
	cout => \Pared|Add3~19\);

-- Location: LCCOMB_X29_Y15_N26
\Pared|CENTRO~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~2_combout\ = (\Dif|Dificultad\(1) & (((\Dif|Dificultad\(0))))) # (!\Dif|Dificultad\(1) & ((\Dif|Dificultad\(0) & ((\Pared|Add3~18_combout\))) # (!\Dif|Dificultad\(0) & (\Pared|Add2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add2~16_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|Add3~18_combout\,
	combout => \Pared|CENTRO~2_combout\);

-- Location: LCCOMB_X25_Y15_N16
\Pared|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~14_combout\ = (\Pared|CENTRO\(9) & (!\Pared|Add4~13\)) # (!\Pared|CENTRO\(9) & ((\Pared|Add4~13\) # (GND)))
-- \Pared|Add4~15\ = CARRY((!\Pared|Add4~13\) # (!\Pared|CENTRO\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(9),
	datad => VCC,
	cin => \Pared|Add4~13\,
	combout => \Pared|Add4~14_combout\,
	cout => \Pared|Add4~15\);

-- Location: LCCOMB_X26_Y15_N18
\Pared|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~18_combout\ = (\Pared|CENTRO\(9) & (!\Pared|Add5~17\)) # (!\Pared|CENTRO\(9) & ((\Pared|Add5~17\) # (GND)))
-- \Pared|Add5~19\ = CARRY((!\Pared|Add5~17\) # (!\Pared|CENTRO\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(9),
	datad => VCC,
	cin => \Pared|Add5~17\,
	combout => \Pared|Add5~18_combout\,
	cout => \Pared|Add5~19\);

-- Location: LCCOMB_X25_Y15_N0
\Pared|CENTRO~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~3_combout\ = (\Pared|CENTRO~2_combout\ & (((\Pared|Add5~18_combout\) # (!\Dif|Dificultad\(1))))) # (!\Pared|CENTRO~2_combout\ & (\Pared|Add4~14_combout\ & (\Dif|Dificultad\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO~2_combout\,
	datab => \Pared|Add4~14_combout\,
	datac => \Dif|Dificultad\(1),
	datad => \Pared|Add5~18_combout\,
	combout => \Pared|CENTRO~3_combout\);

-- Location: FF_X25_Y15_N1
\Pared|CENTRO[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~3_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(9));

-- Location: LCCOMB_X28_Y15_N22
\Pared|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~20_combout\ = (\Pared|CENTRO\(10) & (\Pared|Add3~19\ $ (GND))) # (!\Pared|CENTRO\(10) & (!\Pared|Add3~19\ & VCC))
-- \Pared|Add3~21\ = CARRY((\Pared|CENTRO\(10) & !\Pared|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(10),
	datad => VCC,
	cin => \Pared|Add3~19\,
	combout => \Pared|Add3~20_combout\,
	cout => \Pared|Add3~21\);

-- Location: LCCOMB_X26_Y15_N20
\Pared|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~20_combout\ = (\Pared|CENTRO\(10) & (\Pared|Add5~19\ $ (GND))) # (!\Pared|CENTRO\(10) & (!\Pared|Add5~19\ & VCC))
-- \Pared|Add5~21\ = CARRY((\Pared|CENTRO\(10) & !\Pared|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(10),
	datad => VCC,
	cin => \Pared|Add5~19\,
	combout => \Pared|Add5~20_combout\,
	cout => \Pared|Add5~21\);

-- Location: LCCOMB_X25_Y15_N18
\Pared|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~16_combout\ = (\Pared|CENTRO\(10) & (\Pared|Add4~15\ $ (GND))) # (!\Pared|CENTRO\(10) & (!\Pared|Add4~15\ & VCC))
-- \Pared|Add4~17\ = CARRY((\Pared|CENTRO\(10) & !\Pared|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(10),
	datad => VCC,
	cin => \Pared|Add4~15\,
	combout => \Pared|Add4~16_combout\,
	cout => \Pared|Add4~17\);

-- Location: LCCOMB_X28_Y14_N24
\Pared|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~18_combout\ = (\Pared|CENTRO\(10) & (!\Pared|Add2~17\)) # (!\Pared|CENTRO\(10) & ((\Pared|Add2~17\) # (GND)))
-- \Pared|Add2~19\ = CARRY((!\Pared|Add2~17\) # (!\Pared|CENTRO\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(10),
	datad => VCC,
	cin => \Pared|Add2~17\,
	combout => \Pared|Add2~18_combout\,
	cout => \Pared|Add2~19\);

-- Location: LCCOMB_X28_Y14_N0
\Pared|CENTRO~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~0_combout\ = (\Dif|Dificultad\(1) & ((\Dif|Dificultad\(0)) # ((\Pared|Add4~16_combout\)))) # (!\Dif|Dificultad\(1) & (!\Dif|Dificultad\(0) & ((\Pared|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Dif|Dificultad\(0),
	datac => \Pared|Add4~16_combout\,
	datad => \Pared|Add2~18_combout\,
	combout => \Pared|CENTRO~0_combout\);

-- Location: LCCOMB_X28_Y15_N0
\Pared|CENTRO~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~1_combout\ = (\Dif|Dificultad\(0) & ((\Pared|CENTRO~0_combout\ & ((\Pared|Add5~20_combout\))) # (!\Pared|CENTRO~0_combout\ & (\Pared|Add3~20_combout\)))) # (!\Dif|Dificultad\(0) & (((\Pared|CENTRO~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add3~20_combout\,
	datab => \Dif|Dificultad\(0),
	datac => \Pared|Add5~20_combout\,
	datad => \Pared|CENTRO~0_combout\,
	combout => \Pared|CENTRO~1_combout\);

-- Location: FF_X28_Y15_N1
\Pared|CENTRO[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~1_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(10));

-- Location: LCCOMB_X26_Y15_N22
\Pared|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~22_combout\ = (\Pared|CENTRO\(11) & (!\Pared|Add5~21\)) # (!\Pared|CENTRO\(11) & ((\Pared|Add5~21\) # (GND)))
-- \Pared|Add5~23\ = CARRY((!\Pared|Add5~21\) # (!\Pared|CENTRO\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(11),
	datad => VCC,
	cin => \Pared|Add5~21\,
	combout => \Pared|Add5~22_combout\,
	cout => \Pared|Add5~23\);

-- Location: LCCOMB_X28_Y15_N24
\Pared|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~22_combout\ = (\Pared|CENTRO\(11) & (!\Pared|Add3~21\)) # (!\Pared|CENTRO\(11) & ((\Pared|Add3~21\) # (GND)))
-- \Pared|Add3~23\ = CARRY((!\Pared|Add3~21\) # (!\Pared|CENTRO\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(11),
	datad => VCC,
	cin => \Pared|Add3~21\,
	combout => \Pared|Add3~22_combout\,
	cout => \Pared|Add3~23\);

-- Location: LCCOMB_X28_Y14_N26
\Pared|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~20_combout\ = (\Pared|CENTRO\(11) & (\Pared|Add2~19\ $ (GND))) # (!\Pared|CENTRO\(11) & (!\Pared|Add2~19\ & VCC))
-- \Pared|Add2~21\ = CARRY((\Pared|CENTRO\(11) & !\Pared|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(11),
	datad => VCC,
	cin => \Pared|Add2~19\,
	combout => \Pared|Add2~20_combout\,
	cout => \Pared|Add2~21\);

-- Location: LCCOMB_X29_Y15_N30
\Pared|CENTRO~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~18_combout\ = (\Dif|Dificultad\(1) & (((\Dif|Dificultad\(0))))) # (!\Dif|Dificultad\(1) & ((\Dif|Dificultad\(0) & (\Pared|Add3~22_combout\)) # (!\Dif|Dificultad\(0) & ((\Pared|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add3~22_combout\,
	datac => \Dif|Dificultad\(0),
	datad => \Pared|Add2~20_combout\,
	combout => \Pared|CENTRO~18_combout\);

-- Location: LCCOMB_X25_Y15_N20
\Pared|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~18_combout\ = (\Pared|CENTRO\(11) & (!\Pared|Add4~17\)) # (!\Pared|CENTRO\(11) & ((\Pared|Add4~17\) # (GND)))
-- \Pared|Add4~19\ = CARRY((!\Pared|Add4~17\) # (!\Pared|CENTRO\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(11),
	datad => VCC,
	cin => \Pared|Add4~17\,
	combout => \Pared|Add4~18_combout\,
	cout => \Pared|Add4~19\);

-- Location: LCCOMB_X29_Y15_N24
\Pared|CENTRO~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~19_combout\ = (\Dif|Dificultad\(1) & ((\Pared|CENTRO~18_combout\ & (\Pared|Add5~22_combout\)) # (!\Pared|CENTRO~18_combout\ & ((\Pared|Add4~18_combout\))))) # (!\Dif|Dificultad\(1) & (((\Pared|CENTRO~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add5~22_combout\,
	datac => \Pared|CENTRO~18_combout\,
	datad => \Pared|Add4~18_combout\,
	combout => \Pared|CENTRO~19_combout\);

-- Location: LCCOMB_X23_Y15_N0
\Pared|CENTRO[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO[11]~feeder_combout\ = \Pared|CENTRO~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO~19_combout\,
	combout => \Pared|CENTRO[11]~feeder_combout\);

-- Location: FF_X23_Y15_N1
\Pared|CENTRO[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO[11]~feeder_combout\,
	asdata => VCC,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(11));

-- Location: LCCOMB_X28_Y15_N26
\Pared|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~24_combout\ = (\Pared|CENTRO\(12) & (\Pared|Add3~23\ $ (GND))) # (!\Pared|CENTRO\(12) & (!\Pared|Add3~23\ & VCC))
-- \Pared|Add3~25\ = CARRY((\Pared|CENTRO\(12) & !\Pared|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(12),
	datad => VCC,
	cin => \Pared|Add3~23\,
	combout => \Pared|Add3~24_combout\,
	cout => \Pared|Add3~25\);

-- Location: LCCOMB_X26_Y15_N24
\Pared|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~24_combout\ = (\Pared|CENTRO\(12) & (\Pared|Add5~23\ $ (GND))) # (!\Pared|CENTRO\(12) & (!\Pared|Add5~23\ & VCC))
-- \Pared|Add5~25\ = CARRY((\Pared|CENTRO\(12) & !\Pared|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(12),
	datad => VCC,
	cin => \Pared|Add5~23\,
	combout => \Pared|Add5~24_combout\,
	cout => \Pared|Add5~25\);

-- Location: LCCOMB_X28_Y14_N28
\Pared|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~22_combout\ = (\Pared|CENTRO\(12) & (!\Pared|Add2~21\)) # (!\Pared|CENTRO\(12) & ((\Pared|Add2~21\) # (GND)))
-- \Pared|Add2~23\ = CARRY((!\Pared|Add2~21\) # (!\Pared|CENTRO\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(12),
	datad => VCC,
	cin => \Pared|Add2~21\,
	combout => \Pared|Add2~22_combout\,
	cout => \Pared|Add2~23\);

-- Location: LCCOMB_X25_Y15_N22
\Pared|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~20_combout\ = (\Pared|CENTRO\(12) & (\Pared|Add4~19\ $ (GND))) # (!\Pared|CENTRO\(12) & (!\Pared|Add4~19\ & VCC))
-- \Pared|Add4~21\ = CARRY((\Pared|CENTRO\(12) & !\Pared|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(12),
	datad => VCC,
	cin => \Pared|Add4~19\,
	combout => \Pared|Add4~20_combout\,
	cout => \Pared|Add4~21\);

-- Location: LCCOMB_X30_Y16_N6
\Pared|CENTRO~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~20_combout\ = (\Dif|Dificultad\(0) & (((\Dif|Dificultad\(1))))) # (!\Dif|Dificultad\(0) & ((\Dif|Dificultad\(1) & ((\Pared|Add4~20_combout\))) # (!\Dif|Dificultad\(1) & (\Pared|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add2~22_combout\,
	datab => \Dif|Dificultad\(0),
	datac => \Dif|Dificultad\(1),
	datad => \Pared|Add4~20_combout\,
	combout => \Pared|CENTRO~20_combout\);

-- Location: LCCOMB_X30_Y16_N24
\Pared|CENTRO~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~21_combout\ = (\Dif|Dificultad\(0) & ((\Pared|CENTRO~20_combout\ & ((\Pared|Add5~24_combout\))) # (!\Pared|CENTRO~20_combout\ & (\Pared|Add3~24_combout\)))) # (!\Dif|Dificultad\(0) & (((\Pared|CENTRO~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Add3~24_combout\,
	datab => \Dif|Dificultad\(0),
	datac => \Pared|Add5~24_combout\,
	datad => \Pared|CENTRO~20_combout\,
	combout => \Pared|CENTRO~21_combout\);

-- Location: LCCOMB_X30_Y16_N16
\Pared|CENTRO[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO[12]~feeder_combout\ = \Pared|CENTRO~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|CENTRO~21_combout\,
	combout => \Pared|CENTRO[12]~feeder_combout\);

-- Location: FF_X30_Y16_N17
\Pared|CENTRO[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO[12]~feeder_combout\,
	asdata => VCC,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(12));

-- Location: LCCOMB_X26_Y15_N26
\Pared|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add5~26_combout\ = \Pared|CENTRO\(13) $ (\Pared|Add5~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(13),
	cin => \Pared|Add5~25\,
	combout => \Pared|Add5~26_combout\);

-- Location: LCCOMB_X25_Y15_N24
\Pared|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add4~22_combout\ = \Pared|CENTRO\(13) $ (\Pared|Add4~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(13),
	cin => \Pared|Add4~21\,
	combout => \Pared|Add4~22_combout\);

-- Location: LCCOMB_X28_Y15_N28
\Pared|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add3~26_combout\ = \Pared|CENTRO\(13) $ (\Pared|Add3~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(13),
	cin => \Pared|Add3~25\,
	combout => \Pared|Add3~26_combout\);

-- Location: LCCOMB_X28_Y14_N30
\Pared|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add2~24_combout\ = \Pared|CENTRO\(13) $ (!\Pared|Add2~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(13),
	cin => \Pared|Add2~23\,
	combout => \Pared|Add2~24_combout\);

-- Location: LCCOMB_X29_Y15_N10
\Pared|CENTRO~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~22_combout\ = (\Dif|Dificultad\(0) & ((\Pared|Add3~26_combout\) # ((\Dif|Dificultad\(1))))) # (!\Dif|Dificultad\(0) & (((\Pared|Add2~24_combout\ & !\Dif|Dificultad\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(0),
	datab => \Pared|Add3~26_combout\,
	datac => \Pared|Add2~24_combout\,
	datad => \Dif|Dificultad\(1),
	combout => \Pared|CENTRO~22_combout\);

-- Location: LCCOMB_X29_Y15_N8
\Pared|CENTRO~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CENTRO~23_combout\ = (\Dif|Dificultad\(1) & ((\Pared|CENTRO~22_combout\ & (\Pared|Add5~26_combout\)) # (!\Pared|CENTRO~22_combout\ & ((\Pared|Add4~22_combout\))))) # (!\Dif|Dificultad\(1) & (((\Pared|CENTRO~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Dif|Dificultad\(1),
	datab => \Pared|Add5~26_combout\,
	datac => \Pared|Add4~22_combout\,
	datad => \Pared|CENTRO~22_combout\,
	combout => \Pared|CENTRO~23_combout\);

-- Location: FF_X29_Y15_N9
\Pared|CENTRO[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CENTRO~23_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CENTRO\(13));

-- Location: LCCOMB_X21_Y14_N10
\Pared|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~16_combout\ = (!\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(5) & !\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(3),
	combout => \Pared|Decoder0~16_combout\);

-- Location: LCCOMB_X18_Y14_N26
\Pared|MANTIENE\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|MANTIENE~combout\ = (\Pared|MANTIENE~0_combout\ & (\Pared|Decoder0~16_combout\ & (\Pared|PUNTERO\(6) $ (!\Pared|CENTRO\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|MANTIENE~0_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Pared|CENTRO\(13),
	datad => \Pared|Decoder0~16_combout\,
	combout => \Pared|MANTIENE~combout\);

-- Location: LCCOMB_X23_Y15_N6
\Pared|PUNTERO[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[2]~11_combout\ = (!\Juego_Fsm1|Rst~q\) # (!\Pared|MANTIENE~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|MANTIENE~combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PUNTERO[2]~11_combout\);

-- Location: FF_X23_Y15_N17
\Pared|PUNTERO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PUNTERO[0]~7_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \Pared|PUNTERO[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PUNTERO\(0));

-- Location: LCCOMB_X23_Y15_N18
\Pared|PUNTERO[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[1]~9_combout\ = (\Pared|PUNTERO\(1) & (!\Pared|PUNTERO[0]~8\)) # (!\Pared|PUNTERO\(1) & ((\Pared|PUNTERO[0]~8\) # (GND)))
-- \Pared|PUNTERO[1]~10\ = CARRY((!\Pared|PUNTERO[0]~8\) # (!\Pared|PUNTERO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|PUNTERO\(1),
	datad => VCC,
	cin => \Pared|PUNTERO[0]~8\,
	combout => \Pared|PUNTERO[1]~9_combout\,
	cout => \Pared|PUNTERO[1]~10\);

-- Location: FF_X23_Y15_N19
\Pared|PUNTERO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PUNTERO[1]~9_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \Pared|PUNTERO[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PUNTERO\(1));

-- Location: LCCOMB_X23_Y15_N20
\Pared|PUNTERO[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[2]~12_combout\ = (\Pared|PUNTERO\(2) & (\Pared|PUNTERO[1]~10\ $ (GND))) # (!\Pared|PUNTERO\(2) & (!\Pared|PUNTERO[1]~10\ & VCC))
-- \Pared|PUNTERO[2]~13\ = CARRY((\Pared|PUNTERO\(2) & !\Pared|PUNTERO[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|PUNTERO\(2),
	datad => VCC,
	cin => \Pared|PUNTERO[1]~10\,
	combout => \Pared|PUNTERO[2]~12_combout\,
	cout => \Pared|PUNTERO[2]~13\);

-- Location: FF_X23_Y15_N21
\Pared|PUNTERO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PUNTERO[2]~12_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \Pared|PUNTERO[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PUNTERO\(2));

-- Location: LCCOMB_X23_Y15_N22
\Pared|PUNTERO[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PUNTERO[3]~14_combout\ = (\Pared|PUNTERO\(3) & (!\Pared|PUNTERO[2]~13\)) # (!\Pared|PUNTERO\(3) & ((\Pared|PUNTERO[2]~13\) # (GND)))
-- \Pared|PUNTERO[3]~15\ = CARRY((!\Pared|PUNTERO[2]~13\) # (!\Pared|PUNTERO\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datad => VCC,
	cin => \Pared|PUNTERO[2]~13\,
	combout => \Pared|PUNTERO[3]~14_combout\,
	cout => \Pared|PUNTERO[3]~15\);

-- Location: FF_X23_Y15_N23
\Pared|PUNTERO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PUNTERO[3]~14_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \Pared|PUNTERO[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PUNTERO\(3));

-- Location: FF_X23_Y15_N25
\Pared|PUNTERO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PUNTERO[4]~16_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \Pared|PUNTERO[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PUNTERO\(4));

-- Location: LCCOMB_X19_Y20_N8
\GeneradorAleatorio|LFSR:8:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:8:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:7:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:7:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:8:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N9
\GeneradorAleatorio|LFSR:8:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:8:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:8:i64:bit32|Q~q\);

-- Location: FF_X19_Y20_N23
\GeneradorAleatorio|LFSR:9:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:8:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:9:i64:bit32|Q~q\);

-- Location: FF_X19_Y20_N29
\GeneradorAleatorio|LFSR:10:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:9:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:10:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N2
\GeneradorAleatorio|LFSR:11:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:11:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:10:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:10:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:11:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N3
\GeneradorAleatorio|LFSR:11:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:11:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:11:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N16
\GeneradorAleatorio|LFSR:12:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:12:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:11:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:11:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:12:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N17
\GeneradorAleatorio|LFSR:12:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:12:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N6
\GeneradorAleatorio|LFSR:13:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:13:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:13:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N7
\GeneradorAleatorio|LFSR:13:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:13:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N12
\GeneradorAleatorio|LFSR:14:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:14:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:14:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N13
\GeneradorAleatorio|LFSR:14:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:14:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N18
\GeneradorAleatorio|LFSR:15:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:15:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:15:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N19
\GeneradorAleatorio|LFSR:15:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:15:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N30
\GeneradorAleatorio|LFSR:16:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:16:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:16:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N31
\GeneradorAleatorio|LFSR:16:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:16:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:16:i64:bit32|Q~q\);

-- Location: FF_X19_Y20_N25
\GeneradorAleatorio|LFSR:17:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:16:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:17:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N16
\GeneradorAleatorio|LFSR:18:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:18:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:17:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:17:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:18:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N17
\GeneradorAleatorio|LFSR:18:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:18:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:18:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N22
\GeneradorAleatorio|LFSR:19:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:19:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:18:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:18:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:19:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N23
\GeneradorAleatorio|LFSR:19:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:19:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:19:i64:bit32|Q~q\);

-- Location: FF_X17_Y7_N29
\GeneradorAleatorio|LFSR:20:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:19:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:20:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N26
\GeneradorAleatorio|LFSR:21:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:21:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:20:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:20:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:21:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N27
\GeneradorAleatorio|LFSR:21:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:21:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:21:i64:bit32|Q~q\);

-- Location: FF_X17_Y7_N1
\GeneradorAleatorio|LFSR:22:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:21:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:22:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N6
\GeneradorAleatorio|LFSR:23:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:23:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:22:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:22:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:23:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N7
\GeneradorAleatorio|LFSR:23:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:23:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:23:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N12
\GeneradorAleatorio|LFSR:24:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:24:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:23:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:23:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:24:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N13
\GeneradorAleatorio|LFSR:24:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:24:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:24:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N10
\GeneradorAleatorio|LFSR:25:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:25:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:24:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:24:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:25:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N11
\GeneradorAleatorio|LFSR:25:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:25:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:25:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N24
\GeneradorAleatorio|LFSR:26:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:26:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:25:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:25:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:26:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N25
\GeneradorAleatorio|LFSR:26:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:26:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:26:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N14
\GeneradorAleatorio|LFSR:27:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:27:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:26:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:26:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:27:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N15
\GeneradorAleatorio|LFSR:27:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:27:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:27:i64:bit32|Q~q\);

-- Location: FF_X17_Y7_N21
\GeneradorAleatorio|LFSR:28:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:27:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:28:i64:bit32|Q~q\);

-- Location: LCCOMB_X17_Y7_N18
\GeneradorAleatorio|LFSR:29:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:29:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:28:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:28:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:29:i64:bit32|Q~feeder_combout\);

-- Location: FF_X17_Y7_N19
\GeneradorAleatorio|LFSR:29:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:29:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:29:i64:bit32|Q~q\);

-- Location: LCCOMB_X13_Y7_N24
\GeneradorAleatorio|LFSR:30:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:30:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:29:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:29:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:30:i64:bit32|Q~feeder_combout\);

-- Location: FF_X13_Y7_N25
\GeneradorAleatorio|LFSR:30:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:30:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:30:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N22
\GeneradorAleatorio|LFSR:31:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:31:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:30:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:30:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:31:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N23
\GeneradorAleatorio|LFSR:31:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:31:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:31:i64:bit32|Q~q\);

-- Location: FF_X11_Y9_N13
\GeneradorAleatorio|LFSR:32:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:31:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:32:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N26
\GeneradorAleatorio|LFSR:33:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:33:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:32:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:32:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:33:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N27
\GeneradorAleatorio|LFSR:33:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:33:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:33:i64:bit32|Q~q\);

-- Location: FF_X11_Y9_N17
\GeneradorAleatorio|LFSR:34:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:33:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:34:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N14
\GeneradorAleatorio|LFSR:35:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:35:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:34:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:34:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:35:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N15
\GeneradorAleatorio|LFSR:35:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:35:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:35:i64:bit32|Q~q\);

-- Location: FF_X11_Y9_N29
\GeneradorAleatorio|LFSR:36:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:35:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:36:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N18
\GeneradorAleatorio|LFSR:37:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:37:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:36:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:36:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:37:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N19
\GeneradorAleatorio|LFSR:37:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:37:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:37:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N24
\GeneradorAleatorio|LFSR:38:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:38:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:37:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:37:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:38:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N25
\GeneradorAleatorio|LFSR:38:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:38:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:38:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N6
\GeneradorAleatorio|LFSR:39:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:39:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:38:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:38:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:39:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N7
\GeneradorAleatorio|LFSR:39:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:39:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:39:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N20
\GeneradorAleatorio|LFSR:40:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:40:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:39:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:39:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:40:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N21
\GeneradorAleatorio|LFSR:40:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:40:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:40:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N10
\GeneradorAleatorio|LFSR:41:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:41:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:40:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:40:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:41:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N11
\GeneradorAleatorio|LFSR:41:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:41:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:41:i64:bit32|Q~q\);

-- Location: LCCOMB_X11_Y9_N0
\GeneradorAleatorio|LFSR:42:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:42:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:41:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:41:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:42:i64:bit32|Q~feeder_combout\);

-- Location: FF_X11_Y9_N1
\GeneradorAleatorio|LFSR:42:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:42:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:42:i64:bit32|Q~q\);

-- Location: FF_X25_Y12_N19
\GeneradorAleatorio|LFSR:43:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:42:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:43:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N16
\GeneradorAleatorio|LFSR:44:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:44:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:43:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:43:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:44:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N17
\GeneradorAleatorio|LFSR:44:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:44:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:44:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N22
\GeneradorAleatorio|LFSR:45:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:45:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:44:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:44:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:45:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N23
\GeneradorAleatorio|LFSR:45:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:45:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:45:i64:bit32|Q~q\);

-- Location: FF_X25_Y12_N29
\GeneradorAleatorio|LFSR:46:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:45:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:46:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N2
\GeneradorAleatorio|LFSR:47:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:47:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:46:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:46:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:47:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N3
\GeneradorAleatorio|LFSR:47:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:47:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:47:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N8
\GeneradorAleatorio|LFSR:48:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:48:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:47:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:47:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:48:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N9
\GeneradorAleatorio|LFSR:48:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:48:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:48:i64:bit32|Q~q\);

-- Location: FF_X25_Y12_N31
\GeneradorAleatorio|LFSR:49:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:48:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:49:i64:bit32|Q~q\);

-- Location: FF_X25_Y12_N21
\GeneradorAleatorio|LFSR:50:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:49:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:50:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N26
\GeneradorAleatorio|LFSR:51:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:51:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:50:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:50:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:51:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N27
\GeneradorAleatorio|LFSR:51:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:51:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:51:i64:bit32|Q~q\);

-- Location: FF_X25_Y12_N25
\GeneradorAleatorio|LFSR:52:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:51:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:52:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N6
\GeneradorAleatorio|LFSR:53:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:53:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:52:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:52:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:53:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N7
\GeneradorAleatorio|LFSR:53:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:53:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:53:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N12
\GeneradorAleatorio|LFSR:54:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:54:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:53:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:53:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:54:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N13
\GeneradorAleatorio|LFSR:54:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:54:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:54:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N10
\GeneradorAleatorio|LFSR:55:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:55:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:54:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:54:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:55:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N11
\GeneradorAleatorio|LFSR:55:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:55:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:55:i64:bit32|Q~q\);

-- Location: LCCOMB_X25_Y12_N0
\GeneradorAleatorio|LFSR:56:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:56:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:55:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:55:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:56:i64:bit32|Q~feeder_combout\);

-- Location: FF_X25_Y12_N1
\GeneradorAleatorio|LFSR:56:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:56:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:56:i64:bit32|Q~q\);

-- Location: FF_X24_Y13_N23
\GeneradorAleatorio|LFSR:57:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:56:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:57:i64:bit32|Q~q\);

-- Location: FF_X24_Y13_N21
\GeneradorAleatorio|LFSR:58:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:57:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:58:i64:bit32|Q~q\);

-- Location: LCCOMB_X24_Y13_N8
\GeneradorAleatorio|LFSR:59:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:59:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:58:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:58:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:59:i64:bit32|Q~feeder_combout\);

-- Location: FF_X24_Y13_N9
\GeneradorAleatorio|LFSR:59:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:59:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:59:i64:bit32|Q~q\);

-- Location: FF_X24_Y13_N31
\GeneradorAleatorio|LFSR:60:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:59:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:60:i64:bit32|Q~q\);

-- Location: FF_X24_Y13_N11
\GeneradorAleatorio|LFSR:61:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:60:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:61:i64:bit32|Q~q\);

-- Location: LCCOMB_X24_Y13_N28
\GeneradorAleatorio|LFSR:62:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:62:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:61:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:61:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:62:i64:bit32|Q~feeder_combout\);

-- Location: FF_X24_Y13_N29
\GeneradorAleatorio|LFSR:62:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:62:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:62:i64:bit32|Q~q\);

-- Location: LCCOMB_X24_Y13_N18
\GeneradorAleatorio|LFSR:63:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:63:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:62:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:62:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:63:i64:bit32|Q~feeder_combout\);

-- Location: FF_X24_Y13_N19
\GeneradorAleatorio|LFSR:63:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:63:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:63:i64:bit32|Q~q\);

-- Location: LCCOMB_X24_Y13_N14
\GeneradorAleatorio|XOR1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|XOR1~0_combout\ = \GeneradorAleatorio|LFSR:60:i64:bit32|Q~q\ $ (\GeneradorAleatorio|LFSR:62:i64:bit32|Q~q\ $ (\GeneradorAleatorio|LFSR:59:i64:bit32|Q~q\ $ (!\GeneradorAleatorio|LFSR:63:i64:bit32|Q~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GeneradorAleatorio|LFSR:60:i64:bit32|Q~q\,
	datab => \GeneradorAleatorio|LFSR:62:i64:bit32|Q~q\,
	datac => \GeneradorAleatorio|LFSR:59:i64:bit32|Q~q\,
	datad => \GeneradorAleatorio|LFSR:63:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|XOR1~0_combout\);

-- Location: FF_X24_Y13_N15
\GeneradorAleatorio|LFSR:0:i0:bit0|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|XOR1~0_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:0:i0:bit0|Q~q\);

-- Location: FF_X24_Y13_N13
\GeneradorAleatorio|LFSR:1:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:0:i0:bit0|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:1:i64:bit32|Q~q\);

-- Location: FF_X24_Y13_N7
\GeneradorAleatorio|LFSR:2:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:1:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:2:i64:bit32|Q~q\);

-- Location: LCCOMB_X24_Y13_N4
\GeneradorAleatorio|LFSR:3:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:3:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:2:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:2:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:3:i64:bit32|Q~feeder_combout\);

-- Location: FF_X24_Y13_N5
\GeneradorAleatorio|LFSR:3:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:3:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:3:i64:bit32|Q~q\);

-- Location: FF_X24_Y13_N27
\GeneradorAleatorio|LFSR:4:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:3:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:4:i64:bit32|Q~q\);

-- Location: FF_X24_Y13_N25
\GeneradorAleatorio|LFSR:5:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \GeneradorAleatorio|LFSR:4:i64:bit32|Q~q\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:5:i64:bit32|Q~q\);

-- Location: LCCOMB_X24_Y13_N16
\GeneradorAleatorio|LFSR:6:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:6:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:5:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:5:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:6:i64:bit32|Q~feeder_combout\);

-- Location: FF_X24_Y13_N17
\GeneradorAleatorio|LFSR:6:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:6:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:6:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N0
\GeneradorAleatorio|LFSR:7:i64:bit32|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \GeneradorAleatorio|LFSR:7:i64:bit32|Q~feeder_combout\ = \GeneradorAleatorio|LFSR:6:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:6:i64:bit32|Q~q\,
	combout => \GeneradorAleatorio|LFSR:7:i64:bit32|Q~feeder_combout\);

-- Location: FF_X19_Y20_N1
\GeneradorAleatorio|LFSR:7:i64:bit32|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \GeneradorAleatorio|LFSR:7:i64:bit32|Q~feeder_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GeneradorAleatorio|LFSR:7:i64:bit32|Q~q\);

-- Location: LCCOMB_X19_Y20_N26
\Gen_paredes|RANDH[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[7]~6_combout\ = !\GeneradorAleatorio|LFSR:7:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:7:i64:bit32|Q~q\,
	combout => \Gen_paredes|RANDH[7]~6_combout\);

-- Location: FF_X19_Y20_N27
\Gen_paredes|RANDH[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[7]~6_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(7));

-- Location: LCCOMB_X19_Y20_N4
\Gen_paredes|RANDH[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[6]~7_combout\ = !\GeneradorAleatorio|LFSR:6:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:6:i64:bit32|Q~q\,
	combout => \Gen_paredes|RANDH[6]~7_combout\);

-- Location: FF_X19_Y20_N5
\Gen_paredes|RANDH[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[6]~7_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(6));

-- Location: LCCOMB_X21_Y17_N0
\Gen_paredes|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux21~0_combout\ = (\Pared|PUNTERO\(2) & ((\Pared|PUNTERO\(1)) # (\Gen_paredes|RANDH\(7) $ (\Gen_paredes|RANDH\(6))))) # (!\Pared|PUNTERO\(2) & ((\Gen_paredes|RANDH\(7)) # (\Gen_paredes|RANDH\(6) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux21~0_combout\);

-- Location: LCCOMB_X21_Y17_N4
\Gen_paredes|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux21~2_combout\ = (\Gen_paredes|RANDH\(7) & ((\Pared|PUNTERO\(2) & ((!\Pared|PUNTERO\(1)))) # (!\Pared|PUNTERO\(2) & ((\Gen_paredes|RANDH\(6)) # (\Pared|PUNTERO\(1)))))) # (!\Gen_paredes|RANDH\(7) & ((\Gen_paredes|RANDH\(6) $ 
-- (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux21~2_combout\);

-- Location: LCCOMB_X21_Y17_N10
\Gen_paredes|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux21~1_combout\ = (!\Pared|PUNTERO\(2) & (\Gen_paredes|RANDH\(7) & (\Gen_paredes|RANDH\(6) & \Pared|PUNTERO\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux21~1_combout\);

-- Location: LCCOMB_X21_Y17_N30
\Gen_paredes|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux21~3_combout\ = (\Pared|PUNTERO\(0) & ((\Pared|PUNTERO\(3)) # ((\Gen_paredes|Mux21~1_combout\)))) # (!\Pared|PUNTERO\(0) & (!\Pared|PUNTERO\(3) & (!\Gen_paredes|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux21~2_combout\,
	datad => \Gen_paredes|Mux21~1_combout\,
	combout => \Gen_paredes|Mux21~3_combout\);

-- Location: LCCOMB_X22_Y14_N10
\Gen_paredes|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux21~6_combout\ = (!\Pared|PUNTERO\(2) & (\Gen_paredes|RANDH\(7) & !\Pared|PUNTERO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|PUNTERO\(2),
	datac => \Gen_paredes|RANDH\(7),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux21~6_combout\);

-- Location: LCCOMB_X22_Y14_N12
\Gen_paredes|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux19~0_combout\ = (\Gen_paredes|Mux21~3_combout\ & (((\Gen_paredes|Mux21~6_combout\) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|Mux21~3_combout\ & (!\Gen_paredes|Mux21~0_combout\ & (\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux21~0_combout\,
	datab => \Gen_paredes|Mux21~3_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux21~6_combout\,
	combout => \Gen_paredes|Mux19~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\Gen_paredes|RANDH[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[2]~1_combout\ = !\GeneradorAleatorio|LFSR:2:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:2:i64:bit32|Q~q\,
	combout => \Gen_paredes|RANDH[2]~1_combout\);

-- Location: FF_X22_Y13_N11
\Gen_paredes|RANDH[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[2]~1_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(2));

-- Location: LCCOMB_X22_Y13_N4
\Gen_paredes|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux8~0_combout\ = (\Pared|PUNTERO\(0)) # ((\Gen_paredes|RANDH\(2) & ((\Pared|PUNTERO\(3)) # (!\Pared|PUNTERO\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(3),
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|RANDH\(2),
	combout => \Gen_paredes|Mux8~0_combout\);

-- Location: LCCOMB_X22_Y13_N16
\Gen_paredes|RANDH[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[3]~0_combout\ = !\GeneradorAleatorio|LFSR:3:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:3:i64:bit32|Q~q\,
	combout => \Gen_paredes|RANDH[3]~0_combout\);

-- Location: FF_X22_Y13_N17
\Gen_paredes|RANDH[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[3]~0_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(3));

-- Location: LCCOMB_X22_Y14_N30
\Gen_paredes|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux8~1_combout\ = (\Gen_paredes|Mux8~0_combout\) # ((\Pared|PUNTERO\(1)) # (\Gen_paredes|RANDH\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux8~0_combout\,
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(3),
	combout => \Gen_paredes|Mux8~1_combout\);

-- Location: LCCOMB_X22_Y13_N2
\Gen_paredes|RANDH[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[0]~5_combout\ = !\GeneradorAleatorio|LFSR:0:i0:bit0|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GeneradorAleatorio|LFSR:0:i0:bit0|Q~q\,
	combout => \Gen_paredes|RANDH[0]~5_combout\);

-- Location: FF_X22_Y13_N3
\Gen_paredes|RANDH[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[0]~5_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(0));

-- Location: LCCOMB_X22_Y13_N0
\Gen_paredes|RANDH[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[1]~4_combout\ = !\GeneradorAleatorio|LFSR:1:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:1:i64:bit32|Q~q\,
	combout => \Gen_paredes|RANDH[1]~4_combout\);

-- Location: FF_X22_Y13_N1
\Gen_paredes|RANDH[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[1]~4_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(1));

-- Location: LCCOMB_X22_Y13_N6
\Gen_paredes|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux4~2_combout\ = (\Gen_paredes|RANDH\(0) & (((!\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(1))) # (!\Pared|PUNTERO\(1)))) # (!\Gen_paredes|RANDH\(0) & (\Pared|PUNTERO\(1) $ (((\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(0),
	datac => \Pared|PUNTERO\(1),
	datad => \Gen_paredes|RANDH\(1),
	combout => \Gen_paredes|Mux4~2_combout\);

-- Location: LCCOMB_X22_Y13_N12
\Gen_paredes|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux4~1_combout\ = (!\Pared|PUNTERO\(2) & (\Gen_paredes|RANDH\(0) & (\Pared|PUNTERO\(1) & \Gen_paredes|RANDH\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(0),
	datac => \Pared|PUNTERO\(1),
	datad => \Gen_paredes|RANDH\(1),
	combout => \Gen_paredes|Mux4~1_combout\);

-- Location: LCCOMB_X22_Y13_N8
\Gen_paredes|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux4~3_combout\ = (\Pared|PUNTERO\(3) & (((\Pared|PUNTERO\(0))))) # (!\Pared|PUNTERO\(3) & ((\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux4~1_combout\))) # (!\Pared|PUNTERO\(0) & (!\Gen_paredes|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux4~2_combout\,
	datab => \Pared|PUNTERO\(3),
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|Mux4~1_combout\,
	combout => \Gen_paredes|Mux4~3_combout\);

-- Location: LCCOMB_X23_Y14_N8
\Gen_paredes|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux4~6_combout\ = (\Gen_paredes|RANDH\(1) & (!\Pared|PUNTERO\(2) & !\Pared|PUNTERO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(1),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux4~6_combout\);

-- Location: LCCOMB_X23_Y14_N0
\Gen_paredes|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux4~0_combout\ = (\Pared|PUNTERO\(2) & ((\Pared|PUNTERO\(1)) # (\Gen_paredes|RANDH\(0) $ (\Gen_paredes|RANDH\(1))))) # (!\Pared|PUNTERO\(2) & ((\Gen_paredes|RANDH\(1)) # (\Gen_paredes|RANDH\(0) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(0),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(1),
	datad => \Pared|PUNTERO\(2),
	combout => \Gen_paredes|Mux4~0_combout\);

-- Location: LCCOMB_X23_Y14_N18
\Gen_paredes|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux2~0_combout\ = (\Gen_paredes|Mux4~3_combout\ & (((\Gen_paredes|Mux4~6_combout\)) # (!\Pared|PUNTERO\(3)))) # (!\Gen_paredes|Mux4~3_combout\ & (\Pared|PUNTERO\(3) & ((!\Gen_paredes|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux4~3_combout\,
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux4~6_combout\,
	datad => \Gen_paredes|Mux4~0_combout\,
	combout => \Gen_paredes|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y13_N2
\Gen_paredes|RANDH[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[4]~3_combout\ = !\GeneradorAleatorio|LFSR:4:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GeneradorAleatorio|LFSR:4:i64:bit32|Q~q\,
	combout => \Gen_paredes|RANDH[4]~3_combout\);

-- Location: FF_X24_Y13_N3
\Gen_paredes|RANDH[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[4]~3_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(4));

-- Location: LCCOMB_X24_Y13_N0
\Gen_paredes|RANDH[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|RANDH[5]~2_combout\ = !\GeneradorAleatorio|LFSR:5:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:5:i64:bit32|Q~q\,
	combout => \Gen_paredes|RANDH[5]~2_combout\);

-- Location: FF_X24_Y13_N1
\Gen_paredes|RANDH[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Gen_paredes|RANDH[5]~2_combout\,
	ena => \Pared|MANTIENE~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_paredes|RANDH\(5));

-- Location: LCCOMB_X24_Y14_N28
\Gen_paredes|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux15~2_combout\ = (\Pared|PUNTERO\(1) & ((\Gen_paredes|RANDH\(5) & ((!\Pared|PUNTERO\(2)))) # (!\Gen_paredes|RANDH\(5) & (!\Gen_paredes|RANDH\(4))))) # (!\Pared|PUNTERO\(1) & ((\Gen_paredes|RANDH\(4)) # ((\Pared|PUNTERO\(2) & 
-- \Gen_paredes|RANDH\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux15~2_combout\);

-- Location: LCCOMB_X24_Y14_N10
\Gen_paredes|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux15~1_combout\ = (\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(4) & (!\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux15~1_combout\);

-- Location: LCCOMB_X24_Y14_N6
\Gen_paredes|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux15~3_combout\ = (\Pared|PUNTERO\(3) & (((\Pared|PUNTERO\(0))))) # (!\Pared|PUNTERO\(3) & ((\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux15~1_combout\))) # (!\Pared|PUNTERO\(0) & (!\Gen_paredes|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|Mux15~2_combout\,
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|Mux15~1_combout\,
	combout => \Gen_paredes|Mux15~3_combout\);

-- Location: LCCOMB_X24_Y14_N16
\Gen_paredes|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux15~0_combout\ = (\Pared|PUNTERO\(2) & ((\Pared|PUNTERO\(1)) # (\Gen_paredes|RANDH\(4) $ (\Gen_paredes|RANDH\(5))))) # (!\Pared|PUNTERO\(2) & ((\Gen_paredes|RANDH\(5)) # (\Pared|PUNTERO\(1) $ (\Gen_paredes|RANDH\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux15~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\Gen_paredes|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux15~6_combout\ = (!\Pared|PUNTERO\(1) & (!\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux15~6_combout\);

-- Location: LCCOMB_X24_Y14_N22
\Gen_paredes|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux13~0_combout\ = (\Gen_paredes|Mux15~3_combout\ & (((\Gen_paredes|Mux15~6_combout\) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|Mux15~3_combout\ & (!\Gen_paredes|Mux15~0_combout\ & (\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux15~3_combout\,
	datab => \Gen_paredes|Mux15~0_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux15~6_combout\,
	combout => \Gen_paredes|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y14_N16
\Gen_paredes|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux25~0_combout\ = (\Pared|PUNTERO\(5) & (((\Pared|PUNTERO\(4)) # (\Gen_paredes|Mux13~0_combout\)))) # (!\Pared|PUNTERO\(5) & (\Gen_paredes|Mux2~0_combout\ & (!\Pared|PUNTERO\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datab => \Gen_paredes|Mux2~0_combout\,
	datac => \Pared|PUNTERO\(4),
	datad => \Gen_paredes|Mux13~0_combout\,
	combout => \Gen_paredes|Mux25~0_combout\);

-- Location: LCCOMB_X21_Y14_N6
\Gen_paredes|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux25~1_combout\ = (\Pared|PUNTERO\(4) & ((\Gen_paredes|Mux25~0_combout\ & (\Gen_paredes|Mux19~0_combout\)) # (!\Gen_paredes|Mux25~0_combout\ & ((!\Gen_paredes|Mux8~1_combout\))))) # (!\Pared|PUNTERO\(4) & (((\Gen_paredes|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Gen_paredes|Mux19~0_combout\,
	datac => \Gen_paredes|Mux8~1_combout\,
	datad => \Gen_paredes|Mux25~0_combout\,
	combout => \Gen_paredes|Mux25~1_combout\);

-- Location: LCCOMB_X21_Y14_N0
\Pared|PAREDES_A~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A~129_combout\ = (\Juego_Fsm1|Rst~q\ & \Gen_paredes|Mux25~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Gen_paredes|Mux25~1_combout\,
	combout => \Pared|PAREDES_A~129_combout\);

-- Location: LCCOMB_X19_Y13_N28
\Pared|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~21_combout\ = (\Pared|PUNTERO\(3) & (\Pared|PUNTERO\(4) & (\Pared|PUNTERO\(5) & \Pared|PUNTERO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(2),
	combout => \Pared|Decoder0~21_combout\);

-- Location: LCCOMB_X17_Y8_N14
\Pared|Decoder0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~24_combout\ = (!\Pared|PUNTERO\(6) & (\Pared|PUNTERO\(1) & \Pared|PUNTERO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datab => \Pared|PUNTERO\(1),
	datad => \Pared|PUNTERO\(0),
	combout => \Pared|Decoder0~24_combout\);

-- Location: LCCOMB_X18_Y13_N0
\Pared|PAREDES_A[63][0]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[63][0]~128_combout\ = ((\Pared|Decoder0~21_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|Decoder0~21_combout\,
	datac => \Pared|Decoder0~24_combout\,
	combout => \Pared|PAREDES_A[63][0]~128_combout\);

-- Location: FF_X18_Y13_N7
\Pared|PAREDES_A[63][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[63][0]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[63][3]~q\);

-- Location: LCCOMB_X23_Y17_N26
\Rect2Hex1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan0~0_combout\ = (\CoordenadasCentro|Yout[0]~_Duplicate_2_q\) # ((\CoordenadasCentro|Yout[2]~_Duplicate_2_q\) # ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\) # (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan0~0_combout\);

-- Location: LCCOMB_X23_Y17_N28
\Rect2Hex1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan0~1_combout\ = (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\) # ((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\) # ((\CoordenadasCentro|Yout[6]~_Duplicate_2_q\) # (\CoordenadasCentro|Yout[7]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan0~1_combout\);

-- Location: LCCOMB_X23_Y17_N30
\Rect2Hex1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan0~2_combout\ = (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & ((\Rect2Hex1|LessThan0~0_combout\) # ((\Rect2Hex1|LessThan0~1_combout\) # (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~0_combout\,
	datab => \Rect2Hex1|LessThan0~1_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan0~2_combout\);

-- Location: LCCOMB_X23_Y17_N4
\Rect2Hex1|Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~1_cout\ = CARRY(!\CoordenadasCentro|Yout[0]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datad => VCC,
	cout => \Rect2Hex1|Add6~1_cout\);

-- Location: LCCOMB_X23_Y17_N6
\Rect2Hex1|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~2_combout\ = (\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & ((\Rect2Hex1|Add6~1_cout\) # (GND))) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~1_cout\))
-- \Rect2Hex1|Add6~3\ = CARRY((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\) # (!\Rect2Hex1|Add6~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~1_cout\,
	combout => \Rect2Hex1|Add6~2_combout\,
	cout => \Rect2Hex1|Add6~3\);

-- Location: LCCOMB_X23_Y17_N8
\Rect2Hex1|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~4_combout\ = (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~3\ & VCC)) # (!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & (\Rect2Hex1|Add6~3\ $ (GND)))
-- \Rect2Hex1|Add6~5\ = CARRY((!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & !\Rect2Hex1|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~3\,
	combout => \Rect2Hex1|Add6~4_combout\,
	cout => \Rect2Hex1|Add6~5\);

-- Location: LCCOMB_X23_Y17_N10
\Rect2Hex1|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~6_combout\ = (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & ((\Rect2Hex1|Add6~5\) # (GND))) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~5\))
-- \Rect2Hex1|Add6~7\ = CARRY((\CoordenadasCentro|Yout[3]~_Duplicate_2_q\) # (!\Rect2Hex1|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~5\,
	combout => \Rect2Hex1|Add6~6_combout\,
	cout => \Rect2Hex1|Add6~7\);

-- Location: LCCOMB_X23_Y17_N12
\Rect2Hex1|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~8_combout\ = (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~7\ & VCC)) # (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Rect2Hex1|Add6~7\ $ (GND)))
-- \Rect2Hex1|Add6~9\ = CARRY((!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & !\Rect2Hex1|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~7\,
	combout => \Rect2Hex1|Add6~8_combout\,
	cout => \Rect2Hex1|Add6~9\);

-- Location: LCCOMB_X23_Y17_N14
\Rect2Hex1|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~10_combout\ = (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & ((\Rect2Hex1|Add6~9\) # (GND))) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~9\))
-- \Rect2Hex1|Add6~11\ = CARRY((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\) # (!\Rect2Hex1|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~9\,
	combout => \Rect2Hex1|Add6~10_combout\,
	cout => \Rect2Hex1|Add6~11\);

-- Location: LCCOMB_X23_Y17_N16
\Rect2Hex1|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~12_combout\ = (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~11\ & VCC)) # (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & (\Rect2Hex1|Add6~11\ $ (GND)))
-- \Rect2Hex1|Add6~13\ = CARRY((!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & !\Rect2Hex1|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~11\,
	combout => \Rect2Hex1|Add6~12_combout\,
	cout => \Rect2Hex1|Add6~13\);

-- Location: LCCOMB_X23_Y17_N18
\Rect2Hex1|Add6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~15_combout\ = (\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & ((\Rect2Hex1|Add6~13\) # (GND))) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~13\))
-- \Rect2Hex1|Add6~16\ = CARRY((\CoordenadasCentro|Yout[7]~_Duplicate_2_q\) # (!\Rect2Hex1|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~13\,
	combout => \Rect2Hex1|Add6~15_combout\,
	cout => \Rect2Hex1|Add6~16\);

-- Location: LCCOMB_X23_Y17_N20
\Rect2Hex1|Add6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~17_combout\ = (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (!\Rect2Hex1|Add6~16\ & VCC)) # (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (\Rect2Hex1|Add6~16\ $ (GND)))
-- \Rect2Hex1|Add6~18\ = CARRY((!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & !\Rect2Hex1|Add6~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add6~16\,
	combout => \Rect2Hex1|Add6~17_combout\,
	cout => \Rect2Hex1|Add6~18\);

-- Location: LCCOMB_X23_Y17_N22
\Rect2Hex1|Add6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~19_combout\ = \CoordenadasCentro|Yout[9]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add6~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	cin => \Rect2Hex1|Add6~18\,
	combout => \Rect2Hex1|Add6~19_combout\);

-- Location: LCCOMB_X30_Y14_N22
\CoordenadasCentro|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Add0~0_combout\ = \DRIVER_VGA|X\(7) $ (!\DRIVER_VGA|X\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRIVER_VGA|X\(7),
	datad => \DRIVER_VGA|X\(6),
	combout => \CoordenadasCentro|Add0~0_combout\);

-- Location: FF_X25_Y13_N5
\CoordenadasCentro|Xout[7]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \CoordenadasCentro|Add0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\);

-- Location: LCCOMB_X25_Y13_N26
\CoordenadasCentro|Xout[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Xout[6]~0_combout\ = !\DRIVER_VGA|X\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRIVER_VGA|X\(6),
	combout => \CoordenadasCentro|Xout[6]~0_combout\);

-- Location: FF_X25_Y13_N27
\CoordenadasCentro|Xout[6]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \CoordenadasCentro|Xout[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\);

-- Location: FF_X30_Y14_N5
\DRIVER_VGA|X[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X[5]~12_combout\,
	sclr => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(5));

-- Location: FF_X26_Y14_N29
\CoordenadasCentro|Xout[5]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|X\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\);

-- Location: LCCOMB_X25_Y13_N30
\Rect2Hex1|Mult0|mult_core|romout[1][14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][14]~0_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[6]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][14]~0_combout\);

-- Location: FF_X30_Y14_N3
\DRIVER_VGA|X[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X[4]~10_combout\,
	sclr => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(4));

-- Location: FF_X25_Y13_N9
\CoordenadasCentro|Xout[4]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|X\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\);

-- Location: LCCOMB_X25_Y13_N24
\Rect2Hex1|Mult0|mult_core|romout[1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][13]~1_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ $ (((!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))) # (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & 
-- (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][13]~1_combout\);

-- Location: LCCOMB_X25_Y13_N18
\Rect2Hex1|Mult0|mult_core|romout[1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][12]~2_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & 
-- (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][12]~2_combout\);

-- Location: LCCOMB_X25_Y13_N12
\Rect2Hex1|Mult0|mult_core|romout[1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][11]~3_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & ((!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\)))) # 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][11]~3_combout\);

-- Location: LCCOMB_X25_Y13_N22
\Rect2Hex1|Mult0|mult_core|romout[1][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][10]~combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[4]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X26_Y14_N6
\DRIVER_VGA|X~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X~7_combout\ = (\DRIVER_VGA|HC\(1) & !\DRIVER_VGA|VGA_BLANK_N~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRIVER_VGA|HC\(1),
	datad => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	combout => \DRIVER_VGA|X~7_combout\);

-- Location: FF_X26_Y14_N7
\DRIVER_VGA|X[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(1));

-- Location: FF_X26_Y14_N11
\CoordenadasCentro|Xout[1]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|X\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\);

-- Location: LCCOMB_X26_Y14_N8
\DRIVER_VGA|X~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X~8_combout\ = (\DRIVER_VGA|HC\(2) & !\DRIVER_VGA|VGA_BLANK_N~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRIVER_VGA|HC\(2),
	datad => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	combout => \DRIVER_VGA|X~8_combout\);

-- Location: FF_X26_Y14_N9
\DRIVER_VGA|X[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(2));

-- Location: FF_X26_Y14_N15
\CoordenadasCentro|Xout[2]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|X\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\);

-- Location: LCCOMB_X26_Y14_N12
\DRIVER_VGA|X~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X~9_combout\ = (!\DRIVER_VGA|VGA_BLANK_N~1_combout\ & \DRIVER_VGA|HC\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	datac => \DRIVER_VGA|HC\(3),
	combout => \DRIVER_VGA|X~9_combout\);

-- Location: FF_X26_Y14_N13
\DRIVER_VGA|X[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(3));

-- Location: FF_X26_Y14_N3
\CoordenadasCentro|Xout[3]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|X\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\);

-- Location: LCCOMB_X26_Y14_N28
\Rect2Hex1|Mult0|mult_core|romout[0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][14]~4_combout\ = (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[1]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][14]~4_combout\);

-- Location: LCCOMB_X26_Y14_N22
\DRIVER_VGA|X~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|X~6_combout\ = (\DRIVER_VGA|HC\(0) & !\DRIVER_VGA|VGA_BLANK_N~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DRIVER_VGA|HC\(0),
	datad => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	combout => \DRIVER_VGA|X~6_combout\);

-- Location: FF_X26_Y14_N23
\DRIVER_VGA|X[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|X~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|X\(0));

-- Location: FF_X26_Y14_N25
\CoordenadasCentro|Xout[0]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|X\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\);

-- Location: LCCOMB_X26_Y14_N26
\Rect2Hex1|Mult0|mult_core|romout[0][13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (((\CoordenadasCentro|Xout[2]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & 
-- (\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & !\CoordenadasCentro|Xout[3]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[3]~_Duplicate_2_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X25_Y13_N16
\Rect2Hex1|Mult0|mult_core|romout[1][9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (((\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[6]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[4]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X26_Y14_N20
\Rect2Hex1|Mult0|mult_core|romout[0][12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][12]~8_combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & ((!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & 
-- ((\CoordenadasCentro|Xout[3]~_Duplicate_2_q\) # ((!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[2]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][12]~8_combout\);

-- Location: LCCOMB_X25_Y13_N2
\Rect2Hex1|Mult0|mult_core|romout[1][8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][8]~7_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ $ (((!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\))))) # 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][8]~7_combout\);

-- Location: LCCOMB_X25_Y13_N28
\Rect2Hex1|Mult0|mult_core|romout[1][7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[6]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & 
-- ((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & ((!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\))) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[4]~_Duplicate_2_q\) # 
-- (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\);

-- Location: LCCOMB_X26_Y14_N30
\Rect2Hex1|Mult0|mult_core|romout[0][11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\ = (\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ & ((!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\)))) # 
-- (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[1]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\);

-- Location: LCCOMB_X25_Y13_N14
\Rect2Hex1|Mult0|mult_core|romout[1][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][6]~combout\ = (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[6]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[4]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & 
-- ((\CoordenadasCentro|Xout[7]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X26_Y14_N0
\Rect2Hex1|Mult0|mult_core|romout[0][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][10]~combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[3]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X26_Y14_N4
\Rect2Hex1|Mult0|mult_core|romout[0][9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[3]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\) # ((\CoordenadasCentro|Xout[2]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\);

-- Location: LCCOMB_X25_Y13_N0
\Rect2Hex1|Mult0|mult_core|romout[1][5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\ = (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ $ (((!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & !\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))) # 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[6]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & 
-- ((\CoordenadasCentro|Xout[4]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\);

-- Location: LCCOMB_X25_Y13_N4
\Rect2Hex1|Mult0|mult_core|romout[1][4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][4]~13_combout\ = (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ $ (((\CoordenadasCentro|Xout[7]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\))))) # 
-- (!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & !\CoordenadasCentro|Xout[5]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[5]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][4]~13_combout\);

-- Location: LCCOMB_X26_Y14_N18
\Rect2Hex1|Mult0|mult_core|romout[0][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][8]~14_combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ $ (((!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\))))) # 
-- (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[2]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][8]~14_combout\);

-- Location: LCCOMB_X25_Y13_N10
\Rect2Hex1|Mult0|mult_core|romout[1][3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][3]~15_combout\ = \CoordenadasCentro|Xout[7]~_Duplicate_2_q\ $ (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ $ (((\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & !\CoordenadasCentro|Xout[6]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][3]~15_combout\);

-- Location: LCCOMB_X26_Y14_N16
\Rect2Hex1|Mult0|mult_core|romout[0][7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][7]~16_combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[3]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & ((!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))))) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\) # 
-- (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][7]~16_combout\);

-- Location: LCCOMB_X26_Y14_N14
\Rect2Hex1|Mult0|mult_core|romout[0][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][6]~combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[2]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[3]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\))))) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & 
-- ((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X25_Y13_N20
\Rect2Hex1|Mult0|mult_core|romout[1][2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[1][2]~17_combout\ = \CoordenadasCentro|Xout[4]~_Duplicate_2_q\ $ (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[1][2]~17_combout\);

-- Location: LCCOMB_X26_Y14_N10
\Rect2Hex1|Mult0|mult_core|romout[0][5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][5]~18_combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[2]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[3]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ $ 
-- (((\CoordenadasCentro|Xout[0]~_Duplicate_2_q\) # (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][5]~18_combout\);

-- Location: LCCOMB_X26_Y14_N2
\Rect2Hex1|Mult0|mult_core|romout[0][4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[0][4]~19_combout\ = (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ $ (((\CoordenadasCentro|Xout[3]~_Duplicate_2_q\) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\))))) # 
-- (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & ((\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ & !\CoordenadasCentro|Xout[0]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & 
-- (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[0][4]~19_combout\);

-- Location: LCCOMB_X25_Y14_N0
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[0][4]~19_combout\ & \CoordenadasCentro|Xout[4]~_Duplicate_2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[0][4]~19_combout\,
	datab => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => VCC,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X25_Y14_N2
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[0][5]~18_combout\ & (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) 
-- # (!\Rect2Hex1|Mult0|mult_core|romout[0][5]~18_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[0][5]~18_combout\,
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X25_Y14_N4
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[0][6]~combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[1][2]~17_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\Rect2Hex1|Mult0|mult_core|romout[0][6]~combout\ & (\Rect2Hex1|Mult0|mult_core|romout[1][2]~17_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[0][6]~combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[1][2]~17_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X25_Y14_N6
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[1][3]~15_combout\ & (!\Rect2Hex1|Mult0|mult_core|romout[0][7]~16_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\Rect2Hex1|Mult0|mult_core|romout[1][3]~15_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[0][7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[1][3]~15_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[0][7]~16_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X25_Y14_N8
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\Rect2Hex1|Mult0|mult_core|romout[1][4]~13_combout\ $ (\Rect2Hex1|Mult0|mult_core|romout[0][8]~14_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[1][4]~13_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[0][8]~14_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\Rect2Hex1|Mult0|mult_core|romout[1][4]~13_combout\ & (\Rect2Hex1|Mult0|mult_core|romout[0][8]~14_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[1][4]~13_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[0][8]~14_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X25_Y14_N10
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ 
-- & VCC)) # (!\Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\ & 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\ & (!\Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) 
-- # (!\Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[0][9]~12_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[1][5]~11_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X25_Y14_N12
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\Rect2Hex1|Mult0|mult_core|romout[1][6]~combout\ $ (\Rect2Hex1|Mult0|mult_core|romout[0][10]~combout\ $ (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) 
-- # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[1][6]~combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[0][10]~combout\) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[1][6]~combout\ & (\Rect2Hex1|Mult0|mult_core|romout[0][10]~combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[1][6]~combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X25_Y14_N14
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ 
-- & VCC)) # (!\Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\ & 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\ & (!\Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) 
-- # (!\Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[1][7]~9_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[0][11]~10_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X25_Y14_N16
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\Rect2Hex1|Mult0|mult_core|romout[0][12]~8_combout\ $ (\Rect2Hex1|Mult0|mult_core|romout[1][8]~7_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[0][12]~8_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[1][8]~7_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\Rect2Hex1|Mult0|mult_core|romout[0][12]~8_combout\ & (\Rect2Hex1|Mult0|mult_core|romout[1][8]~7_combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[0][12]~8_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[1][8]~7_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X25_Y14_N18
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ 
-- & VCC)) # (!\Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\ & 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\ & (!\Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) 
-- # (!\Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[0][13]~6_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[1][9]~5_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X25_Y14_N20
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\Rect2Hex1|Mult0|mult_core|romout[1][10]~combout\ $ (\Rect2Hex1|Mult0|mult_core|romout[0][14]~4_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[1][10]~combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[0][14]~4_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\Rect2Hex1|Mult0|mult_core|romout[1][10]~combout\ & (\Rect2Hex1|Mult0|mult_core|romout[0][14]~4_combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[1][10]~combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[0][14]~4_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X25_Y14_N22
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\Rect2Hex1|Mult0|mult_core|romout[1][11]~3_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[1][11]~3_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\Rect2Hex1|Mult0|mult_core|romout[1][11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[1][11]~3_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X25_Y14_N24
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\Rect2Hex1|Mult0|mult_core|romout[1][12]~2_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[1][12]~2_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[1][12]~2_combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|romout[1][12]~2_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X25_Y14_N26
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\Rect2Hex1|Mult0|mult_core|romout[1][13]~1_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[1][13]~1_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\Rect2Hex1|Mult0|mult_core|romout[1][13]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|romout[1][13]~1_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X25_Y14_N28
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\Rect2Hex1|Mult0|mult_core|romout[1][14]~0_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[1][14]~0_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\Rect2Hex1|Mult0|mult_core|romout[1][14]~0_combout\ & !\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|romout[1][14]~0_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X30_Y14_N0
\CoordenadasCentro|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CoordenadasCentro|Add0~1_combout\ = \DRIVER_VGA|X\(8) $ (((\DRIVER_VGA|X\(6)) # (\DRIVER_VGA|X\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|X\(6),
	datac => \DRIVER_VGA|X\(7),
	datad => \DRIVER_VGA|X\(8),
	combout => \CoordenadasCentro|Add0~1_combout\);

-- Location: FF_X25_Y17_N1
\CoordenadasCentro|Xout[8]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \CoordenadasCentro|Add0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CoordenadasCentro|Xout[8]~_Duplicate_2_q\);

-- Location: LCCOMB_X25_Y17_N0
\Rect2Hex1|Mult0|mult_core|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|_~1_combout\ = (!\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[8]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X25_Y17_N28
\Rect2Hex1|Mult0|mult_core|romout[2][9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ = \CoordenadasCentro|Xout[8]~_Duplicate_2_q\ $ (\CoordenadasCentro|Xout[9]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Xout[8]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\);

-- Location: LCCOMB_X25_Y17_N30
\Rect2Hex1|Mult0|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|_~0_combout\ = (\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & \CoordenadasCentro|Xout[8]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X25_Y17_N2
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \CoordenadasCentro|Xout[8]~_Duplicate_2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \CoordenadasCentro|Xout[8]~_Duplicate_2_q\,
	datad => VCC,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X25_Y17_N4
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\CoordenadasCentro|Xout[9]~_Duplicate_2_q\ & ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X25_Y17_N6
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X25_Y17_N8
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|_~1_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex1|Mult0|mult_core|_~1_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\Rect2Hex1|Mult0|mult_core|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X25_Y17_N10
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\Rect2Hex1|Mult0|mult_core|_~0_combout\ $ (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\Rect2Hex1|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\Rect2Hex1|Mult0|mult_core|_~0_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|_~0_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X25_Y17_N12
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X25_Y17_N14
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\Rect2Hex1|Mult0|mult_core|_~1_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\Rect2Hex1|Mult0|mult_core|_~1_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X25_Y17_N16
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|_~1_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex1|Mult0|mult_core|_~1_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\Rect2Hex1|Mult0|mult_core|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X25_Y17_N18
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\Rect2Hex1|Mult0|mult_core|_~0_combout\ $ (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\Rect2Hex1|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\Rect2Hex1|Mult0|mult_core|_~0_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|_~0_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X25_Y17_N20
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|romout[2][9]~20_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X25_Y17_N22
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\Rect2Hex1|Mult0|mult_core|_~1_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\Rect2Hex1|Mult0|mult_core|_~1_combout\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\Rect2Hex1|Mult0|mult_core|_~1_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X25_Y14_N30
\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X25_Y17_N24
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\Rect2Hex1|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\Rect2Hex1|Mult0|mult_core|_~0_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\Rect2Hex1|Mult0|mult_core|_~0_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|_~0_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X25_Y17_N26
\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = \CoordenadasCentro|Xout[9]~_Duplicate_2_q\ $ (\Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[9]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cin => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X26_Y19_N14
\Rect2Hex1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~2_combout\ = \CoordenadasCentro|Yout[8]~_Duplicate_2_q\ $ (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \Rect2Hex1|LessThan1~2_combout\);

-- Location: LCCOMB_X26_Y19_N8
\Rect2Hex1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~3_combout\ = (\Rect2Hex1|LessThan1~2_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Rect2Hex1|LessThan1~2_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex1|LessThan1~3_combout\);

-- Location: LCCOMB_X26_Y19_N12
\Rect2Hex1|LessThan3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~8_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # 
-- (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex1|LessThan3~8_combout\);

-- Location: LCCOMB_X26_Y19_N26
\Rect2Hex1|LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~9_combout\ = (\Rect2Hex1|LessThan3~8_combout\) # ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\Rect2Hex1|LessThan1~3_combout\ & \CoordenadasCentro|Yout[7]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rect2Hex1|LessThan1~3_combout\,
	datac => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan3~8_combout\,
	combout => \Rect2Hex1|LessThan3~9_combout\);

-- Location: LCCOMB_X26_Y19_N20
\Rect2Hex1|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~4_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex1|LessThan1~4_combout\);

-- Location: LCCOMB_X26_Y19_N6
\Rect2Hex1|LessThan3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~10_combout\ = (\Rect2Hex1|LessThan3~9_combout\) # ((\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & \Rect2Hex1|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \Rect2Hex1|LessThan3~9_combout\,
	datad => \Rect2Hex1|LessThan1~4_combout\,
	combout => \Rect2Hex1|LessThan3~10_combout\);

-- Location: LCCOMB_X25_Y19_N6
\Rect2Hex1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~1_cout\ = CARRY(!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cout => \Rect2Hex1|Add0~1_cout\);

-- Location: LCCOMB_X25_Y19_N8
\Rect2Hex1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~2_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\Rect2Hex1|Add0~1_cout\) # (GND))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\Rect2Hex1|Add0~1_cout\))
-- \Rect2Hex1|Add0~3\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # (!\Rect2Hex1|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~1_cout\,
	combout => \Rect2Hex1|Add0~2_combout\,
	cout => \Rect2Hex1|Add0~3\);

-- Location: LCCOMB_X25_Y19_N10
\Rect2Hex1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~4_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\Rect2Hex1|Add0~3\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (\Rect2Hex1|Add0~3\ $ (GND)))
-- \Rect2Hex1|Add0~5\ = CARRY((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\Rect2Hex1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~3\,
	combout => \Rect2Hex1|Add0~4_combout\,
	cout => \Rect2Hex1|Add0~5\);

-- Location: LCCOMB_X25_Y19_N12
\Rect2Hex1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~6_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rect2Hex1|Add0~5\) # (GND))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\Rect2Hex1|Add0~5\))
-- \Rect2Hex1|Add0~7\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\Rect2Hex1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~5\,
	combout => \Rect2Hex1|Add0~6_combout\,
	cout => \Rect2Hex1|Add0~7\);

-- Location: LCCOMB_X25_Y19_N14
\Rect2Hex1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~8_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\Rect2Hex1|Add0~7\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\Rect2Hex1|Add0~7\ $ (GND)))
-- \Rect2Hex1|Add0~9\ = CARRY((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\Rect2Hex1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~7\,
	combout => \Rect2Hex1|Add0~8_combout\,
	cout => \Rect2Hex1|Add0~9\);

-- Location: LCCOMB_X25_Y19_N16
\Rect2Hex1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~10_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex1|Add0~9\) # (GND))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\Rect2Hex1|Add0~9\))
-- \Rect2Hex1|Add0~11\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\Rect2Hex1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~9\,
	combout => \Rect2Hex1|Add0~10_combout\,
	cout => \Rect2Hex1|Add0~11\);

-- Location: LCCOMB_X25_Y19_N18
\Rect2Hex1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~12_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\Rect2Hex1|Add0~11\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\Rect2Hex1|Add0~11\ $ (GND)))
-- \Rect2Hex1|Add0~13\ = CARRY((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\Rect2Hex1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~11\,
	combout => \Rect2Hex1|Add0~12_combout\,
	cout => \Rect2Hex1|Add0~13\);

-- Location: LCCOMB_X25_Y19_N20
\Rect2Hex1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~14_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex1|Add0~13\) # (GND))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\Rect2Hex1|Add0~13\))
-- \Rect2Hex1|Add0~15\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\Rect2Hex1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~13\,
	combout => \Rect2Hex1|Add0~14_combout\,
	cout => \Rect2Hex1|Add0~15\);

-- Location: LCCOMB_X25_Y19_N22
\Rect2Hex1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~16_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\Rect2Hex1|Add0~15\ & VCC)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\Rect2Hex1|Add0~15\ $ (GND)))
-- \Rect2Hex1|Add0~17\ = CARRY((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\Rect2Hex1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~15\,
	combout => \Rect2Hex1|Add0~16_combout\,
	cout => \Rect2Hex1|Add0~17\);

-- Location: LCCOMB_X25_Y19_N24
\Rect2Hex1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~18_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex1|Add0~17\) # (GND))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\Rect2Hex1|Add0~17\))
-- \Rect2Hex1|Add0~19\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\Rect2Hex1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add0~17\,
	combout => \Rect2Hex1|Add0~18_combout\,
	cout => \Rect2Hex1|Add0~19\);

-- Location: LCCOMB_X25_Y19_N26
\Rect2Hex1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add0~20_combout\ = \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ $ (\Rect2Hex1|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cin => \Rect2Hex1|Add0~19\,
	combout => \Rect2Hex1|Add0~20_combout\);

-- Location: LCCOMB_X22_Y19_N14
\Rect2Hex1|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~3_combout\ = \Rect2Hex1|Add0~16_combout\ $ (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Rect2Hex1|Add0~16_combout\,
	datad => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~3_combout\);

-- Location: LCCOMB_X22_Y19_N12
\Rect2Hex1|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~3_combout\ = (!\Rect2Hex1|LessThan4~3_combout\ & ((\Rect2Hex1|Add0~20_combout\ & (\Rect2Hex1|Add0~18_combout\ & \CoordenadasCentro|Yout[9]~_Duplicate_2_q\)) # (!\Rect2Hex1|Add0~20_combout\ & (!\Rect2Hex1|Add0~18_combout\ & 
-- !\CoordenadasCentro|Yout[9]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~20_combout\,
	datab => \Rect2Hex1|Add0~18_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan4~3_combout\,
	combout => \Rect2Hex1|LessThan2~3_combout\);

-- Location: LCCOMB_X23_Y19_N8
\Rect2Hex1|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~2_combout\ = \Rect2Hex1|Add0~14_combout\ $ (\CoordenadasCentro|Yout[7]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~14_combout\,
	datad => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~2_combout\);

-- Location: LCCOMB_X22_Y19_N22
\Rect2Hex1|LessThan4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~14_combout\ = (\Rect2Hex1|LessThan2~3_combout\ & (!\Rect2Hex1|LessThan4~2_combout\ & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & !\Rect2Hex1|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan2~3_combout\,
	datab => \Rect2Hex1|LessThan4~2_combout\,
	datac => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Add0~12_combout\,
	combout => \Rect2Hex1|LessThan4~14_combout\);

-- Location: LCCOMB_X22_Y19_N4
\Rect2Hex1|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~2_combout\ = (\Rect2Hex1|Add0~20_combout\ & (\Rect2Hex1|Add0~18_combout\ & \CoordenadasCentro|Yout[9]~_Duplicate_2_q\)) # (!\Rect2Hex1|Add0~20_combout\ & (!\Rect2Hex1|Add0~18_combout\ & !\CoordenadasCentro|Yout[9]~_Duplicate_2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~20_combout\,
	datab => \Rect2Hex1|Add0~18_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan2~2_combout\);

-- Location: LCCOMB_X22_Y19_N18
\Rect2Hex1|LessThan4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~11_combout\ = (!\Rect2Hex1|Add0~16_combout\ & (\Rect2Hex1|LessThan2~2_combout\ & \CoordenadasCentro|Yout[8]~_Duplicate_2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~16_combout\,
	datac => \Rect2Hex1|LessThan2~2_combout\,
	datad => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~11_combout\);

-- Location: LCCOMB_X22_Y17_N6
\Rect2Hex1|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~0_combout\ = (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	combout => \Rect2Hex1|LessThan3~0_combout\);

-- Location: LCCOMB_X22_Y17_N8
\Rect2Hex1|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~1_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & \CoordenadasCentro|Yout[3]~_Duplicate_2_q\))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- ((\CoordenadasCentro|Yout[3]~_Duplicate_2_q\) # ((\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan3~1_combout\);

-- Location: LCCOMB_X22_Y17_N20
\Rect2Hex1|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~3_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ $ 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & 
-- (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ $ (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan3~3_combout\);

-- Location: LCCOMB_X24_Y17_N0
\Rect2Hex1|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~4_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & \CoordenadasCentro|Yout[0]~_Duplicate_2_q\))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\) # 
-- ((!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \CoordenadasCentro|Yout[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datac => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan3~4_combout\);

-- Location: LCCOMB_X22_Y17_N22
\Rect2Hex1|LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~5_combout\ = (\Rect2Hex1|LessThan3~3_combout\ & \Rect2Hex1|LessThan3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|LessThan3~3_combout\,
	datad => \Rect2Hex1|LessThan3~4_combout\,
	combout => \Rect2Hex1|LessThan3~5_combout\);

-- Location: LCCOMB_X22_Y17_N2
\Rect2Hex1|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~2_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\) # 
-- ((\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	combout => \Rect2Hex1|LessThan3~2_combout\);

-- Location: LCCOMB_X22_Y17_N16
\Rect2Hex1|LessThan3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~6_combout\ = (\Rect2Hex1|LessThan3~2_combout\) # ((\Rect2Hex1|LessThan3~0_combout\ & ((\Rect2Hex1|LessThan3~1_combout\) # (\Rect2Hex1|LessThan3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan3~0_combout\,
	datab => \Rect2Hex1|LessThan3~1_combout\,
	datac => \Rect2Hex1|LessThan3~5_combout\,
	datad => \Rect2Hex1|LessThan3~2_combout\,
	combout => \Rect2Hex1|LessThan3~6_combout\);

-- Location: LCCOMB_X26_Y19_N0
\Rect2Hex1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~0_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\)))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y19_N18
\Rect2Hex1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~1_combout\ = (\Rect2Hex1|LessThan1~0_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \Rect2Hex1|LessThan1~0_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex1|LessThan1~1_combout\);

-- Location: LCCOMB_X22_Y17_N18
\Rect2Hex1|LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~7_combout\ = (\Rect2Hex1|LessThan1~1_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & \Rect2Hex1|LessThan3~6_combout\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\CoordenadasCentro|Yout[6]~_Duplicate_2_q\) # (\Rect2Hex1|LessThan3~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datac => \Rect2Hex1|LessThan3~6_combout\,
	datad => \Rect2Hex1|LessThan1~1_combout\,
	combout => \Rect2Hex1|LessThan3~7_combout\);

-- Location: LCCOMB_X23_Y19_N2
\Rect2Hex1|LessThan4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~12_combout\ = (\Rect2Hex1|Add0~20_combout\ & ((!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\) # (!\Rect2Hex1|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~18_combout\,
	datab => \Rect2Hex1|Add0~20_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~12_combout\);

-- Location: LCCOMB_X23_Y19_N4
\Rect2Hex1|LessThan4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~13_combout\ = (\Rect2Hex1|LessThan4~12_combout\) # ((!\Rect2Hex1|Add0~14_combout\ & (\Rect2Hex1|LessThan2~3_combout\ & \CoordenadasCentro|Yout[7]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~14_combout\,
	datab => \Rect2Hex1|LessThan4~12_combout\,
	datac => \Rect2Hex1|LessThan2~3_combout\,
	datad => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~13_combout\);

-- Location: LCCOMB_X22_Y19_N8
\Rect2Hex1|cuadrante~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|cuadrante~1_combout\ = (\Rect2Hex1|LessThan4~14_combout\) # ((\Rect2Hex1|LessThan4~11_combout\) # ((\Rect2Hex1|LessThan3~7_combout\) # (\Rect2Hex1|LessThan4~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan4~14_combout\,
	datab => \Rect2Hex1|LessThan4~11_combout\,
	datac => \Rect2Hex1|LessThan3~7_combout\,
	datad => \Rect2Hex1|LessThan4~13_combout\,
	combout => \Rect2Hex1|cuadrante~1_combout\);

-- Location: LCCOMB_X25_Y19_N0
\Rect2Hex1|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~4_combout\ = (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (((\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & !\Rect2Hex1|Add0~8_combout\)) # (!\Rect2Hex1|Add0~10_combout\))) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & 
-- (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (!\Rect2Hex1|Add0~8_combout\ & !\Rect2Hex1|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Add0~8_combout\,
	datad => \Rect2Hex1|Add0~10_combout\,
	combout => \Rect2Hex1|LessThan4~4_combout\);

-- Location: LCCOMB_X25_Y19_N2
\Rect2Hex1|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~5_combout\ = (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Rect2Hex1|Add0~8_combout\ & (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add0~10_combout\)))) # (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & 
-- (!\Rect2Hex1|Add0~8_combout\ & (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Add0~8_combout\,
	datad => \Rect2Hex1|Add0~10_combout\,
	combout => \Rect2Hex1|LessThan4~5_combout\);

-- Location: LCCOMB_X24_Y19_N2
\Rect2Hex1|LessThan4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~8_combout\ = (\Rect2Hex1|Add0~6_combout\ & (!\Rect2Hex1|Add0~4_combout\ & (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & \CoordenadasCentro|Yout[2]~_Duplicate_2_q\))) # (!\Rect2Hex1|Add0~6_combout\ & 
-- ((\CoordenadasCentro|Yout[3]~_Duplicate_2_q\) # ((!\Rect2Hex1|Add0~4_combout\ & \CoordenadasCentro|Yout[2]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~6_combout\,
	datab => \Rect2Hex1|Add0~4_combout\,
	datac => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~8_combout\);

-- Location: LCCOMB_X24_Y18_N0
\Rect2Hex1|LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~7_combout\ = (\Rect2Hex1|Add0~2_combout\ & (\CoordenadasCentro|Yout[0]~_Duplicate_2_q\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \CoordenadasCentro|Yout[1]~_Duplicate_2_q\))) # 
-- (!\Rect2Hex1|Add0~2_combout\ & ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\) # ((\CoordenadasCentro|Yout[0]~_Duplicate_2_q\ & !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~2_combout\,
	datab => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~7_combout\);

-- Location: LCCOMB_X24_Y19_N0
\Rect2Hex1|LessThan4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~6_combout\ = (\Rect2Hex1|Add0~6_combout\ & (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (\Rect2Hex1|Add0~4_combout\ $ (!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\)))) # (!\Rect2Hex1|Add0~6_combout\ & 
-- (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (\Rect2Hex1|Add0~4_combout\ $ (!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~6_combout\,
	datab => \Rect2Hex1|Add0~4_combout\,
	datac => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan4~6_combout\);

-- Location: LCCOMB_X24_Y19_N26
\Rect2Hex1|LessThan4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~9_combout\ = (\Rect2Hex1|LessThan4~5_combout\ & ((\Rect2Hex1|LessThan4~8_combout\) # ((\Rect2Hex1|LessThan4~7_combout\ & \Rect2Hex1|LessThan4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan4~5_combout\,
	datab => \Rect2Hex1|LessThan4~8_combout\,
	datac => \Rect2Hex1|LessThan4~7_combout\,
	datad => \Rect2Hex1|LessThan4~6_combout\,
	combout => \Rect2Hex1|LessThan4~9_combout\);

-- Location: LCCOMB_X25_Y19_N4
\Rect2Hex1|LessThan4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~16_combout\ = (\Rect2Hex1|LessThan4~4_combout\ & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (((!\Rect2Hex1|Add0~12_combout\))))) # (!\Rect2Hex1|LessThan4~4_combout\ & (\Rect2Hex1|LessThan4~9_combout\ & 
-- (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datab => \Rect2Hex1|LessThan4~4_combout\,
	datac => \Rect2Hex1|LessThan4~9_combout\,
	datad => \Rect2Hex1|Add0~12_combout\,
	combout => \Rect2Hex1|LessThan4~16_combout\);

-- Location: LCCOMB_X22_Y19_N24
\Rect2Hex1|LessThan4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~10_combout\ = (\Rect2Hex1|LessThan4~16_combout\ & (\Rect2Hex1|LessThan2~2_combout\ & (!\Rect2Hex1|LessThan4~2_combout\ & !\Rect2Hex1|LessThan4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan4~16_combout\,
	datab => \Rect2Hex1|LessThan2~2_combout\,
	datac => \Rect2Hex1|LessThan4~2_combout\,
	datad => \Rect2Hex1|LessThan4~3_combout\,
	combout => \Rect2Hex1|LessThan4~10_combout\);

-- Location: LCCOMB_X22_Y19_N10
\Rect2Hex1|cuadrante~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|cuadrante~2_combout\ = (!\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|LessThan3~10_combout\) # ((\Rect2Hex1|cuadrante~1_combout\) # (\Rect2Hex1|LessThan4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan3~10_combout\,
	datab => \Rect2Hex1|LessThan0~2_combout\,
	datac => \Rect2Hex1|cuadrante~1_combout\,
	datad => \Rect2Hex1|LessThan4~10_combout\,
	combout => \Rect2Hex1|cuadrante~2_combout\);

-- Location: LCCOMB_X22_Y19_N6
\Rect2Hex1|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~9_combout\ = (\Rect2Hex1|LessThan2~3_combout\ & (!\Rect2Hex1|LessThan4~2_combout\ & (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & \Rect2Hex1|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan2~3_combout\,
	datab => \Rect2Hex1|LessThan4~2_combout\,
	datac => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Add0~12_combout\,
	combout => \Rect2Hex1|LessThan2~9_combout\);

-- Location: LCCOMB_X25_Y19_N28
\Rect2Hex1|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~4_combout\ = (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Rect2Hex1|Add0~8_combout\ & \Rect2Hex1|Add0~10_combout\))) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & 
-- ((\Rect2Hex1|Add0~10_combout\) # ((!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & \Rect2Hex1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Add0~8_combout\,
	datad => \Rect2Hex1|Add0~10_combout\,
	combout => \Rect2Hex1|LessThan2~4_combout\);

-- Location: LCCOMB_X24_Y19_N28
\Rect2Hex1|LessThan2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~6_combout\ = (\Rect2Hex1|Add0~6_combout\ & (((\Rect2Hex1|Add0~4_combout\ & !\CoordenadasCentro|Yout[2]~_Duplicate_2_q\)) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\))) # (!\Rect2Hex1|Add0~6_combout\ & (\Rect2Hex1|Add0~4_combout\ & 
-- (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & !\CoordenadasCentro|Yout[2]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~6_combout\,
	datab => \Rect2Hex1|Add0~4_combout\,
	datac => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datad => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan2~6_combout\);

-- Location: LCCOMB_X25_Y18_N2
\Rect2Hex1|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~5_combout\ = (\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\Rect2Hex1|Add0~2_combout\ & !\CoordenadasCentro|Yout[0]~_Duplicate_2_q\))) # 
-- (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & ((\Rect2Hex1|Add0~2_combout\) # ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\CoordenadasCentro|Yout[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Add0~2_combout\,
	datad => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan2~5_combout\);

-- Location: LCCOMB_X24_Y19_N30
\Rect2Hex1|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~7_combout\ = (\Rect2Hex1|LessThan4~5_combout\ & ((\Rect2Hex1|LessThan2~6_combout\) # ((\Rect2Hex1|LessThan4~6_combout\ & \Rect2Hex1|LessThan2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan4~5_combout\,
	datab => \Rect2Hex1|LessThan4~6_combout\,
	datac => \Rect2Hex1|LessThan2~6_combout\,
	datad => \Rect2Hex1|LessThan2~5_combout\,
	combout => \Rect2Hex1|LessThan2~7_combout\);

-- Location: LCCOMB_X25_Y19_N30
\Rect2Hex1|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~14_combout\ = (\Rect2Hex1|LessThan2~4_combout\ & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (((!\Rect2Hex1|Add0~12_combout\))))) # (!\Rect2Hex1|LessThan2~4_combout\ & (\Rect2Hex1|LessThan2~7_combout\ & 
-- (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datab => \Rect2Hex1|LessThan2~4_combout\,
	datac => \Rect2Hex1|LessThan2~7_combout\,
	datad => \Rect2Hex1|Add0~12_combout\,
	combout => \Rect2Hex1|LessThan2~14_combout\);

-- Location: LCCOMB_X22_Y19_N20
\Rect2Hex1|LessThan2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~8_combout\ = (!\Rect2Hex1|LessThan4~3_combout\ & (\Rect2Hex1|LessThan2~2_combout\ & (!\Rect2Hex1|LessThan4~2_combout\ & \Rect2Hex1|LessThan2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan4~3_combout\,
	datab => \Rect2Hex1|LessThan2~2_combout\,
	datac => \Rect2Hex1|LessThan4~2_combout\,
	datad => \Rect2Hex1|LessThan2~14_combout\,
	combout => \Rect2Hex1|LessThan2~8_combout\);

-- Location: LCCOMB_X23_Y19_N6
\Rect2Hex1|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~11_combout\ = (!\Rect2Hex1|Add0~20_combout\ & ((\Rect2Hex1|Add0~18_combout\) # (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~18_combout\,
	datab => \Rect2Hex1|Add0~20_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan2~11_combout\);

-- Location: LCCOMB_X23_Y19_N0
\Rect2Hex1|LessThan2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~12_combout\ = (\Rect2Hex1|LessThan2~11_combout\) # ((\Rect2Hex1|Add0~14_combout\ & (\Rect2Hex1|LessThan2~3_combout\ & !\CoordenadasCentro|Yout[7]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~14_combout\,
	datab => \Rect2Hex1|LessThan2~11_combout\,
	datac => \Rect2Hex1|LessThan2~3_combout\,
	datad => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan2~12_combout\);

-- Location: LCCOMB_X22_Y19_N0
\Rect2Hex1|LessThan2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~10_combout\ = (\Rect2Hex1|Add0~16_combout\ & (\Rect2Hex1|LessThan2~2_combout\ & !\CoordenadasCentro|Yout[8]~_Duplicate_2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~16_combout\,
	datac => \Rect2Hex1|LessThan2~2_combout\,
	datad => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan2~10_combout\);

-- Location: LCCOMB_X22_Y19_N2
\Rect2Hex1|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan2~13_combout\ = (\Rect2Hex1|LessThan2~9_combout\) # ((\Rect2Hex1|LessThan2~8_combout\) # ((\Rect2Hex1|LessThan2~12_combout\) # (\Rect2Hex1|LessThan2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan2~9_combout\,
	datab => \Rect2Hex1|LessThan2~8_combout\,
	datac => \Rect2Hex1|LessThan2~12_combout\,
	datad => \Rect2Hex1|LessThan2~10_combout\,
	combout => \Rect2Hex1|LessThan2~13_combout\);

-- Location: LCCOMB_X22_Y17_N28
\Rect2Hex1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~5_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (((!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & 
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	combout => \Rect2Hex1|LessThan1~5_combout\);

-- Location: LCCOMB_X22_Y17_N30
\Rect2Hex1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~7_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (((!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & 
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\CoordenadasCentro|Yout[3]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan1~7_combout\);

-- Location: LCCOMB_X24_Y17_N2
\Rect2Hex1|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~6_combout\ = (\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ 
-- & !\CoordenadasCentro|Yout[0]~_Duplicate_2_q\))) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # 
-- ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\CoordenadasCentro|Yout[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan1~6_combout\);

-- Location: LCCOMB_X22_Y17_N0
\Rect2Hex1|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~8_combout\ = (\Rect2Hex1|LessThan3~0_combout\ & ((\Rect2Hex1|LessThan1~7_combout\) # ((\Rect2Hex1|LessThan3~3_combout\ & \Rect2Hex1|LessThan1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan3~0_combout\,
	datab => \Rect2Hex1|LessThan3~3_combout\,
	datac => \Rect2Hex1|LessThan1~7_combout\,
	datad => \Rect2Hex1|LessThan1~6_combout\,
	combout => \Rect2Hex1|LessThan1~8_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Rect2Hex1|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~9_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\Rect2Hex1|LessThan1~5_combout\) # ((\Rect2Hex1|LessThan1~8_combout\) # (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & ((\Rect2Hex1|LessThan1~5_combout\) # (\Rect2Hex1|LessThan1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Rect2Hex1|LessThan1~5_combout\,
	datac => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan1~8_combout\,
	combout => \Rect2Hex1|LessThan1~9_combout\);

-- Location: LCCOMB_X26_Y19_N24
\Rect2Hex1|LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~11_combout\ = \CoordenadasCentro|Yout[7]~_Duplicate_2_q\ $ (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	combout => \Rect2Hex1|LessThan3~11_combout\);

-- Location: LCCOMB_X26_Y19_N10
\Rect2Hex1|LessThan1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~10_combout\ = (\Rect2Hex1|LessThan1~9_combout\ & (!\Rect2Hex1|LessThan3~11_combout\ & (\Rect2Hex1|LessThan1~2_combout\ & \Rect2Hex1|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan1~9_combout\,
	datab => \Rect2Hex1|LessThan3~11_combout\,
	datac => \Rect2Hex1|LessThan1~2_combout\,
	datad => \Rect2Hex1|LessThan1~4_combout\,
	combout => \Rect2Hex1|LessThan1~10_combout\);

-- Location: LCCOMB_X26_Y19_N16
\Rect2Hex1|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~13_combout\ = (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- !\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datab => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datac => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	combout => \Rect2Hex1|LessThan1~13_combout\);

-- Location: LCCOMB_X26_Y19_N28
\Rect2Hex1|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~11_combout\ = (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\CoordenadasCentro|Yout[9]~_Duplicate_2_q\) # 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex1|LessThan1~11_combout\);

-- Location: LCCOMB_X26_Y19_N22
\Rect2Hex1|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~12_combout\ = (\Rect2Hex1|LessThan1~11_combout\) # ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\Rect2Hex1|LessThan1~3_combout\ & !\CoordenadasCentro|Yout[7]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rect2Hex1|LessThan1~3_combout\,
	datac => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan1~11_combout\,
	combout => \Rect2Hex1|LessThan1~12_combout\);

-- Location: LCCOMB_X26_Y19_N2
\Rect2Hex1|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan1~14_combout\ = (\Rect2Hex1|LessThan1~10_combout\) # ((\Rect2Hex1|LessThan1~12_combout\) # ((\Rect2Hex1|LessThan1~13_combout\ & \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan1~10_combout\,
	datab => \Rect2Hex1|LessThan1~13_combout\,
	datac => \Rect2Hex1|LessThan1~12_combout\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \Rect2Hex1|LessThan1~14_combout\);

-- Location: LCCOMB_X22_Y18_N14
\Rect2Hex1|radio~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio~8_combout\ = (\Rect2Hex1|cuadrante~2_combout\) # ((\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|LessThan2~13_combout\) # (\Rect2Hex1|LessThan1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|cuadrante~2_combout\,
	datac => \Rect2Hex1|LessThan2~13_combout\,
	datad => \Rect2Hex1|LessThan1~14_combout\,
	combout => \Rect2Hex1|radio~8_combout\);

-- Location: LCCOMB_X25_Y18_N10
\Rect2Hex1|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~1_cout\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \CoordenadasCentro|Yout[0]~_Duplicate_2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datad => VCC,
	cout => \Rect2Hex1|Add2~1_cout\);

-- Location: LCCOMB_X25_Y18_N12
\Rect2Hex1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~2_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (\Rect2Hex1|Add2~1_cout\ & VCC)) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & 
-- (!\Rect2Hex1|Add2~1_cout\)))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (!\Rect2Hex1|Add2~1_cout\)) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & 
-- ((\Rect2Hex1|Add2~1_cout\) # (GND)))))
-- \Rect2Hex1|Add2~3\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & !\Rect2Hex1|Add2~1_cout\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\Rect2Hex1|Add2~1_cout\) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~1_cout\,
	combout => \Rect2Hex1|Add2~2_combout\,
	cout => \Rect2Hex1|Add2~3\);

-- Location: LCCOMB_X25_Y18_N14
\Rect2Hex1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~4_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add2~3\)))) # (GND)
-- \Rect2Hex1|Add2~5\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\CoordenadasCentro|Yout[2]~_Duplicate_2_q\) # (!\Rect2Hex1|Add2~3\))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & !\Rect2Hex1|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~3\,
	combout => \Rect2Hex1|Add2~4_combout\,
	cout => \Rect2Hex1|Add2~5\);

-- Location: LCCOMB_X25_Y18_N16
\Rect2Hex1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~6_combout\ = (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\Rect2Hex1|Add2~5\ & VCC)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\Rect2Hex1|Add2~5\)))) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\Rect2Hex1|Add2~5\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rect2Hex1|Add2~5\) # (GND)))))
-- \Rect2Hex1|Add2~7\ = CARRY((\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\Rect2Hex1|Add2~5\)) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & 
-- ((!\Rect2Hex1|Add2~5\) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~5\,
	combout => \Rect2Hex1|Add2~6_combout\,
	cout => \Rect2Hex1|Add2~7\);

-- Location: LCCOMB_X25_Y18_N18
\Rect2Hex1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~8_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add2~7\)))) # (GND)
-- \Rect2Hex1|Add2~9\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\CoordenadasCentro|Yout[4]~_Duplicate_2_q\) # (!\Rect2Hex1|Add2~7\))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & !\Rect2Hex1|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~7\,
	combout => \Rect2Hex1|Add2~8_combout\,
	cout => \Rect2Hex1|Add2~9\);

-- Location: LCCOMB_X25_Y18_N20
\Rect2Hex1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~10_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (\Rect2Hex1|Add2~9\ & VCC)) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & 
-- (!\Rect2Hex1|Add2~9\)))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (!\Rect2Hex1|Add2~9\)) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & 
-- ((\Rect2Hex1|Add2~9\) # (GND)))))
-- \Rect2Hex1|Add2~11\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & !\Rect2Hex1|Add2~9\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((!\Rect2Hex1|Add2~9\) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~9\,
	combout => \Rect2Hex1|Add2~10_combout\,
	cout => \Rect2Hex1|Add2~11\);

-- Location: LCCOMB_X25_Y18_N22
\Rect2Hex1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~12_combout\ = ((\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ $ (!\Rect2Hex1|Add2~11\)))) # (GND)
-- \Rect2Hex1|Add2~13\ = CARRY((\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (!\Rect2Hex1|Add2~11\))) # (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\Rect2Hex1|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~11\,
	combout => \Rect2Hex1|Add2~12_combout\,
	cout => \Rect2Hex1|Add2~13\);

-- Location: LCCOMB_X25_Y18_N24
\Rect2Hex1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~14_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (\Rect2Hex1|Add2~13\ & VCC)) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & 
-- (!\Rect2Hex1|Add2~13\)))) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (!\Rect2Hex1|Add2~13\)) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & 
-- ((\Rect2Hex1|Add2~13\) # (GND)))))
-- \Rect2Hex1|Add2~15\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & !\Rect2Hex1|Add2~13\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((!\Rect2Hex1|Add2~13\) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~13\,
	combout => \Rect2Hex1|Add2~14_combout\,
	cout => \Rect2Hex1|Add2~15\);

-- Location: LCCOMB_X25_Y18_N26
\Rect2Hex1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~16_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add2~15\)))) # (GND)
-- \Rect2Hex1|Add2~17\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\CoordenadasCentro|Yout[8]~_Duplicate_2_q\) # (!\Rect2Hex1|Add2~15\))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & !\Rect2Hex1|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datab => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~15\,
	combout => \Rect2Hex1|Add2~16_combout\,
	cout => \Rect2Hex1|Add2~17\);

-- Location: LCCOMB_X25_Y18_N28
\Rect2Hex1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~18_combout\ = (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\Rect2Hex1|Add2~17\ & VCC)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\Rect2Hex1|Add2~17\)))) # (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ 
-- & (!\Rect2Hex1|Add2~17\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex1|Add2~17\) # (GND)))))
-- \Rect2Hex1|Add2~19\ = CARRY((\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\Rect2Hex1|Add2~17\)) # (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & 
-- ((!\Rect2Hex1|Add2~17\) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add2~17\,
	combout => \Rect2Hex1|Add2~18_combout\,
	cout => \Rect2Hex1|Add2~19\);

-- Location: LCCOMB_X25_Y18_N30
\Rect2Hex1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add2~20_combout\ = \CoordenadasCentro|Yout[9]~_Duplicate_2_q\ $ (\Rect2Hex1|Add2~19\ $ (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cin => \Rect2Hex1|Add2~19\,
	combout => \Rect2Hex1|Add2~20_combout\);

-- Location: LCCOMB_X23_Y19_N10
\Rect2Hex1|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~1_cout\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \CoordenadasCentro|Yout[0]~_Duplicate_2_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datad => VCC,
	cout => \Rect2Hex1|Add3~1_cout\);

-- Location: LCCOMB_X23_Y19_N12
\Rect2Hex1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~2_combout\ = (\Rect2Hex1|Add0~2_combout\ & ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (\Rect2Hex1|Add3~1_cout\ & VCC)) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~1_cout\)))) # (!\Rect2Hex1|Add0~2_combout\ & 
-- ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~1_cout\)) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & ((\Rect2Hex1|Add3~1_cout\) # (GND)))))
-- \Rect2Hex1|Add3~3\ = CARRY((\Rect2Hex1|Add0~2_combout\ & (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & !\Rect2Hex1|Add3~1_cout\)) # (!\Rect2Hex1|Add0~2_combout\ & ((!\Rect2Hex1|Add3~1_cout\) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~2_combout\,
	datab => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~1_cout\,
	combout => \Rect2Hex1|Add3~2_combout\,
	cout => \Rect2Hex1|Add3~3\);

-- Location: LCCOMB_X23_Y19_N14
\Rect2Hex1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~4_combout\ = ((\Rect2Hex1|Add0~4_combout\ $ (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ $ (!\Rect2Hex1|Add3~3\)))) # (GND)
-- \Rect2Hex1|Add3~5\ = CARRY((\Rect2Hex1|Add0~4_combout\ & ((\CoordenadasCentro|Yout[2]~_Duplicate_2_q\) # (!\Rect2Hex1|Add3~3\))) # (!\Rect2Hex1|Add0~4_combout\ & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & !\Rect2Hex1|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~4_combout\,
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~3\,
	combout => \Rect2Hex1|Add3~4_combout\,
	cout => \Rect2Hex1|Add3~5\);

-- Location: LCCOMB_X23_Y19_N16
\Rect2Hex1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~6_combout\ = (\Rect2Hex1|Add0~6_combout\ & ((\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (\Rect2Hex1|Add3~5\ & VCC)) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~5\)))) # (!\Rect2Hex1|Add0~6_combout\ & 
-- ((\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~5\)) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & ((\Rect2Hex1|Add3~5\) # (GND)))))
-- \Rect2Hex1|Add3~7\ = CARRY((\Rect2Hex1|Add0~6_combout\ & (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & !\Rect2Hex1|Add3~5\)) # (!\Rect2Hex1|Add0~6_combout\ & ((!\Rect2Hex1|Add3~5\) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~6_combout\,
	datab => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~5\,
	combout => \Rect2Hex1|Add3~6_combout\,
	cout => \Rect2Hex1|Add3~7\);

-- Location: LCCOMB_X23_Y19_N18
\Rect2Hex1|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~8_combout\ = ((\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ $ (\Rect2Hex1|Add0~8_combout\ $ (!\Rect2Hex1|Add3~7\)))) # (GND)
-- \Rect2Hex1|Add3~9\ = CARRY((\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & ((\Rect2Hex1|Add0~8_combout\) # (!\Rect2Hex1|Add3~7\))) # (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Rect2Hex1|Add0~8_combout\ & !\Rect2Hex1|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Add0~8_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~7\,
	combout => \Rect2Hex1|Add3~8_combout\,
	cout => \Rect2Hex1|Add3~9\);

-- Location: LCCOMB_X23_Y19_N20
\Rect2Hex1|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~10_combout\ = (\Rect2Hex1|Add0~10_combout\ & ((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (\Rect2Hex1|Add3~9\ & VCC)) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~9\)))) # (!\Rect2Hex1|Add0~10_combout\ & 
-- ((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~9\)) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & ((\Rect2Hex1|Add3~9\) # (GND)))))
-- \Rect2Hex1|Add3~11\ = CARRY((\Rect2Hex1|Add0~10_combout\ & (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & !\Rect2Hex1|Add3~9\)) # (!\Rect2Hex1|Add0~10_combout\ & ((!\Rect2Hex1|Add3~9\) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~10_combout\,
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~9\,
	combout => \Rect2Hex1|Add3~10_combout\,
	cout => \Rect2Hex1|Add3~11\);

-- Location: LCCOMB_X23_Y19_N22
\Rect2Hex1|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~12_combout\ = ((\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ $ (\Rect2Hex1|Add0~12_combout\ $ (!\Rect2Hex1|Add3~11\)))) # (GND)
-- \Rect2Hex1|Add3~13\ = CARRY((\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & ((\Rect2Hex1|Add0~12_combout\) # (!\Rect2Hex1|Add3~11\))) # (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & (\Rect2Hex1|Add0~12_combout\ & !\Rect2Hex1|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Add0~12_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~11\,
	combout => \Rect2Hex1|Add3~12_combout\,
	cout => \Rect2Hex1|Add3~13\);

-- Location: LCCOMB_X23_Y19_N24
\Rect2Hex1|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~14_combout\ = (\Rect2Hex1|Add0~14_combout\ & ((\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (\Rect2Hex1|Add3~13\ & VCC)) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~13\)))) # (!\Rect2Hex1|Add0~14_combout\ & 
-- ((\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~13\)) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & ((\Rect2Hex1|Add3~13\) # (GND)))))
-- \Rect2Hex1|Add3~15\ = CARRY((\Rect2Hex1|Add0~14_combout\ & (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & !\Rect2Hex1|Add3~13\)) # (!\Rect2Hex1|Add0~14_combout\ & ((!\Rect2Hex1|Add3~13\) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~14_combout\,
	datab => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~13\,
	combout => \Rect2Hex1|Add3~14_combout\,
	cout => \Rect2Hex1|Add3~15\);

-- Location: LCCOMB_X23_Y19_N26
\Rect2Hex1|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~16_combout\ = ((\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ $ (\Rect2Hex1|Add0~16_combout\ $ (!\Rect2Hex1|Add3~15\)))) # (GND)
-- \Rect2Hex1|Add3~17\ = CARRY((\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & ((\Rect2Hex1|Add0~16_combout\) # (!\Rect2Hex1|Add3~15\))) # (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (\Rect2Hex1|Add0~16_combout\ & !\Rect2Hex1|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Add0~16_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~15\,
	combout => \Rect2Hex1|Add3~16_combout\,
	cout => \Rect2Hex1|Add3~17\);

-- Location: LCCOMB_X23_Y19_N28
\Rect2Hex1|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~18_combout\ = (\Rect2Hex1|Add0~18_combout\ & ((\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & (\Rect2Hex1|Add3~17\ & VCC)) # (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~17\)))) # (!\Rect2Hex1|Add0~18_combout\ & 
-- ((\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & (!\Rect2Hex1|Add3~17\)) # (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & ((\Rect2Hex1|Add3~17\) # (GND)))))
-- \Rect2Hex1|Add3~19\ = CARRY((\Rect2Hex1|Add0~18_combout\ & (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & !\Rect2Hex1|Add3~17\)) # (!\Rect2Hex1|Add0~18_combout\ & ((!\Rect2Hex1|Add3~17\) # (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~18_combout\,
	datab => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add3~17\,
	combout => \Rect2Hex1|Add3~18_combout\,
	cout => \Rect2Hex1|Add3~19\);

-- Location: LCCOMB_X23_Y19_N30
\Rect2Hex1|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add3~20_combout\ = \CoordenadasCentro|Yout[9]~_Duplicate_2_q\ $ (\Rect2Hex1|Add3~19\ $ (!\Rect2Hex1|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Add0~20_combout\,
	cin => \Rect2Hex1|Add3~19\,
	combout => \Rect2Hex1|Add3~20_combout\);

-- Location: LCCOMB_X22_Y18_N30
\Rect2Hex1|radio_frac[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac[4]~0_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & (((\Rect2Hex1|LessThan1~14_combout\)))) # (!\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|LessThan3~7_combout\) # ((\Rect2Hex1|LessThan3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|LessThan3~7_combout\,
	datac => \Rect2Hex1|LessThan3~10_combout\,
	datad => \Rect2Hex1|LessThan1~14_combout\,
	combout => \Rect2Hex1|radio_frac[4]~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\Rect2Hex1|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~1_cout\ = CARRY(!\CoordenadasCentro|Yout[0]~_Duplicate_2_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datad => VCC,
	cout => \Rect2Hex1|Add1~1_cout\);

-- Location: LCCOMB_X24_Y17_N6
\Rect2Hex1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~2_combout\ = (\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & ((\Rect2Hex1|Add1~1_cout\) # (GND))) # (!\CoordenadasCentro|Yout[1]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~1_cout\))
-- \Rect2Hex1|Add1~3\ = CARRY((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\) # (!\Rect2Hex1|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~1_cout\,
	combout => \Rect2Hex1|Add1~2_combout\,
	cout => \Rect2Hex1|Add1~3\);

-- Location: LCCOMB_X24_Y17_N8
\Rect2Hex1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~4_combout\ = (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~3\ & VCC)) # (!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & (\Rect2Hex1|Add1~3\ $ (GND)))
-- \Rect2Hex1|Add1~5\ = CARRY((!\CoordenadasCentro|Yout[2]~_Duplicate_2_q\ & !\Rect2Hex1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~3\,
	combout => \Rect2Hex1|Add1~4_combout\,
	cout => \Rect2Hex1|Add1~5\);

-- Location: LCCOMB_X24_Y17_N10
\Rect2Hex1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~6_combout\ = (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & ((\Rect2Hex1|Add1~5\) # (GND))) # (!\CoordenadasCentro|Yout[3]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~5\))
-- \Rect2Hex1|Add1~7\ = CARRY((\CoordenadasCentro|Yout[3]~_Duplicate_2_q\) # (!\Rect2Hex1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~5\,
	combout => \Rect2Hex1|Add1~6_combout\,
	cout => \Rect2Hex1|Add1~7\);

-- Location: LCCOMB_X24_Y17_N12
\Rect2Hex1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~8_combout\ = (\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~7\ & VCC)) # (!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & (\Rect2Hex1|Add1~7\ $ (GND)))
-- \Rect2Hex1|Add1~9\ = CARRY((!\CoordenadasCentro|Yout[4]~_Duplicate_2_q\ & !\Rect2Hex1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~7\,
	combout => \Rect2Hex1|Add1~8_combout\,
	cout => \Rect2Hex1|Add1~9\);

-- Location: LCCOMB_X24_Y17_N14
\Rect2Hex1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~10_combout\ = (\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & ((\Rect2Hex1|Add1~9\) # (GND))) # (!\CoordenadasCentro|Yout[5]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~9\))
-- \Rect2Hex1|Add1~11\ = CARRY((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\) # (!\Rect2Hex1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~9\,
	combout => \Rect2Hex1|Add1~10_combout\,
	cout => \Rect2Hex1|Add1~11\);

-- Location: LCCOMB_X24_Y17_N16
\Rect2Hex1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~12_combout\ = (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~11\ & VCC)) # (!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & (\Rect2Hex1|Add1~11\ $ (GND)))
-- \Rect2Hex1|Add1~13\ = CARRY((!\CoordenadasCentro|Yout[6]~_Duplicate_2_q\ & !\Rect2Hex1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~11\,
	combout => \Rect2Hex1|Add1~12_combout\,
	cout => \Rect2Hex1|Add1~13\);

-- Location: LCCOMB_X24_Y17_N18
\Rect2Hex1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~14_combout\ = (\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & ((\Rect2Hex1|Add1~13\) # (GND))) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~13\))
-- \Rect2Hex1|Add1~15\ = CARRY((\CoordenadasCentro|Yout[7]~_Duplicate_2_q\) # (!\Rect2Hex1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~13\,
	combout => \Rect2Hex1|Add1~14_combout\,
	cout => \Rect2Hex1|Add1~15\);

-- Location: LCCOMB_X24_Y17_N20
\Rect2Hex1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~16_combout\ = (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~15\ & VCC)) # (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (\Rect2Hex1|Add1~15\ $ (GND)))
-- \Rect2Hex1|Add1~17\ = CARRY((!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & !\Rect2Hex1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~15\,
	combout => \Rect2Hex1|Add1~16_combout\,
	cout => \Rect2Hex1|Add1~17\);

-- Location: LCCOMB_X24_Y17_N22
\Rect2Hex1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~18_combout\ = (\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & ((\Rect2Hex1|Add1~17\) # (GND))) # (!\CoordenadasCentro|Yout[9]~_Duplicate_2_q\ & (!\Rect2Hex1|Add1~17\))
-- \Rect2Hex1|Add1~19\ = CARRY((\CoordenadasCentro|Yout[9]~_Duplicate_2_q\) # (!\Rect2Hex1|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	datad => VCC,
	cin => \Rect2Hex1|Add1~17\,
	combout => \Rect2Hex1|Add1~18_combout\,
	cout => \Rect2Hex1|Add1~19\);

-- Location: LCCOMB_X24_Y17_N24
\Rect2Hex1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add1~20_combout\ = \CoordenadasCentro|Yout[9]~_Duplicate_2_q\ $ (\Rect2Hex1|Add1~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	cin => \Rect2Hex1|Add1~19\,
	combout => \Rect2Hex1|Add1~20_combout\);

-- Location: LCCOMB_X24_Y18_N10
\Rect2Hex1|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~1_cout\ = CARRY((\CoordenadasCentro|Yout[0]~_Duplicate_2_q\ & \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cout => \Rect2Hex1|Add5~1_cout\);

-- Location: LCCOMB_X24_Y18_N12
\Rect2Hex1|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~2_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\Rect2Hex1|Add1~2_combout\ & (\Rect2Hex1|Add5~1_cout\ & VCC)) # (!\Rect2Hex1|Add1~2_combout\ & (!\Rect2Hex1|Add5~1_cout\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\Rect2Hex1|Add1~2_combout\ & (!\Rect2Hex1|Add5~1_cout\)) # (!\Rect2Hex1|Add1~2_combout\ & ((\Rect2Hex1|Add5~1_cout\) # (GND)))))
-- \Rect2Hex1|Add5~3\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\Rect2Hex1|Add1~2_combout\ & !\Rect2Hex1|Add5~1_cout\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\Rect2Hex1|Add5~1_cout\) # (!\Rect2Hex1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \Rect2Hex1|Add1~2_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~1_cout\,
	combout => \Rect2Hex1|Add5~2_combout\,
	cout => \Rect2Hex1|Add5~3\);

-- Location: LCCOMB_X24_Y18_N14
\Rect2Hex1|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~4_combout\ = ((\Rect2Hex1|Add1~4_combout\ $ (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (!\Rect2Hex1|Add5~3\)))) # (GND)
-- \Rect2Hex1|Add5~5\ = CARRY((\Rect2Hex1|Add1~4_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\Rect2Hex1|Add5~3\))) # (!\Rect2Hex1|Add1~4_combout\ & 
-- (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\Rect2Hex1|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add1~4_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~3\,
	combout => \Rect2Hex1|Add5~4_combout\,
	cout => \Rect2Hex1|Add5~5\);

-- Location: LCCOMB_X24_Y18_N16
\Rect2Hex1|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~6_combout\ = (\Rect2Hex1|Add1~6_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\Rect2Hex1|Add5~5\ & VCC)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\Rect2Hex1|Add5~5\)))) # (!\Rect2Hex1|Add1~6_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\Rect2Hex1|Add5~5\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rect2Hex1|Add5~5\) # (GND)))))
-- \Rect2Hex1|Add5~7\ = CARRY((\Rect2Hex1|Add1~6_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\Rect2Hex1|Add5~5\)) # (!\Rect2Hex1|Add1~6_combout\ & ((!\Rect2Hex1|Add5~5\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add1~6_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~5\,
	combout => \Rect2Hex1|Add5~6_combout\,
	cout => \Rect2Hex1|Add5~7\);

-- Location: LCCOMB_X24_Y18_N18
\Rect2Hex1|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~8_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\Rect2Hex1|Add1~8_combout\ $ (!\Rect2Hex1|Add5~7\)))) # (GND)
-- \Rect2Hex1|Add5~9\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\Rect2Hex1|Add1~8_combout\) # (!\Rect2Hex1|Add5~7\))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\Rect2Hex1|Add1~8_combout\ & !\Rect2Hex1|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \Rect2Hex1|Add1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~7\,
	combout => \Rect2Hex1|Add5~8_combout\,
	cout => \Rect2Hex1|Add5~9\);

-- Location: LCCOMB_X24_Y18_N20
\Rect2Hex1|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~10_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex1|Add1~10_combout\ & (\Rect2Hex1|Add5~9\ & VCC)) # (!\Rect2Hex1|Add1~10_combout\ & (!\Rect2Hex1|Add5~9\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex1|Add1~10_combout\ & (!\Rect2Hex1|Add5~9\)) # (!\Rect2Hex1|Add1~10_combout\ & ((\Rect2Hex1|Add5~9\) # (GND)))))
-- \Rect2Hex1|Add5~11\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\Rect2Hex1|Add1~10_combout\ & !\Rect2Hex1|Add5~9\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((!\Rect2Hex1|Add5~9\) # (!\Rect2Hex1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datab => \Rect2Hex1|Add1~10_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~9\,
	combout => \Rect2Hex1|Add5~10_combout\,
	cout => \Rect2Hex1|Add5~11\);

-- Location: LCCOMB_X24_Y18_N22
\Rect2Hex1|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~12_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ $ (\Rect2Hex1|Add1~12_combout\ $ (!\Rect2Hex1|Add5~11\)))) # (GND)
-- \Rect2Hex1|Add5~13\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\Rect2Hex1|Add1~12_combout\) # (!\Rect2Hex1|Add5~11\))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\Rect2Hex1|Add1~12_combout\ & !\Rect2Hex1|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Rect2Hex1|Add1~12_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~11\,
	combout => \Rect2Hex1|Add5~12_combout\,
	cout => \Rect2Hex1|Add5~13\);

-- Location: LCCOMB_X24_Y18_N24
\Rect2Hex1|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~14_combout\ = (\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex1|Add1~14_combout\ & (\Rect2Hex1|Add5~13\ & VCC)) # (!\Rect2Hex1|Add1~14_combout\ & (!\Rect2Hex1|Add5~13\)))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex1|Add1~14_combout\ & (!\Rect2Hex1|Add5~13\)) # (!\Rect2Hex1|Add1~14_combout\ & ((\Rect2Hex1|Add5~13\) # (GND)))))
-- \Rect2Hex1|Add5~15\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\Rect2Hex1|Add1~14_combout\ & !\Rect2Hex1|Add5~13\)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((!\Rect2Hex1|Add5~13\) # (!\Rect2Hex1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rect2Hex1|Add1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~13\,
	combout => \Rect2Hex1|Add5~14_combout\,
	cout => \Rect2Hex1|Add5~15\);

-- Location: LCCOMB_X24_Y18_N26
\Rect2Hex1|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~16_combout\ = ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (\Rect2Hex1|Add1~16_combout\ $ (!\Rect2Hex1|Add5~15\)))) # (GND)
-- \Rect2Hex1|Add5~17\ = CARRY((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\Rect2Hex1|Add1~16_combout\) # (!\Rect2Hex1|Add5~15\))) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\Rect2Hex1|Add1~16_combout\ & !\Rect2Hex1|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datab => \Rect2Hex1|Add1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~15\,
	combout => \Rect2Hex1|Add5~16_combout\,
	cout => \Rect2Hex1|Add5~17\);

-- Location: LCCOMB_X24_Y18_N28
\Rect2Hex1|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~18_combout\ = (\Rect2Hex1|Add1~18_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\Rect2Hex1|Add5~17\ & VCC)) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\Rect2Hex1|Add5~17\)))) # (!\Rect2Hex1|Add1~18_combout\ & ((\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\Rect2Hex1|Add5~17\)) # (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex1|Add5~17\) # (GND)))))
-- \Rect2Hex1|Add5~19\ = CARRY((\Rect2Hex1|Add1~18_combout\ & (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\Rect2Hex1|Add5~17\)) # (!\Rect2Hex1|Add1~18_combout\ & ((!\Rect2Hex1|Add5~17\) # 
-- (!\Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add1~18_combout\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add5~17\,
	combout => \Rect2Hex1|Add5~18_combout\,
	cout => \Rect2Hex1|Add5~19\);

-- Location: LCCOMB_X24_Y18_N30
\Rect2Hex1|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add5~20_combout\ = \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ $ (\Rect2Hex1|Add5~19\ $ (!\Rect2Hex1|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => \Rect2Hex1|Add1~20_combout\,
	cin => \Rect2Hex1|Add5~19\,
	combout => \Rect2Hex1|Add5~20_combout\);

-- Location: LCCOMB_X23_Y18_N20
\Rect2Hex1|radio_frac~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~20_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\ & (((\Rect2Hex1|LessThan0~2_combout\)))) # (!\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add3~20_combout\)) # 
-- (!\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add5~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add3~20_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add5~20_combout\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio_frac~20_combout\);

-- Location: LCCOMB_X24_Y19_N4
\Rect2Hex1|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~1_cout\ = CARRY((\CoordenadasCentro|Yout[0]~_Duplicate_2_q\ & \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cout => \Rect2Hex1|Add4~1_cout\);

-- Location: LCCOMB_X24_Y19_N6
\Rect2Hex1|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~2_combout\ = (\Rect2Hex1|Add0~2_combout\ & ((\Rect2Hex1|Add1~2_combout\ & (\Rect2Hex1|Add4~1_cout\ & VCC)) # (!\Rect2Hex1|Add1~2_combout\ & (!\Rect2Hex1|Add4~1_cout\)))) # (!\Rect2Hex1|Add0~2_combout\ & ((\Rect2Hex1|Add1~2_combout\ & 
-- (!\Rect2Hex1|Add4~1_cout\)) # (!\Rect2Hex1|Add1~2_combout\ & ((\Rect2Hex1|Add4~1_cout\) # (GND)))))
-- \Rect2Hex1|Add4~3\ = CARRY((\Rect2Hex1|Add0~2_combout\ & (!\Rect2Hex1|Add1~2_combout\ & !\Rect2Hex1|Add4~1_cout\)) # (!\Rect2Hex1|Add0~2_combout\ & ((!\Rect2Hex1|Add4~1_cout\) # (!\Rect2Hex1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~2_combout\,
	datab => \Rect2Hex1|Add1~2_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~1_cout\,
	combout => \Rect2Hex1|Add4~2_combout\,
	cout => \Rect2Hex1|Add4~3\);

-- Location: LCCOMB_X24_Y19_N8
\Rect2Hex1|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~4_combout\ = ((\Rect2Hex1|Add0~4_combout\ $ (\Rect2Hex1|Add1~4_combout\ $ (!\Rect2Hex1|Add4~3\)))) # (GND)
-- \Rect2Hex1|Add4~5\ = CARRY((\Rect2Hex1|Add0~4_combout\ & ((\Rect2Hex1|Add1~4_combout\) # (!\Rect2Hex1|Add4~3\))) # (!\Rect2Hex1|Add0~4_combout\ & (\Rect2Hex1|Add1~4_combout\ & !\Rect2Hex1|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~4_combout\,
	datab => \Rect2Hex1|Add1~4_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~3\,
	combout => \Rect2Hex1|Add4~4_combout\,
	cout => \Rect2Hex1|Add4~5\);

-- Location: LCCOMB_X24_Y19_N10
\Rect2Hex1|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~6_combout\ = (\Rect2Hex1|Add0~6_combout\ & ((\Rect2Hex1|Add1~6_combout\ & (\Rect2Hex1|Add4~5\ & VCC)) # (!\Rect2Hex1|Add1~6_combout\ & (!\Rect2Hex1|Add4~5\)))) # (!\Rect2Hex1|Add0~6_combout\ & ((\Rect2Hex1|Add1~6_combout\ & 
-- (!\Rect2Hex1|Add4~5\)) # (!\Rect2Hex1|Add1~6_combout\ & ((\Rect2Hex1|Add4~5\) # (GND)))))
-- \Rect2Hex1|Add4~7\ = CARRY((\Rect2Hex1|Add0~6_combout\ & (!\Rect2Hex1|Add1~6_combout\ & !\Rect2Hex1|Add4~5\)) # (!\Rect2Hex1|Add0~6_combout\ & ((!\Rect2Hex1|Add4~5\) # (!\Rect2Hex1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~6_combout\,
	datab => \Rect2Hex1|Add1~6_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~5\,
	combout => \Rect2Hex1|Add4~6_combout\,
	cout => \Rect2Hex1|Add4~7\);

-- Location: LCCOMB_X24_Y19_N12
\Rect2Hex1|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~8_combout\ = ((\Rect2Hex1|Add0~8_combout\ $ (\Rect2Hex1|Add1~8_combout\ $ (!\Rect2Hex1|Add4~7\)))) # (GND)
-- \Rect2Hex1|Add4~9\ = CARRY((\Rect2Hex1|Add0~8_combout\ & ((\Rect2Hex1|Add1~8_combout\) # (!\Rect2Hex1|Add4~7\))) # (!\Rect2Hex1|Add0~8_combout\ & (\Rect2Hex1|Add1~8_combout\ & !\Rect2Hex1|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~8_combout\,
	datab => \Rect2Hex1|Add1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~7\,
	combout => \Rect2Hex1|Add4~8_combout\,
	cout => \Rect2Hex1|Add4~9\);

-- Location: LCCOMB_X24_Y19_N14
\Rect2Hex1|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~10_combout\ = (\Rect2Hex1|Add1~10_combout\ & ((\Rect2Hex1|Add0~10_combout\ & (\Rect2Hex1|Add4~9\ & VCC)) # (!\Rect2Hex1|Add0~10_combout\ & (!\Rect2Hex1|Add4~9\)))) # (!\Rect2Hex1|Add1~10_combout\ & ((\Rect2Hex1|Add0~10_combout\ & 
-- (!\Rect2Hex1|Add4~9\)) # (!\Rect2Hex1|Add0~10_combout\ & ((\Rect2Hex1|Add4~9\) # (GND)))))
-- \Rect2Hex1|Add4~11\ = CARRY((\Rect2Hex1|Add1~10_combout\ & (!\Rect2Hex1|Add0~10_combout\ & !\Rect2Hex1|Add4~9\)) # (!\Rect2Hex1|Add1~10_combout\ & ((!\Rect2Hex1|Add4~9\) # (!\Rect2Hex1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add1~10_combout\,
	datab => \Rect2Hex1|Add0~10_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~9\,
	combout => \Rect2Hex1|Add4~10_combout\,
	cout => \Rect2Hex1|Add4~11\);

-- Location: LCCOMB_X24_Y19_N16
\Rect2Hex1|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~12_combout\ = ((\Rect2Hex1|Add1~12_combout\ $ (\Rect2Hex1|Add0~12_combout\ $ (!\Rect2Hex1|Add4~11\)))) # (GND)
-- \Rect2Hex1|Add4~13\ = CARRY((\Rect2Hex1|Add1~12_combout\ & ((\Rect2Hex1|Add0~12_combout\) # (!\Rect2Hex1|Add4~11\))) # (!\Rect2Hex1|Add1~12_combout\ & (\Rect2Hex1|Add0~12_combout\ & !\Rect2Hex1|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add1~12_combout\,
	datab => \Rect2Hex1|Add0~12_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~11\,
	combout => \Rect2Hex1|Add4~12_combout\,
	cout => \Rect2Hex1|Add4~13\);

-- Location: LCCOMB_X24_Y19_N18
\Rect2Hex1|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~14_combout\ = (\Rect2Hex1|Add0~14_combout\ & ((\Rect2Hex1|Add1~14_combout\ & (\Rect2Hex1|Add4~13\ & VCC)) # (!\Rect2Hex1|Add1~14_combout\ & (!\Rect2Hex1|Add4~13\)))) # (!\Rect2Hex1|Add0~14_combout\ & ((\Rect2Hex1|Add1~14_combout\ & 
-- (!\Rect2Hex1|Add4~13\)) # (!\Rect2Hex1|Add1~14_combout\ & ((\Rect2Hex1|Add4~13\) # (GND)))))
-- \Rect2Hex1|Add4~15\ = CARRY((\Rect2Hex1|Add0~14_combout\ & (!\Rect2Hex1|Add1~14_combout\ & !\Rect2Hex1|Add4~13\)) # (!\Rect2Hex1|Add0~14_combout\ & ((!\Rect2Hex1|Add4~13\) # (!\Rect2Hex1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~14_combout\,
	datab => \Rect2Hex1|Add1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~13\,
	combout => \Rect2Hex1|Add4~14_combout\,
	cout => \Rect2Hex1|Add4~15\);

-- Location: LCCOMB_X24_Y19_N20
\Rect2Hex1|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~16_combout\ = ((\Rect2Hex1|Add0~16_combout\ $ (\Rect2Hex1|Add1~16_combout\ $ (!\Rect2Hex1|Add4~15\)))) # (GND)
-- \Rect2Hex1|Add4~17\ = CARRY((\Rect2Hex1|Add0~16_combout\ & ((\Rect2Hex1|Add1~16_combout\) # (!\Rect2Hex1|Add4~15\))) # (!\Rect2Hex1|Add0~16_combout\ & (\Rect2Hex1|Add1~16_combout\ & !\Rect2Hex1|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add0~16_combout\,
	datab => \Rect2Hex1|Add1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~15\,
	combout => \Rect2Hex1|Add4~16_combout\,
	cout => \Rect2Hex1|Add4~17\);

-- Location: LCCOMB_X24_Y19_N22
\Rect2Hex1|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~18_combout\ = (\Rect2Hex1|Add1~18_combout\ & ((\Rect2Hex1|Add0~18_combout\ & (\Rect2Hex1|Add4~17\ & VCC)) # (!\Rect2Hex1|Add0~18_combout\ & (!\Rect2Hex1|Add4~17\)))) # (!\Rect2Hex1|Add1~18_combout\ & ((\Rect2Hex1|Add0~18_combout\ & 
-- (!\Rect2Hex1|Add4~17\)) # (!\Rect2Hex1|Add0~18_combout\ & ((\Rect2Hex1|Add4~17\) # (GND)))))
-- \Rect2Hex1|Add4~19\ = CARRY((\Rect2Hex1|Add1~18_combout\ & (!\Rect2Hex1|Add0~18_combout\ & !\Rect2Hex1|Add4~17\)) # (!\Rect2Hex1|Add1~18_combout\ & ((!\Rect2Hex1|Add4~17\) # (!\Rect2Hex1|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add1~18_combout\,
	datab => \Rect2Hex1|Add0~18_combout\,
	datad => VCC,
	cin => \Rect2Hex1|Add4~17\,
	combout => \Rect2Hex1|Add4~18_combout\,
	cout => \Rect2Hex1|Add4~19\);

-- Location: LCCOMB_X24_Y19_N24
\Rect2Hex1|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add4~20_combout\ = \Rect2Hex1|Add1~20_combout\ $ (\Rect2Hex1|Add4~19\ $ (!\Rect2Hex1|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|Add1~20_combout\,
	datad => \Rect2Hex1|Add0~20_combout\,
	cin => \Rect2Hex1|Add4~19\,
	combout => \Rect2Hex1|Add4~20_combout\);

-- Location: LCCOMB_X23_Y18_N4
\Rect2Hex1|radio_frac~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~21_combout\ = (\Rect2Hex1|radio_frac~20_combout\ & ((\Rect2Hex1|Add2~20_combout\) # ((!\Rect2Hex1|radio_frac[4]~0_combout\)))) # (!\Rect2Hex1|radio_frac~20_combout\ & (((\Rect2Hex1|Add4~20_combout\ & 
-- \Rect2Hex1|radio_frac[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add2~20_combout\,
	datab => \Rect2Hex1|radio_frac~20_combout\,
	datac => \Rect2Hex1|Add4~20_combout\,
	datad => \Rect2Hex1|radio_frac[4]~0_combout\,
	combout => \Rect2Hex1|radio_frac~21_combout\);

-- Location: LCCOMB_X22_Y19_N30
\Rect2Hex1|LessThan4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan4~15_combout\ = (\Rect2Hex1|LessThan4~13_combout\) # ((\Rect2Hex1|LessThan4~11_combout\) # ((\Rect2Hex1|LessThan4~14_combout\) # (\Rect2Hex1|LessThan4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan4~13_combout\,
	datab => \Rect2Hex1|LessThan4~11_combout\,
	datac => \Rect2Hex1|LessThan4~14_combout\,
	datad => \Rect2Hex1|LessThan4~10_combout\,
	combout => \Rect2Hex1|LessThan4~15_combout\);

-- Location: LCCOMB_X22_Y18_N16
\Rect2Hex1|radio_frac[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac[4]~3_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\) # ((\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|LessThan2~13_combout\))) # (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|LessThan4~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan4~15_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|LessThan2~13_combout\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio_frac[4]~3_combout\);

-- Location: FF_X23_Y18_N5
\Rect2Hex1|radio_frac[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~21_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(10));

-- Location: LCCOMB_X22_Y18_N20
\Rect2Hex1|Add6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~21_combout\ = (\Rect2Hex1|radio~8_combout\ & (((\Rect2Hex1|radio_frac\(10))))) # (!\Rect2Hex1|radio~8_combout\ & (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|Add6~19_combout\,
	datac => \Rect2Hex1|radio~8_combout\,
	datad => \Rect2Hex1|radio_frac\(10),
	combout => \Rect2Hex1|Add6~21_combout\);

-- Location: FF_X22_Y18_N21
\Rect2Hex1|radio[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|Add6~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(9));

-- Location: LCCOMB_X22_Y18_N22
\Rect2Hex1|radio[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[8]~1_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\CoordenadasCentro|Yout[8]~_Duplicate_2_q\))) # (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add6~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add6~17_combout\,
	datab => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio[8]~1_combout\);

-- Location: LCCOMB_X23_Y18_N18
\Rect2Hex1|radio_frac~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~18_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add3~18_combout\) # ((\Rect2Hex1|radio_frac[4]~0_combout\)))) # (!\Rect2Hex1|LessThan0~2_combout\ & (((\Rect2Hex1|Add5~18_combout\ & 
-- !\Rect2Hex1|radio_frac[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add3~18_combout\,
	datab => \Rect2Hex1|Add5~18_combout\,
	datac => \Rect2Hex1|LessThan0~2_combout\,
	datad => \Rect2Hex1|radio_frac[4]~0_combout\,
	combout => \Rect2Hex1|radio_frac~18_combout\);

-- Location: LCCOMB_X23_Y18_N10
\Rect2Hex1|radio_frac~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~19_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|radio_frac~18_combout\ & (\Rect2Hex1|Add2~18_combout\)) # (!\Rect2Hex1|radio_frac~18_combout\ & ((\Rect2Hex1|Add4~18_combout\))))) # 
-- (!\Rect2Hex1|radio_frac[4]~0_combout\ & (((\Rect2Hex1|radio_frac~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add2~18_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add4~18_combout\,
	datad => \Rect2Hex1|radio_frac~18_combout\,
	combout => \Rect2Hex1|radio_frac~19_combout\);

-- Location: FF_X23_Y18_N11
\Rect2Hex1|radio_frac[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~19_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(9));

-- Location: FF_X22_Y18_N23
\Rect2Hex1|radio[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[8]~1_combout\,
	asdata => \Rect2Hex1|radio_frac\(9),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(8));

-- Location: LCCOMB_X23_Y18_N16
\Rect2Hex1|radio[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[7]~0_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\CoordenadasCentro|Yout[7]~_Duplicate_2_q\))) # (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add6~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add6~15_combout\,
	datab => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio[7]~0_combout\);

-- Location: LCCOMB_X23_Y18_N8
\Rect2Hex1|radio_frac~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~16_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|radio_frac[4]~0_combout\) # ((\Rect2Hex1|Add3~16_combout\)))) # (!\Rect2Hex1|LessThan0~2_combout\ & (!\Rect2Hex1|radio_frac[4]~0_combout\ & 
-- ((\Rect2Hex1|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add3~16_combout\,
	datad => \Rect2Hex1|Add5~16_combout\,
	combout => \Rect2Hex1|radio_frac~16_combout\);

-- Location: LCCOMB_X23_Y18_N0
\Rect2Hex1|radio_frac~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~17_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|radio_frac~16_combout\ & ((\Rect2Hex1|Add2~16_combout\))) # (!\Rect2Hex1|radio_frac~16_combout\ & (\Rect2Hex1|Add4~16_combout\)))) # 
-- (!\Rect2Hex1|radio_frac[4]~0_combout\ & (((\Rect2Hex1|radio_frac~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add4~16_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|radio_frac~16_combout\,
	datad => \Rect2Hex1|Add2~16_combout\,
	combout => \Rect2Hex1|radio_frac~17_combout\);

-- Location: FF_X23_Y18_N1
\Rect2Hex1|radio_frac[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~17_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(8));

-- Location: FF_X23_Y18_N17
\Rect2Hex1|radio[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[7]~0_combout\,
	asdata => \Rect2Hex1|radio_frac\(8),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(7));

-- Location: LCCOMB_X23_Y17_N0
\Rect2Hex1|radio[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[6]~3_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & (\CoordenadasCentro|Yout[6]~_Duplicate_2_q\)) # (!\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \CoordenadasCentro|Yout[6]~_Duplicate_2_q\,
	datad => \Rect2Hex1|Add6~12_combout\,
	combout => \Rect2Hex1|radio[6]~3_combout\);

-- Location: LCCOMB_X23_Y18_N14
\Rect2Hex1|radio_frac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~1_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|radio_frac[4]~0_combout\) # ((\Rect2Hex1|Add3~14_combout\)))) # (!\Rect2Hex1|LessThan0~2_combout\ & (!\Rect2Hex1|radio_frac[4]~0_combout\ & 
-- ((\Rect2Hex1|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add3~14_combout\,
	datad => \Rect2Hex1|Add5~14_combout\,
	combout => \Rect2Hex1|radio_frac~1_combout\);

-- Location: LCCOMB_X23_Y18_N26
\Rect2Hex1|radio_frac~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~2_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|radio_frac~1_combout\ & ((\Rect2Hex1|Add2~14_combout\))) # (!\Rect2Hex1|radio_frac~1_combout\ & (\Rect2Hex1|Add4~14_combout\)))) # (!\Rect2Hex1|radio_frac[4]~0_combout\ 
-- & (((\Rect2Hex1|radio_frac~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add4~14_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|radio_frac~1_combout\,
	datad => \Rect2Hex1|Add2~14_combout\,
	combout => \Rect2Hex1|radio_frac~2_combout\);

-- Location: FF_X23_Y18_N27
\Rect2Hex1|radio_frac[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~2_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(7));

-- Location: FF_X23_Y17_N1
\Rect2Hex1|radio[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[6]~3_combout\,
	asdata => \Rect2Hex1|radio_frac\(7),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(6));

-- Location: LCCOMB_X22_Y18_N24
\Rect2Hex1|radio[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[5]~2_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\CoordenadasCentro|Yout[5]~_Duplicate_2_q\))) # (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add6~10_combout\,
	datab => \CoordenadasCentro|Yout[5]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio[5]~2_combout\);

-- Location: LCCOMB_X22_Y18_N2
\Rect2Hex1|radio_frac~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~4_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\ & (((\Rect2Hex1|LessThan0~2_combout\)))) # (!\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add3~12_combout\))) # 
-- (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio_frac[4]~0_combout\,
	datab => \Rect2Hex1|Add5~12_combout\,
	datac => \Rect2Hex1|Add3~12_combout\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio_frac~4_combout\);

-- Location: LCCOMB_X22_Y18_N8
\Rect2Hex1|radio_frac~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~5_combout\ = (\Rect2Hex1|radio_frac~4_combout\ & (((\Rect2Hex1|Add2~12_combout\) # (!\Rect2Hex1|radio_frac[4]~0_combout\)))) # (!\Rect2Hex1|radio_frac~4_combout\ & (\Rect2Hex1|Add4~12_combout\ & 
-- (\Rect2Hex1|radio_frac[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add4~12_combout\,
	datab => \Rect2Hex1|radio_frac~4_combout\,
	datac => \Rect2Hex1|radio_frac[4]~0_combout\,
	datad => \Rect2Hex1|Add2~12_combout\,
	combout => \Rect2Hex1|radio_frac~5_combout\);

-- Location: FF_X22_Y18_N9
\Rect2Hex1|radio_frac[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~5_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(6));

-- Location: FF_X22_Y18_N25
\Rect2Hex1|radio[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[5]~2_combout\,
	asdata => \Rect2Hex1|radio_frac\(6),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(5));

-- Location: LCCOMB_X22_Y18_N26
\Rect2Hex1|radio[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[4]~4_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\CoordenadasCentro|Yout[4]~_Duplicate_2_q\))) # (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|Add6~8_combout\,
	datad => \CoordenadasCentro|Yout[4]~_Duplicate_2_q\,
	combout => \Rect2Hex1|radio[4]~4_combout\);

-- Location: LCCOMB_X23_Y18_N24
\Rect2Hex1|radio_frac~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~6_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|radio_frac[4]~0_combout\) # ((\Rect2Hex1|Add3~10_combout\)))) # (!\Rect2Hex1|LessThan0~2_combout\ & (!\Rect2Hex1|radio_frac[4]~0_combout\ & (\Rect2Hex1|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add5~10_combout\,
	datad => \Rect2Hex1|Add3~10_combout\,
	combout => \Rect2Hex1|radio_frac~6_combout\);

-- Location: LCCOMB_X22_Y18_N18
\Rect2Hex1|radio_frac~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~7_combout\ = (\Rect2Hex1|radio_frac~6_combout\ & (((\Rect2Hex1|Add2~10_combout\) # (!\Rect2Hex1|radio_frac[4]~0_combout\)))) # (!\Rect2Hex1|radio_frac~6_combout\ & (\Rect2Hex1|Add4~10_combout\ & 
-- (\Rect2Hex1|radio_frac[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add4~10_combout\,
	datab => \Rect2Hex1|radio_frac~6_combout\,
	datac => \Rect2Hex1|radio_frac[4]~0_combout\,
	datad => \Rect2Hex1|Add2~10_combout\,
	combout => \Rect2Hex1|radio_frac~7_combout\);

-- Location: FF_X22_Y18_N19
\Rect2Hex1|radio_frac[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~7_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(5));

-- Location: FF_X22_Y18_N27
\Rect2Hex1|radio[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[4]~4_combout\,
	asdata => \Rect2Hex1|radio_frac\(5),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(4));

-- Location: LCCOMB_X23_Y17_N2
\Rect2Hex1|radio[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[3]~5_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & (\CoordenadasCentro|Yout[3]~_Duplicate_2_q\)) # (!\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[3]~_Duplicate_2_q\,
	datab => \Rect2Hex1|LessThan0~2_combout\,
	datad => \Rect2Hex1|Add6~6_combout\,
	combout => \Rect2Hex1|radio[3]~5_combout\);

-- Location: LCCOMB_X23_Y18_N2
\Rect2Hex1|radio_frac~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~8_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|radio_frac[4]~0_combout\) # ((\Rect2Hex1|Add3~8_combout\)))) # (!\Rect2Hex1|LessThan0~2_combout\ & (!\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add3~8_combout\,
	datad => \Rect2Hex1|Add5~8_combout\,
	combout => \Rect2Hex1|radio_frac~8_combout\);

-- Location: LCCOMB_X23_Y18_N28
\Rect2Hex1|radio_frac~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~9_combout\ = (\Rect2Hex1|radio_frac~8_combout\ & (((\Rect2Hex1|Add2~8_combout\) # (!\Rect2Hex1|radio_frac[4]~0_combout\)))) # (!\Rect2Hex1|radio_frac~8_combout\ & (\Rect2Hex1|Add4~8_combout\ & 
-- ((\Rect2Hex1|radio_frac[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add4~8_combout\,
	datab => \Rect2Hex1|radio_frac~8_combout\,
	datac => \Rect2Hex1|Add2~8_combout\,
	datad => \Rect2Hex1|radio_frac[4]~0_combout\,
	combout => \Rect2Hex1|radio_frac~9_combout\);

-- Location: FF_X23_Y18_N29
\Rect2Hex1|radio_frac[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~9_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(4));

-- Location: FF_X23_Y17_N3
\Rect2Hex1|radio[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[3]~5_combout\,
	asdata => \Rect2Hex1|radio_frac\(4),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(3));

-- Location: LCCOMB_X22_Y18_N28
\Rect2Hex1|radio[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[2]~6_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & (\CoordenadasCentro|Yout[2]~_Duplicate_2_q\)) # (!\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[2]~_Duplicate_2_q\,
	datab => \Rect2Hex1|Add6~4_combout\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio[2]~6_combout\);

-- Location: LCCOMB_X24_Y18_N4
\Rect2Hex1|radio_frac~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~10_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\ & (((\Rect2Hex1|LessThan0~2_combout\)))) # (!\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add3~6_combout\))) # 
-- (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio_frac[4]~0_combout\,
	datab => \Rect2Hex1|Add5~6_combout\,
	datac => \Rect2Hex1|Add3~6_combout\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio_frac~10_combout\);

-- Location: LCCOMB_X24_Y18_N2
\Rect2Hex1|radio_frac~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~11_combout\ = (\Rect2Hex1|radio_frac~10_combout\ & (((\Rect2Hex1|Add2~6_combout\) # (!\Rect2Hex1|radio_frac[4]~0_combout\)))) # (!\Rect2Hex1|radio_frac~10_combout\ & (\Rect2Hex1|Add4~6_combout\ & 
-- (\Rect2Hex1|radio_frac[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add4~6_combout\,
	datab => \Rect2Hex1|radio_frac~10_combout\,
	datac => \Rect2Hex1|radio_frac[4]~0_combout\,
	datad => \Rect2Hex1|Add2~6_combout\,
	combout => \Rect2Hex1|radio_frac~11_combout\);

-- Location: FF_X24_Y18_N3
\Rect2Hex1|radio_frac[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~11_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(3));

-- Location: FF_X22_Y18_N29
\Rect2Hex1|radio[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[2]~6_combout\,
	asdata => \Rect2Hex1|radio_frac\(3),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(2));

-- Location: LCCOMB_X23_Y17_N24
\Rect2Hex1|radio[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio[1]~7_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\CoordenadasCentro|Yout[1]~_Duplicate_2_q\))) # (!\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add6~2_combout\,
	datab => \CoordenadasCentro|Yout[1]~_Duplicate_2_q\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio[1]~7_combout\);

-- Location: LCCOMB_X23_Y18_N12
\Rect2Hex1|radio_frac~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~12_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|radio_frac[4]~0_combout\) # ((\Rect2Hex1|Add3~4_combout\)))) # (!\Rect2Hex1|LessThan0~2_combout\ & (!\Rect2Hex1|radio_frac[4]~0_combout\ & (\Rect2Hex1|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan0~2_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add5~4_combout\,
	datad => \Rect2Hex1|Add3~4_combout\,
	combout => \Rect2Hex1|radio_frac~12_combout\);

-- Location: LCCOMB_X23_Y18_N30
\Rect2Hex1|radio_frac~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~13_combout\ = (\Rect2Hex1|radio_frac~12_combout\ & (((\Rect2Hex1|Add2~4_combout\)) # (!\Rect2Hex1|radio_frac[4]~0_combout\))) # (!\Rect2Hex1|radio_frac~12_combout\ & (\Rect2Hex1|radio_frac[4]~0_combout\ & 
-- ((\Rect2Hex1|Add4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio_frac~12_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add2~4_combout\,
	datad => \Rect2Hex1|Add4~4_combout\,
	combout => \Rect2Hex1|radio_frac~13_combout\);

-- Location: FF_X23_Y18_N31
\Rect2Hex1|radio_frac[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~13_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(2));

-- Location: FF_X23_Y17_N25
\Rect2Hex1|radio[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio[1]~7_combout\,
	asdata => \Rect2Hex1|radio_frac\(2),
	sload => \Rect2Hex1|radio~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(1));

-- Location: LCCOMB_X23_Y18_N22
\Rect2Hex1|radio_frac~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~14_combout\ = (\Rect2Hex1|radio_frac[4]~0_combout\ & (((\Rect2Hex1|LessThan0~2_combout\)))) # (!\Rect2Hex1|radio_frac[4]~0_combout\ & ((\Rect2Hex1|LessThan0~2_combout\ & (\Rect2Hex1|Add3~2_combout\)) # 
-- (!\Rect2Hex1|LessThan0~2_combout\ & ((\Rect2Hex1|Add5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add3~2_combout\,
	datab => \Rect2Hex1|radio_frac[4]~0_combout\,
	datac => \Rect2Hex1|Add5~2_combout\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|radio_frac~14_combout\);

-- Location: LCCOMB_X22_Y18_N12
\Rect2Hex1|radio_frac~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|radio_frac~15_combout\ = (\Rect2Hex1|radio_frac~14_combout\ & (((\Rect2Hex1|Add2~2_combout\) # (!\Rect2Hex1|radio_frac[4]~0_combout\)))) # (!\Rect2Hex1|radio_frac~14_combout\ & (\Rect2Hex1|Add4~2_combout\ & 
-- (\Rect2Hex1|radio_frac[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|Add4~2_combout\,
	datab => \Rect2Hex1|radio_frac~14_combout\,
	datac => \Rect2Hex1|radio_frac[4]~0_combout\,
	datad => \Rect2Hex1|Add2~2_combout\,
	combout => \Rect2Hex1|radio_frac~15_combout\);

-- Location: FF_X22_Y18_N13
\Rect2Hex1|radio_frac[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|radio_frac~15_combout\,
	ena => \Rect2Hex1|radio_frac[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio_frac\(1));

-- Location: LCCOMB_X22_Y18_N10
\Rect2Hex1|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|Add6~14_combout\ = (\Rect2Hex1|radio~8_combout\ & (\Rect2Hex1|radio_frac\(1))) # (!\Rect2Hex1|radio~8_combout\ & ((\CoordenadasCentro|Yout[0]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio_frac\(1),
	datab => \CoordenadasCentro|Yout[0]~_Duplicate_2_q\,
	datac => \Rect2Hex1|radio~8_combout\,
	combout => \Rect2Hex1|Add6~14_combout\);

-- Location: FF_X22_Y18_N11
\Rect2Hex1|radio[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|Add6~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|radio\(0));

-- Location: LCCOMB_X22_Y15_N4
\Pared|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add1~1_cout\ = CARRY((\Rect2Hex1|radio\(0) & \Pared|CENTRO\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio\(0),
	datab => \Pared|CENTRO\(2),
	datad => VCC,
	cout => \Pared|Add1~1_cout\);

-- Location: LCCOMB_X22_Y15_N6
\Pared|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add1~3_cout\ = CARRY((\Pared|CENTRO\(3) & (!\Rect2Hex1|radio\(1) & !\Pared|Add1~1_cout\)) # (!\Pared|CENTRO\(3) & ((!\Pared|Add1~1_cout\) # (!\Rect2Hex1|radio\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(3),
	datab => \Rect2Hex1|radio\(1),
	datad => VCC,
	cin => \Pared|Add1~1_cout\,
	cout => \Pared|Add1~3_cout\);

-- Location: LCCOMB_X22_Y15_N8
\Pared|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add1~5_cout\ = CARRY((\Pared|CENTRO\(4) & ((\Rect2Hex1|radio\(2)) # (!\Pared|Add1~3_cout\))) # (!\Pared|CENTRO\(4) & (\Rect2Hex1|radio\(2) & !\Pared|Add1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(4),
	datab => \Rect2Hex1|radio\(2),
	datad => VCC,
	cin => \Pared|Add1~3_cout\,
	cout => \Pared|Add1~5_cout\);

-- Location: LCCOMB_X22_Y15_N10
\Pared|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add1~7_cout\ = CARRY((\Rect2Hex1|radio\(3) & (!\Pared|CENTRO\(5) & !\Pared|Add1~5_cout\)) # (!\Rect2Hex1|radio\(3) & ((!\Pared|Add1~5_cout\) # (!\Pared|CENTRO\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio\(3),
	datab => \Pared|CENTRO\(5),
	datad => VCC,
	cin => \Pared|Add1~5_cout\,
	cout => \Pared|Add1~7_cout\);

-- Location: LCCOMB_X22_Y15_N12
\Pared|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add1~9_cout\ = CARRY((\Pared|CENTRO\(6) & ((\Rect2Hex1|radio\(4)) # (!\Pared|Add1~7_cout\))) # (!\Pared|CENTRO\(6) & (\Rect2Hex1|radio\(4) & !\Pared|Add1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(6),
	datab => \Rect2Hex1|radio\(4),
	datad => VCC,
	cin => \Pared|Add1~7_cout\,
	cout => \Pared|Add1~9_cout\);

-- Location: LCCOMB_X22_Y15_N14
\Pared|COFFSET[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|COFFSET[5]~0_combout\ = (\Pared|CENTRO\(7) & ((\Rect2Hex1|radio\(5) & (\Pared|Add1~9_cout\ & VCC)) # (!\Rect2Hex1|radio\(5) & (!\Pared|Add1~9_cout\)))) # (!\Pared|CENTRO\(7) & ((\Rect2Hex1|radio\(5) & (!\Pared|Add1~9_cout\)) # 
-- (!\Rect2Hex1|radio\(5) & ((\Pared|Add1~9_cout\) # (GND)))))
-- \Pared|COFFSET[5]~1\ = CARRY((\Pared|CENTRO\(7) & (!\Rect2Hex1|radio\(5) & !\Pared|Add1~9_cout\)) # (!\Pared|CENTRO\(7) & ((!\Pared|Add1~9_cout\) # (!\Rect2Hex1|radio\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(7),
	datab => \Rect2Hex1|radio\(5),
	datad => VCC,
	cin => \Pared|Add1~9_cout\,
	combout => \Pared|COFFSET[5]~0_combout\,
	cout => \Pared|COFFSET[5]~1\);

-- Location: LCCOMB_X22_Y15_N16
\Pared|COFFSET[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|COFFSET[6]~2_combout\ = ((\Rect2Hex1|radio\(6) $ (\Pared|CENTRO\(8) $ (!\Pared|COFFSET[5]~1\)))) # (GND)
-- \Pared|COFFSET[6]~3\ = CARRY((\Rect2Hex1|radio\(6) & ((\Pared|CENTRO\(8)) # (!\Pared|COFFSET[5]~1\))) # (!\Rect2Hex1|radio\(6) & (\Pared|CENTRO\(8) & !\Pared|COFFSET[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio\(6),
	datab => \Pared|CENTRO\(8),
	datad => VCC,
	cin => \Pared|COFFSET[5]~1\,
	combout => \Pared|COFFSET[6]~2_combout\,
	cout => \Pared|COFFSET[6]~3\);

-- Location: LCCOMB_X22_Y15_N18
\Pared|COFFSET[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|COFFSET[7]~4_combout\ = (\Rect2Hex1|radio\(7) & ((\Pared|CENTRO\(9) & (\Pared|COFFSET[6]~3\ & VCC)) # (!\Pared|CENTRO\(9) & (!\Pared|COFFSET[6]~3\)))) # (!\Rect2Hex1|radio\(7) & ((\Pared|CENTRO\(9) & (!\Pared|COFFSET[6]~3\)) # (!\Pared|CENTRO\(9) & 
-- ((\Pared|COFFSET[6]~3\) # (GND)))))
-- \Pared|COFFSET[7]~5\ = CARRY((\Rect2Hex1|radio\(7) & (!\Pared|CENTRO\(9) & !\Pared|COFFSET[6]~3\)) # (!\Rect2Hex1|radio\(7) & ((!\Pared|COFFSET[6]~3\) # (!\Pared|CENTRO\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio\(7),
	datab => \Pared|CENTRO\(9),
	datad => VCC,
	cin => \Pared|COFFSET[6]~3\,
	combout => \Pared|COFFSET[7]~4_combout\,
	cout => \Pared|COFFSET[7]~5\);

-- Location: LCCOMB_X22_Y15_N20
\Pared|COFFSET[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|COFFSET[8]~6_combout\ = ((\Pared|CENTRO\(10) $ (\Rect2Hex1|radio\(8) $ (!\Pared|COFFSET[7]~5\)))) # (GND)
-- \Pared|COFFSET[8]~7\ = CARRY((\Pared|CENTRO\(10) & ((\Rect2Hex1|radio\(8)) # (!\Pared|COFFSET[7]~5\))) # (!\Pared|CENTRO\(10) & (\Rect2Hex1|radio\(8) & !\Pared|COFFSET[7]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(10),
	datab => \Rect2Hex1|radio\(8),
	datad => VCC,
	cin => \Pared|COFFSET[7]~5\,
	combout => \Pared|COFFSET[8]~6_combout\,
	cout => \Pared|COFFSET[8]~7\);

-- Location: LCCOMB_X22_Y15_N22
\Pared|COFFSET[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|COFFSET[9]~8_combout\ = (\Rect2Hex1|radio\(9) & ((\Pared|CENTRO\(11) & (\Pared|COFFSET[8]~7\ & VCC)) # (!\Pared|CENTRO\(11) & (!\Pared|COFFSET[8]~7\)))) # (!\Rect2Hex1|radio\(9) & ((\Pared|CENTRO\(11) & (!\Pared|COFFSET[8]~7\)) # 
-- (!\Pared|CENTRO\(11) & ((\Pared|COFFSET[8]~7\) # (GND)))))
-- \Pared|COFFSET[9]~9\ = CARRY((\Rect2Hex1|radio\(9) & (!\Pared|CENTRO\(11) & !\Pared|COFFSET[8]~7\)) # (!\Rect2Hex1|radio\(9) & ((!\Pared|COFFSET[8]~7\) # (!\Pared|CENTRO\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|radio\(9),
	datab => \Pared|CENTRO\(11),
	datad => VCC,
	cin => \Pared|COFFSET[8]~7\,
	combout => \Pared|COFFSET[9]~8_combout\,
	cout => \Pared|COFFSET[9]~9\);

-- Location: LCCOMB_X22_Y15_N24
\Pared|COFFSET[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|COFFSET[10]~10_combout\ = (\Pared|CENTRO\(12) & (\Pared|COFFSET[9]~9\ $ (GND))) # (!\Pared|CENTRO\(12) & (!\Pared|COFFSET[9]~9\ & VCC))
-- \Pared|COFFSET[10]~11\ = CARRY((\Pared|CENTRO\(12) & !\Pared|COFFSET[9]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(12),
	datad => VCC,
	cin => \Pared|COFFSET[9]~9\,
	combout => \Pared|COFFSET[10]~10_combout\,
	cout => \Pared|COFFSET[10]~11\);

-- Location: LCCOMB_X21_Y13_N14
\Pared|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~15_combout\ = (\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(4) & (\Pared|PUNTERO\(2) & !\Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Pared|PUNTERO\(5),
	combout => \Pared|Decoder0~15_combout\);

-- Location: LCCOMB_X17_Y9_N26
\Pared|PAREDES_A[15][1]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[15][1]~127_combout\ = ((\Pared|Decoder0~15_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~15_combout\,
	datac => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[15][1]~127_combout\);

-- Location: FF_X17_Y17_N23
\Pared|PAREDES_A[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[15][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[15][3]~q\);

-- Location: LCCOMB_X21_Y14_N22
\Pared|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~11_combout\ = (!\Pared|PUNTERO\(4) & (\Pared|PUNTERO\(2) & (\Pared|PUNTERO\(5) & \Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(3),
	combout => \Pared|Decoder0~11_combout\);

-- Location: LCCOMB_X18_Y13_N22
\Pared|PAREDES_A[47][5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[47][5]~125_combout\ = ((\Pared|Decoder0~24_combout\ & \Pared|Decoder0~11_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~24_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~11_combout\,
	combout => \Pared|PAREDES_A[47][5]~125_combout\);

-- Location: FF_X17_Y17_N5
\Pared|PAREDES_A[47][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[47][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[47][3]~q\);

-- Location: LCCOMB_X17_Y17_N4
\Pared|Mux23~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~80_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[47][3]~q\) # (\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[15][3]~q\ & ((!\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[15][3]~q\,
	datac => \Pared|PAREDES_A[47][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~80_combout\);

-- Location: LCCOMB_X21_Y14_N18
\Pared|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~4_combout\ = (\Pared|PUNTERO\(4) & (\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(5) & \Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(3),
	combout => \Pared|Decoder0~4_combout\);

-- Location: LCCOMB_X18_Y17_N4
\Pared|PAREDES_A[31][3]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[31][3]~126_combout\ = ((\Pared|Decoder0~4_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~4_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~24_combout\,
	combout => \Pared|PAREDES_A[31][3]~126_combout\);

-- Location: FF_X18_Y17_N29
\Pared|PAREDES_A[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[31][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[31][3]~q\);

-- Location: LCCOMB_X17_Y13_N24
\Pared|Mux23~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~81_combout\ = (\Pared|Mux23~80_combout\ & ((\Pared|PAREDES_A[63][3]~q\) # ((!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux23~80_combout\ & (((\Pared|COFFSET[9]~8_combout\ & \Pared|PAREDES_A[31][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[63][3]~q\,
	datab => \Pared|Mux23~80_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[31][3]~q\,
	combout => \Pared|Mux23~81_combout\);

-- Location: LCCOMB_X14_Y13_N12
\Pared|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~8_combout\ = (\Pared|PUNTERO\(5) & (!\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(3) & \Pared|PUNTERO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(3),
	datad => \Pared|PUNTERO\(2),
	combout => \Pared|Decoder0~8_combout\);

-- Location: LCCOMB_X13_Y17_N4
\Pared|PAREDES_A[39][3]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[39][3]~88_combout\ = ((\Pared|Decoder0~8_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~8_combout\,
	datac => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[39][3]~88_combout\);

-- Location: FF_X13_Y17_N7
\Pared|PAREDES_A[39][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[39][3]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[39][3]~q\);

-- Location: LCCOMB_X21_Y14_N8
\Pared|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~12_combout\ = (!\Pared|PUNTERO\(4) & (\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(5) & !\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(3),
	combout => \Pared|Decoder0~12_combout\);

-- Location: LCCOMB_X13_Y17_N14
\Pared|PAREDES_A[7][5]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[7][5]~92_combout\ = ((\Pared|Decoder0~12_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~12_combout\,
	datac => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[7][5]~92_combout\);

-- Location: FF_X13_Y17_N17
\Pared|PAREDES_A[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[7][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[7][3]~q\);

-- Location: LCCOMB_X13_Y17_N16
\Pared|Mux23~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~73_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[39][3]~q\) # ((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[7][3]~q\ & !\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[39][3]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[7][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~73_combout\);

-- Location: LCCOMB_X21_Y13_N10
\Pared|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~2_combout\ = (!\Pared|PUNTERO\(3) & (\Pared|PUNTERO\(4) & (\Pared|PUNTERO\(2) & !\Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Pared|PUNTERO\(5),
	combout => \Pared|Decoder0~2_combout\);

-- Location: LCCOMB_X18_Y17_N18
\Pared|PAREDES_A[23][2]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[23][2]~84_combout\ = ((\Pared|Decoder0~2_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~2_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~24_combout\,
	combout => \Pared|PAREDES_A[23][2]~84_combout\);

-- Location: FF_X18_Y17_N27
\Pared|PAREDES_A[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[23][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[23][3]~q\);

-- Location: LCCOMB_X14_Y13_N0
\Pared|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~19_combout\ = (\Pared|PUNTERO\(5) & (\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(3) & \Pared|PUNTERO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(3),
	datad => \Pared|PUNTERO\(2),
	combout => \Pared|Decoder0~19_combout\);

-- Location: LCCOMB_X16_Y13_N22
\Pared|PAREDES_A[55][3]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[55][3]~96_combout\ = ((\Pared|Decoder0~24_combout\ & \Pared|Decoder0~19_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~24_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~19_combout\,
	combout => \Pared|PAREDES_A[55][3]~96_combout\);

-- Location: FF_X16_Y13_N7
\Pared|PAREDES_A[55][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[55][3]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[55][3]~q\);

-- Location: LCCOMB_X18_Y17_N26
\Pared|Mux23~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~74_combout\ = (\Pared|Mux23~73_combout\ & (((\Pared|PAREDES_A[55][3]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux23~73_combout\ & (\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[23][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~73_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[23][3]~q\,
	datad => \Pared|PAREDES_A[55][3]~q\,
	combout => \Pared|Mux23~74_combout\);

-- Location: LCCOMB_X21_Y13_N12
\Pared|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~9_combout\ = (\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & \Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Pared|PUNTERO\(5),
	combout => \Pared|Decoder0~9_combout\);

-- Location: LCCOMB_X14_Y12_N22
\Pared|PAREDES_A[43][1]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[43][1]~68_combout\ = ((\Pared|Decoder0~9_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~9_combout\,
	datab => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[43][1]~68_combout\);

-- Location: FF_X14_Y12_N19
\Pared|PAREDES_A[43][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[43][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[43][3]~q\);

-- Location: LCCOMB_X21_Y14_N20
\Pared|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~18_combout\ = (\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & (\Pared|PUNTERO\(5) & \Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(3),
	combout => \Pared|Decoder0~18_combout\);

-- Location: LCCOMB_X18_Y12_N30
\Pared|PAREDES_A[59][2]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[59][2]~80_combout\ = ((\Pared|Decoder0~18_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~18_combout\,
	datac => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[59][2]~80_combout\);

-- Location: FF_X18_Y12_N21
\Pared|PAREDES_A[59][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[59][2]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[59][3]~q\);

-- Location: LCCOMB_X14_Y8_N12
\Pared|PAREDES_A[27][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[27][3]~feeder_combout\ = \Pared|PAREDES_A~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~129_combout\,
	combout => \Pared|PAREDES_A[27][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N16
\Pared|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~1_combout\ = (\Pared|PUNTERO\(3) & (\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & !\Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Pared|PUNTERO\(5),
	combout => \Pared|Decoder0~1_combout\);

-- Location: LCCOMB_X14_Y8_N28
\Pared|PAREDES_A[27][5]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[27][5]~72_combout\ = ((\Pared|Decoder0~24_combout\ & \Pared|Decoder0~1_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~24_combout\,
	datac => \Pared|Decoder0~1_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[27][5]~72_combout\);

-- Location: FF_X14_Y8_N13
\Pared|PAREDES_A[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[27][3]~feeder_combout\,
	ena => \Pared|PAREDES_A[27][5]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[27][3]~q\);

-- Location: LCCOMB_X22_Y14_N28
\Pared|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~13_combout\ = (\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(4) & !\Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(4),
	datad => \Pared|PUNTERO\(5),
	combout => \Pared|Decoder0~13_combout\);

-- Location: LCCOMB_X18_Y12_N12
\Pared|PAREDES_A[11][0]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[11][0]~76_combout\ = ((\Pared|Decoder0~13_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~13_combout\,
	datac => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[11][0]~76_combout\);

-- Location: FF_X18_Y12_N3
\Pared|PAREDES_A[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[11][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[11][3]~q\);

-- Location: LCCOMB_X18_Y12_N2
\Pared|Mux23~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~75_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[27][3]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[11][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[27][3]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[11][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~75_combout\);

-- Location: LCCOMB_X18_Y12_N20
\Pared|Mux23~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~76_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux23~75_combout\ & ((\Pared|PAREDES_A[59][3]~q\))) # (!\Pared|Mux23~75_combout\ & (\Pared|PAREDES_A[43][3]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux23~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[43][3]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[59][3]~q\,
	datad => \Pared|Mux23~75_combout\,
	combout => \Pared|Mux23~76_combout\);

-- Location: LCCOMB_X21_Y14_N28
\Pared|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~10_combout\ = (!\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & (\Pared|PUNTERO\(5) & !\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(3),
	combout => \Pared|Decoder0~10_combout\);

-- Location: LCCOMB_X18_Y12_N8
\Pared|PAREDES_A[35][3]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[35][3]~100_combout\ = ((\Pared|Decoder0~10_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~10_combout\,
	datac => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[35][3]~100_combout\);

-- Location: FF_X14_Y12_N21
\Pared|PAREDES_A[35][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[35][3]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[35][3]~q\);

-- Location: LCCOMB_X21_Y13_N18
\Pared|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~20_combout\ = (!\Pared|PUNTERO\(3) & (\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & \Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Pared|PUNTERO\(5),
	combout => \Pared|Decoder0~20_combout\);

-- Location: LCCOMB_X17_Y12_N16
\Pared|PAREDES_A[51][4]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[51][4]~112_combout\ = ((\Pared|Decoder0~24_combout\ & \Pared|Decoder0~20_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~24_combout\,
	datac => \Pared|Decoder0~20_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[51][4]~112_combout\);

-- Location: FF_X17_Y12_N21
\Pared|PAREDES_A[51][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[51][4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[51][3]~q\);

-- Location: LCCOMB_X21_Y14_N16
\Pared|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~3_combout\ = (\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(5) & !\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Pared|PUNTERO\(2),
	datac => \Pared|PUNTERO\(5),
	datad => \Pared|PUNTERO\(3),
	combout => \Pared|Decoder0~3_combout\);

-- Location: LCCOMB_X17_Y9_N8
\Pared|PAREDES_A[19][1]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[19][1]~104_combout\ = ((\Pared|Decoder0~3_combout\ & \Pared|Decoder0~24_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~3_combout\,
	datac => \Pared|Decoder0~24_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[19][1]~104_combout\);

-- Location: FF_X10_Y16_N27
\Pared|PAREDES_A[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[19][1]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[19][3]~q\);

-- Location: LCCOMB_X21_Y13_N26
\Pared|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~14_combout\ = (!\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(4) & (!\Pared|PUNTERO\(2) & !\Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Pared|PUNTERO\(5),
	combout => \Pared|Decoder0~14_combout\);

-- Location: LCCOMB_X18_Y15_N8
\Pared|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~17_combout\ = (\Pared|PUNTERO\(1) & \Pared|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|PUNTERO\(1),
	datac => \Pared|Decoder0~14_combout\,
	combout => \Pared|Decoder0~17_combout\);

-- Location: LCCOMB_X18_Y15_N24
\Pared|PAREDES_A[3][4]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[3][4]~108_combout\ = ((!\Pared|PUNTERO\(6) & (\Pared|PUNTERO\(0) & \Pared|Decoder0~17_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|PUNTERO\(6),
	datac => \Pared|PUNTERO\(0),
	datad => \Pared|Decoder0~17_combout\,
	combout => \Pared|PAREDES_A[3][4]~108_combout\);

-- Location: FF_X10_Y16_N29
\Pared|PAREDES_A[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[3][4]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[3][3]~q\);

-- Location: LCCOMB_X10_Y16_N22
\Pared|Mux23~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~77_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[19][3]~q\) # ((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((!\Pared|COFFSET[10]~10_combout\ & \Pared|PAREDES_A[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[19][3]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[3][3]~q\,
	combout => \Pared|Mux23~77_combout\);

-- Location: LCCOMB_X22_Y12_N24
\Pared|Mux23~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~78_combout\ = (\Pared|Mux23~77_combout\ & (((\Pared|PAREDES_A[51][3]~q\) # (!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux23~77_combout\ & (\Pared|PAREDES_A[35][3]~q\ & ((\Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[35][3]~q\,
	datab => \Pared|PAREDES_A[51][3]~q\,
	datac => \Pared|Mux23~77_combout\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux23~78_combout\);

-- Location: LCCOMB_X22_Y12_N26
\Pared|Mux23~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~79_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux23~76_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux23~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|Mux23~76_combout\,
	datad => \Pared|Mux23~78_combout\,
	combout => \Pared|Mux23~79_combout\);

-- Location: LCCOMB_X25_Y8_N30
\Pared|Mux23~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~82_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux23~79_combout\ & (\Pared|Mux23~81_combout\)) # (!\Pared|Mux23~79_combout\ & ((\Pared|Mux23~74_combout\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux23~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~81_combout\,
	datab => \Pared|Mux23~74_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux23~79_combout\,
	combout => \Pared|Mux23~82_combout\);

-- Location: LCCOMB_X17_Y8_N12
\Pared|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~23_combout\ = (!\Pared|PUNTERO\(6) & (!\Pared|PUNTERO\(1) & \Pared|PUNTERO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datab => \Pared|PUNTERO\(1),
	datad => \Pared|PUNTERO\(0),
	combout => \Pared|Decoder0~23_combout\);

-- Location: LCCOMB_X13_Y15_N24
\Pared|PAREDES_A[21][2]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[21][2]~81_combout\ = ((\Pared|Decoder0~2_combout\ & \Pared|Decoder0~23_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~2_combout\,
	datad => \Pared|Decoder0~23_combout\,
	combout => \Pared|PAREDES_A[21][2]~81_combout\);

-- Location: FF_X13_Y15_N7
\Pared|PAREDES_A[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[21][2]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[21][3]~q\);

-- Location: LCCOMB_X12_Y14_N0
\Pared|PAREDES_A[5][2]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[5][2]~90_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~12_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~23_combout\,
	datab => \Pared|Decoder0~12_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[5][2]~90_combout\);

-- Location: FF_X12_Y14_N29
\Pared|PAREDES_A[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[5][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[5][3]~q\);

-- Location: LCCOMB_X13_Y15_N6
\Pared|Mux23~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~44_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[21][3]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[5][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[21][3]~q\,
	datad => \Pared|PAREDES_A[5][3]~q\,
	combout => \Pared|Mux23~44_combout\);

-- Location: LCCOMB_X17_Y8_N4
\Pared|PAREDES_A[53][3]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[53][3]~93_combout\ = ((\Pared|Decoder0~19_combout\ & \Pared|Decoder0~23_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~19_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~23_combout\,
	combout => \Pared|PAREDES_A[53][3]~93_combout\);

-- Location: FF_X16_Y9_N25
\Pared|PAREDES_A[53][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[53][3]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[53][3]~q\);

-- Location: LCCOMB_X14_Y14_N0
\Pared|PAREDES_A[37][1]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[37][1]~86_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~8_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|Decoder0~23_combout\,
	datac => \Pared|Decoder0~8_combout\,
	combout => \Pared|PAREDES_A[37][1]~86_combout\);

-- Location: FF_X14_Y14_N5
\Pared|PAREDES_A[37][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[37][1]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[37][3]~q\);

-- Location: LCCOMB_X16_Y9_N24
\Pared|Mux23~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~45_combout\ = (\Pared|Mux23~44_combout\ & (((\Pared|PAREDES_A[53][3]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux23~44_combout\ & (\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[37][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~44_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[53][3]~q\,
	datad => \Pared|PAREDES_A[37][3]~q\,
	combout => \Pared|Mux23~45_combout\);

-- Location: LCCOMB_X17_Y8_N8
\Pared|PAREDES_A[17][5]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[17][5]~101_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~3_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~23_combout\,
	datab => \Pared|Decoder0~3_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[17][5]~101_combout\);

-- Location: FF_X11_Y15_N19
\Pared|PAREDES_A[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[17][5]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[17][3]~q\);

-- Location: LCCOMB_X17_Y12_N30
\Pared|PAREDES_A[49][1]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[49][1]~109_combout\ = ((\Pared|Decoder0~20_combout\ & \Pared|Decoder0~23_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~20_combout\,
	datac => \Pared|Decoder0~23_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[49][1]~109_combout\);

-- Location: FF_X16_Y9_N11
\Pared|PAREDES_A[49][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[49][1]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[49][3]~q\);

-- Location: LCCOMB_X12_Y14_N26
\Pared|PAREDES_A[1][2]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[1][2]~106_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~14_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~23_combout\,
	datac => \Pared|Decoder0~14_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[1][2]~106_combout\);

-- Location: FF_X12_Y14_N31
\Pared|PAREDES_A[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[1][3]~q\);

-- Location: LCCOMB_X17_Y8_N22
\Pared|PAREDES_A[33][2]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[33][2]~98_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~10_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~23_combout\,
	datab => \Pared|Decoder0~10_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[33][2]~98_combout\);

-- Location: FF_X14_Y10_N5
\Pared|PAREDES_A[33][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[33][2]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[33][3]~q\);

-- Location: LCCOMB_X14_Y10_N28
\Pared|Mux23~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~46_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[33][3]~q\))) # (!\Pared|COFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[1][3]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[33][3]~q\,
	combout => \Pared|Mux23~46_combout\);

-- Location: LCCOMB_X16_Y9_N10
\Pared|Mux23~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~47_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux23~46_combout\ & ((\Pared|PAREDES_A[49][3]~q\))) # (!\Pared|Mux23~46_combout\ & (\Pared|PAREDES_A[17][3]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux23~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[17][3]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[49][3]~q\,
	datad => \Pared|Mux23~46_combout\,
	combout => \Pared|Mux23~47_combout\);

-- Location: LCCOMB_X16_Y9_N20
\Pared|Mux23~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~48_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux23~45_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|Mux23~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux23~45_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux23~47_combout\,
	combout => \Pared|Mux23~48_combout\);

-- Location: LCCOMB_X12_Y9_N30
\Pared|PAREDES_A[41][2]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[41][2]~66_combout\ = ((\Pared|Decoder0~9_combout\ & \Pared|Decoder0~23_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~9_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~23_combout\,
	combout => \Pared|PAREDES_A[41][2]~66_combout\);

-- Location: FF_X14_Y10_N27
\Pared|PAREDES_A[41][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[41][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[41][3]~q\);

-- Location: LCCOMB_X17_Y8_N16
\Pared|PAREDES_A[9][3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[9][3]~74_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~13_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~23_combout\,
	datac => \Pared|Decoder0~13_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[9][3]~74_combout\);

-- Location: FF_X14_Y7_N19
\Pared|PAREDES_A[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[9][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[9][3]~q\);

-- Location: LCCOMB_X14_Y7_N18
\Pared|Mux23~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~42_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[41][3]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[41][3]~q\,
	datac => \Pared|PAREDES_A[9][3]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux23~42_combout\);

-- Location: LCCOMB_X12_Y9_N0
\Pared|PAREDES_A[25][4]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[25][4]~69_combout\ = ((\Pared|Decoder0~1_combout\ & \Pared|Decoder0~23_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~1_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~23_combout\,
	combout => \Pared|PAREDES_A[25][4]~69_combout\);

-- Location: FF_X12_Y11_N9
\Pared|PAREDES_A[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[25][4]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[25][3]~q\);

-- Location: LCCOMB_X17_Y8_N2
\Pared|PAREDES_A[57][5]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[57][5]~77_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~18_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~23_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~18_combout\,
	combout => \Pared|PAREDES_A[57][5]~77_combout\);

-- Location: FF_X19_Y12_N11
\Pared|PAREDES_A[57][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[57][5]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[57][3]~q\);

-- Location: LCCOMB_X12_Y11_N8
\Pared|Mux23~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~43_combout\ = (\Pared|Mux23~42_combout\ & (((\Pared|PAREDES_A[57][3]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux23~42_combout\ & (\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[25][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~42_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[25][3]~q\,
	datad => \Pared|PAREDES_A[57][3]~q\,
	combout => \Pared|Mux23~43_combout\);

-- Location: LCCOMB_X21_Y13_N22
\Pared|PAREDES_A[13][0]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[13][0]~119_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~15_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~23_combout\,
	datac => \Pared|Decoder0~15_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[13][0]~119_combout\);

-- Location: FF_X17_Y13_N13
\Pared|PAREDES_A[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[13][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[13][3]~q\);

-- Location: LCCOMB_X13_Y15_N10
\Pared|PAREDES_A[29][3]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[29][3]~118_combout\ = ((\Pared|Decoder0~4_combout\ & \Pared|Decoder0~23_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|Decoder0~4_combout\,
	datad => \Pared|Decoder0~23_combout\,
	combout => \Pared|PAREDES_A[29][3]~118_combout\);

-- Location: FF_X13_Y15_N1
\Pared|PAREDES_A[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[29][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[29][3]~q\);

-- Location: LCCOMB_X17_Y13_N12
\Pared|Mux23~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~49_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[29][3]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[13][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[13][3]~q\,
	datad => \Pared|PAREDES_A[29][3]~q\,
	combout => \Pared|Mux23~49_combout\);

-- Location: LCCOMB_X18_Y13_N14
\Pared|PAREDES_A[45][2]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[45][2]~117_combout\ = ((\Pared|Decoder0~23_combout\ & \Pared|Decoder0~11_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|Decoder0~23_combout\,
	datad => \Pared|Decoder0~11_combout\,
	combout => \Pared|PAREDES_A[45][2]~117_combout\);

-- Location: FF_X18_Y13_N29
\Pared|PAREDES_A[45][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[45][2]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[45][3]~q\);

-- Location: LCCOMB_X17_Y16_N30
\Pared|PAREDES_A[61][5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[61][5]~120_combout\ = ((\Pared|Decoder0~21_combout\ & \Pared|Decoder0~23_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|Decoder0~21_combout\,
	datad => \Pared|Decoder0~23_combout\,
	combout => \Pared|PAREDES_A[61][5]~120_combout\);

-- Location: FF_X17_Y13_N31
\Pared|PAREDES_A[61][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[61][5]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[61][3]~q\);

-- Location: LCCOMB_X18_Y13_N28
\Pared|Mux23~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~50_combout\ = (\Pared|Mux23~49_combout\ & (((\Pared|PAREDES_A[61][3]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux23~49_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[45][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~49_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[45][3]~q\,
	datad => \Pared|PAREDES_A[61][3]~q\,
	combout => \Pared|Mux23~50_combout\);

-- Location: LCCOMB_X16_Y9_N30
\Pared|Mux23~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~51_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux23~48_combout\ & ((\Pared|Mux23~50_combout\))) # (!\Pared|Mux23~48_combout\ & (\Pared|Mux23~43_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux23~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux23~48_combout\,
	datac => \Pared|Mux23~43_combout\,
	datad => \Pared|Mux23~50_combout\,
	combout => \Pared|Mux23~51_combout\);

-- Location: LCCOMB_X23_Y14_N30
\Pared|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~22_combout\ = (!\Pared|PUNTERO\(6) & (\Pared|PUNTERO\(1) & !\Pared|PUNTERO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datac => \Pared|PUNTERO\(1),
	datad => \Pared|PUNTERO\(0),
	combout => \Pared|Decoder0~22_combout\);

-- Location: LCCOMB_X13_Y11_N28
\Pared|PAREDES_A[18][3]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[18][3]~102_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~3_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~22_combout\,
	datac => \Pared|Decoder0~3_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[18][3]~102_combout\);

-- Location: FF_X13_Y11_N31
\Pared|PAREDES_A[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[18][3]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[18][3]~q\);

-- Location: LCCOMB_X13_Y11_N10
\Pared|PAREDES_A[22][3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[22][3]~82_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~2_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~22_combout\,
	datac => \Pared|Decoder0~2_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[22][3]~82_combout\);

-- Location: FF_X13_Y11_N21
\Pared|PAREDES_A[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[22][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[22][3]~q\);

-- Location: LCCOMB_X13_Y11_N20
\Pared|Mux23~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~52_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[22][3]~q\) # (\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[18][3]~q\ & ((!\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[18][3]~q\,
	datac => \Pared|PAREDES_A[22][3]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux23~52_combout\);

-- Location: LCCOMB_X12_Y9_N10
\Pared|PAREDES_A[26][1]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[26][1]~70_combout\ = ((\Pared|Decoder0~1_combout\ & \Pared|Decoder0~22_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~1_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~22_combout\,
	combout => \Pared|PAREDES_A[26][1]~70_combout\);

-- Location: FF_X14_Y11_N25
\Pared|PAREDES_A[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[26][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[26][3]~q\);

-- Location: LCCOMB_X23_Y11_N4
\Pared|PAREDES_A[30][5]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[30][5]~113_combout\ = ((\Pared|Decoder0~4_combout\ & \Pared|Decoder0~22_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~4_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~22_combout\,
	combout => \Pared|PAREDES_A[30][5]~113_combout\);

-- Location: FF_X14_Y11_N11
\Pared|PAREDES_A[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[30][5]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[30][3]~q\);

-- Location: LCCOMB_X14_Y11_N10
\Pared|Mux23~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~53_combout\ = (\Pared|Mux23~52_combout\ & (((\Pared|PAREDES_A[30][3]~q\) # (!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux23~52_combout\ & (\Pared|PAREDES_A[26][3]~q\ & ((\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~52_combout\,
	datab => \Pared|PAREDES_A[26][3]~q\,
	datac => \Pared|PAREDES_A[30][3]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux23~53_combout\);

-- Location: LCCOMB_X17_Y11_N20
\Pared|PAREDES_A[50][0]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[50][0]~110_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~20_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~22_combout\,
	datac => \Pared|Decoder0~20_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[50][0]~110_combout\);

-- Location: FF_X17_Y11_N13
\Pared|PAREDES_A[50][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[50][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[50][3]~q\);

-- Location: LCCOMB_X16_Y13_N2
\Pared|PAREDES_A[54][0]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[54][0]~94_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~19_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~22_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~19_combout\,
	combout => \Pared|PAREDES_A[54][0]~94_combout\);

-- Location: FF_X16_Y11_N13
\Pared|PAREDES_A[54][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[54][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[54][3]~q\);

-- Location: LCCOMB_X17_Y11_N12
\Pared|Mux23~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~59_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[54][3]~q\))) # (!\Pared|COFFSET[7]~4_combout\ & 
-- (\Pared|PAREDES_A[50][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[50][3]~q\,
	datad => \Pared|PAREDES_A[54][3]~q\,
	combout => \Pared|Mux23~59_combout\);

-- Location: LCCOMB_X17_Y16_N20
\Pared|PAREDES_A[62][5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[62][5]~116_combout\ = ((\Pared|Decoder0~21_combout\ & \Pared|Decoder0~22_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|Decoder0~21_combout\,
	datad => \Pared|Decoder0~22_combout\,
	combout => \Pared|PAREDES_A[62][5]~116_combout\);

-- Location: FF_X17_Y14_N23
\Pared|PAREDES_A[62][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[62][5]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[62][3]~q\);

-- Location: LCCOMB_X17_Y14_N14
\Pared|PAREDES_A[58][0]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[58][0]~78_combout\ = ((\Pared|Decoder0~18_combout\ & \Pared|Decoder0~22_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~18_combout\,
	datac => \Pared|Decoder0~22_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[58][0]~78_combout\);

-- Location: FF_X17_Y14_N13
\Pared|PAREDES_A[58][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[58][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[58][3]~q\);

-- Location: LCCOMB_X17_Y14_N22
\Pared|Mux23~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~60_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux23~59_combout\ & (\Pared|PAREDES_A[62][3]~q\)) # (!\Pared|Mux23~59_combout\ & ((\Pared|PAREDES_A[58][3]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux23~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux23~59_combout\,
	datac => \Pared|PAREDES_A[62][3]~q\,
	datad => \Pared|PAREDES_A[58][3]~q\,
	combout => \Pared|Mux23~60_combout\);

-- Location: LCCOMB_X12_Y16_N10
\Pared|PAREDES_A[2][3]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[2][3]~105_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~14_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~22_combout\,
	datac => \Pared|Decoder0~14_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[2][3]~105_combout\);

-- Location: FF_X12_Y16_N23
\Pared|PAREDES_A[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[2][3]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[2][3]~q\);

-- Location: LCCOMB_X12_Y15_N16
\Pared|PAREDES_A[10][1]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[10][1]~73_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~13_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~22_combout\,
	datab => \Pared|Decoder0~13_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[10][1]~73_combout\);

-- Location: FF_X12_Y15_N1
\Pared|PAREDES_A[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[10][1]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[10][3]~q\);

-- Location: LCCOMB_X12_Y15_N0
\Pared|Mux23~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~56_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[10][3]~q\))) # (!\Pared|COFFSET[8]~6_combout\ & 
-- (\Pared|PAREDES_A[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[2][3]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[10][3]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux23~56_combout\);

-- Location: LCCOMB_X12_Y16_N0
\Pared|PAREDES_A[6][3]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[6][3]~89_combout\ = ((\Pared|Decoder0~12_combout\ & \Pared|Decoder0~22_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~12_combout\,
	datac => \Pared|Decoder0~22_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[6][3]~89_combout\);

-- Location: FF_X12_Y16_N29
\Pared|PAREDES_A[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[6][3]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[6][3]~q\);

-- Location: LCCOMB_X12_Y15_N2
\Pared|PAREDES_A[14][3]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[14][3]~115_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~15_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~22_combout\,
	datab => \Pared|Decoder0~15_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[14][3]~115_combout\);

-- Location: FF_X12_Y15_N27
\Pared|PAREDES_A[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[14][3]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[14][3]~q\);

-- Location: LCCOMB_X12_Y16_N28
\Pared|Mux23~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~57_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux23~56_combout\ & ((\Pared|PAREDES_A[14][3]~q\))) # (!\Pared|Mux23~56_combout\ & (\Pared|PAREDES_A[6][3]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux23~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux23~56_combout\,
	datac => \Pared|PAREDES_A[6][3]~q\,
	datad => \Pared|PAREDES_A[14][3]~q\,
	combout => \Pared|Mux23~57_combout\);

-- Location: LCCOMB_X18_Y13_N20
\Pared|PAREDES_A[46][3]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[46][3]~114_combout\ = ((\Pared|Decoder0~11_combout\ & \Pared|Decoder0~22_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~11_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~22_combout\,
	combout => \Pared|PAREDES_A[46][3]~114_combout\);

-- Location: FF_X13_Y13_N23
\Pared|PAREDES_A[46][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[46][3]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[46][3]~q\);

-- Location: LCCOMB_X14_Y13_N26
\Pared|PAREDES_A[38][4]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[38][4]~85_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~8_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~22_combout\,
	datad => \Pared|Decoder0~8_combout\,
	combout => \Pared|PAREDES_A[38][4]~85_combout\);

-- Location: FF_X14_Y13_N21
\Pared|PAREDES_A[38][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[38][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[38][3]~q\);

-- Location: LCCOMB_X14_Y13_N16
\Pared|PAREDES_A[42][3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[42][3]~65_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~9_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|Decoder0~22_combout\,
	datad => \Pared|Decoder0~9_combout\,
	combout => \Pared|PAREDES_A[42][3]~65_combout\);

-- Location: FF_X14_Y13_N11
\Pared|PAREDES_A[42][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[42][3]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[42][3]~q\);

-- Location: LCCOMB_X14_Y13_N4
\Pared|PAREDES_A[34][3]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[34][3]~97_combout\ = ((\Pared|Decoder0~22_combout\ & \Pared|Decoder0~10_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~22_combout\,
	datad => \Pared|Decoder0~10_combout\,
	combout => \Pared|PAREDES_A[34][3]~97_combout\);

-- Location: FF_X13_Y13_N13
\Pared|PAREDES_A[34][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[34][3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[34][3]~q\);

-- Location: LCCOMB_X14_Y13_N10
\Pared|Mux23~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~54_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[42][3]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[34][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[42][3]~q\,
	datad => \Pared|PAREDES_A[34][3]~q\,
	combout => \Pared|Mux23~54_combout\);

-- Location: LCCOMB_X14_Y13_N20
\Pared|Mux23~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~55_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux23~54_combout\ & (\Pared|PAREDES_A[46][3]~q\)) # (!\Pared|Mux23~54_combout\ & ((\Pared|PAREDES_A[38][3]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux23~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[46][3]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[38][3]~q\,
	datad => \Pared|Mux23~54_combout\,
	combout => \Pared|Mux23~55_combout\);

-- Location: LCCOMB_X13_Y18_N4
\Pared|Mux23~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~58_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux23~55_combout\) # (\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux23~57_combout\ & ((!\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|Mux23~57_combout\,
	datac => \Pared|Mux23~55_combout\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~58_combout\);

-- Location: LCCOMB_X13_Y18_N6
\Pared|Mux23~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~61_combout\ = (\Pared|Mux23~58_combout\ & (((\Pared|Mux23~60_combout\) # (!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux23~58_combout\ & (\Pared|Mux23~53_combout\ & ((\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~53_combout\,
	datab => \Pared|Mux23~60_combout\,
	datac => \Pared|Mux23~58_combout\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~61_combout\);

-- Location: LCCOMB_X14_Y17_N12
\Pared|PAREDES_A[44][5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[44][5]~122_combout\ = ((\Pared|Decoder0~11_combout\ & (!\Pared|PUNTERO\(6) & \Pared|MANTIENE~0_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~11_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Pared|MANTIENE~0_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[44][5]~122_combout\);

-- Location: FF_X14_Y17_N11
\Pared|PAREDES_A[44][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[44][5]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[44][3]~q\);

-- Location: LCCOMB_X18_Y14_N14
\Pared|PAREDES_A[12][3]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[12][3]~123_combout\ = ((\Pared|Decoder0~15_combout\ & (!\Pared|PUNTERO\(6) & \Pared|MANTIENE~0_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~15_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|MANTIENE~0_combout\,
	combout => \Pared|PAREDES_A[12][3]~123_combout\);

-- Location: FF_X12_Y17_N23
\Pared|PAREDES_A[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[12][3]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[12][3]~q\);

-- Location: LCCOMB_X18_Y14_N20
\Pared|PAREDES_A[28][2]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[28][2]~121_combout\ = ((\Pared|Decoder0~4_combout\ & (!\Pared|PUNTERO\(6) & \Pared|MANTIENE~0_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~4_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|MANTIENE~0_combout\,
	combout => \Pared|PAREDES_A[28][2]~121_combout\);

-- Location: FF_X13_Y16_N19
\Pared|PAREDES_A[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[28][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[28][3]~q\);

-- Location: LCCOMB_X13_Y18_N14
\Pared|Mux23~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~69_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[28][3]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[12][3]~q\,
	datac => \Pared|PAREDES_A[28][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~69_combout\);

-- Location: LCCOMB_X18_Y14_N24
\Pared|PAREDES_A[60][4]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[60][4]~124_combout\ = ((\Pared|Decoder0~21_combout\ & (!\Pared|PUNTERO\(6) & \Pared|MANTIENE~0_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~21_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|MANTIENE~0_combout\,
	combout => \Pared|PAREDES_A[60][4]~124_combout\);

-- Location: FF_X16_Y14_N29
\Pared|PAREDES_A[60][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[60][4]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[60][3]~q\);

-- Location: LCCOMB_X13_Y18_N0
\Pared|Mux23~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~70_combout\ = (\Pared|Mux23~69_combout\ & (((\Pared|PAREDES_A[60][3]~q\) # (!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux23~69_combout\ & (\Pared|PAREDES_A[44][3]~q\ & ((\Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[44][3]~q\,
	datab => \Pared|Mux23~69_combout\,
	datac => \Pared|PAREDES_A[60][3]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux23~70_combout\);

-- Location: LCCOMB_X13_Y14_N10
\Pared|PAREDES_A[20][2]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[20][2]~83_combout\ = ((!\Pared|PUNTERO\(6) & (\Pared|MANTIENE~0_combout\ & \Pared|Decoder0~2_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datab => \Pared|MANTIENE~0_combout\,
	datac => \Pared|Decoder0~2_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[20][2]~83_combout\);

-- Location: FF_X11_Y17_N25
\Pared|PAREDES_A[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[20][2]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[20][3]~q\);

-- Location: LCCOMB_X13_Y14_N12
\Pared|PAREDES_A[4][2]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[4][2]~91_combout\ = ((!\Pared|PUNTERO\(6) & (\Pared|MANTIENE~0_combout\ & \Pared|Decoder0~12_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datab => \Pared|MANTIENE~0_combout\,
	datac => \Pared|Decoder0~12_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[4][2]~91_combout\);

-- Location: FF_X13_Y18_N19
\Pared|PAREDES_A[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[4][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[4][3]~q\);

-- Location: LCCOMB_X13_Y18_N18
\Pared|Mux23~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~62_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[20][3]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[20][3]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[4][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~62_combout\);

-- Location: LCCOMB_X14_Y14_N26
\Pared|PAREDES_A[36][2]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[36][2]~87_combout\ = ((\Pared|MANTIENE~0_combout\ & (\Pared|Decoder0~8_combout\ & !\Pared|PUNTERO\(6)))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|MANTIENE~0_combout\,
	datab => \Pared|Decoder0~8_combout\,
	datac => \Pared|PUNTERO\(6),
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[36][2]~87_combout\);

-- Location: FF_X14_Y14_N15
\Pared|PAREDES_A[36][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[36][2]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[36][3]~q\);

-- Location: LCCOMB_X16_Y13_N4
\Pared|PAREDES_A[52][1]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[52][1]~95_combout\ = ((\Pared|MANTIENE~0_combout\ & (!\Pared|PUNTERO\(6) & \Pared|Decoder0~19_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|MANTIENE~0_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~19_combout\,
	combout => \Pared|PAREDES_A[52][1]~95_combout\);

-- Location: FF_X16_Y13_N29
\Pared|PAREDES_A[52][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[52][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[52][3]~q\);

-- Location: LCCOMB_X14_Y14_N14
\Pared|Mux23~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~63_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux23~62_combout\ & ((\Pared|PAREDES_A[52][3]~q\))) # (!\Pared|Mux23~62_combout\ & (\Pared|PAREDES_A[36][3]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux23~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|Mux23~62_combout\,
	datac => \Pared|PAREDES_A[36][3]~q\,
	datad => \Pared|PAREDES_A[52][3]~q\,
	combout => \Pared|Mux23~63_combout\);

-- Location: LCCOMB_X18_Y14_N8
\Pared|PAREDES_A[56][4]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[56][4]~79_combout\ = ((\Pared|MANTIENE~0_combout\ & (!\Pared|PUNTERO\(6) & \Pared|Decoder0~18_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|MANTIENE~0_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~18_combout\,
	combout => \Pared|PAREDES_A[56][4]~79_combout\);

-- Location: FF_X18_Y14_N19
\Pared|PAREDES_A[56][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[56][4]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[56][3]~q\);

-- Location: LCCOMB_X13_Y14_N16
\Pared|PAREDES_A[24][1]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[24][1]~71_combout\ = ((!\Pared|PUNTERO\(6) & (\Pared|MANTIENE~0_combout\ & \Pared|Decoder0~1_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datab => \Pared|MANTIENE~0_combout\,
	datac => \Pared|Decoder0~1_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[24][1]~71_combout\);

-- Location: FF_X13_Y16_N17
\Pared|PAREDES_A[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[24][1]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[24][3]~q\);

-- Location: LCCOMB_X13_Y10_N14
\Pared|PAREDES_A[8][2]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[8][2]~75_combout\ = ((!\Pared|PUNTERO\(6) & (\Pared|MANTIENE~0_combout\ & \Pared|Decoder0~13_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datab => \Pared|MANTIENE~0_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~13_combout\,
	combout => \Pared|PAREDES_A[8][2]~75_combout\);

-- Location: FF_X12_Y17_N29
\Pared|PAREDES_A[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[8][2]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[8][3]~q\);

-- Location: LCCOMB_X13_Y10_N4
\Pared|PAREDES_A[40][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[40][3]~feeder_combout\ = \Pared|PAREDES_A~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~129_combout\,
	combout => \Pared|PAREDES_A[40][3]~feeder_combout\);

-- Location: LCCOMB_X13_Y10_N28
\Pared|PAREDES_A[40][1]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[40][1]~67_combout\ = ((\Pared|Decoder0~9_combout\ & (\Pared|MANTIENE~0_combout\ & !\Pared|PUNTERO\(6)))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~9_combout\,
	datab => \Pared|MANTIENE~0_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|PUNTERO\(6),
	combout => \Pared|PAREDES_A[40][1]~67_combout\);

-- Location: FF_X13_Y10_N5
\Pared|PAREDES_A[40][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[40][3]~feeder_combout\,
	ena => \Pared|PAREDES_A[40][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[40][3]~q\);

-- Location: LCCOMB_X12_Y17_N28
\Pared|Mux23~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~64_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[40][3]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[8][3]~q\,
	datad => \Pared|PAREDES_A[40][3]~q\,
	combout => \Pared|Mux23~64_combout\);

-- Location: LCCOMB_X13_Y16_N16
\Pared|Mux23~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~65_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux23~64_combout\ & (\Pared|PAREDES_A[56][3]~q\)) # (!\Pared|Mux23~64_combout\ & ((\Pared|PAREDES_A[24][3]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux23~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[56][3]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[24][3]~q\,
	datad => \Pared|Mux23~64_combout\,
	combout => \Pared|Mux23~65_combout\);

-- Location: LCCOMB_X18_Y14_N2
\Pared|PAREDES_A[16][5]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[16][5]~103_combout\ = ((\Pared|Decoder0~3_combout\ & (!\Pared|PUNTERO\(6) & \Pared|MANTIENE~0_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~3_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|MANTIENE~0_combout\,
	combout => \Pared|PAREDES_A[16][5]~103_combout\);

-- Location: FF_X11_Y17_N19
\Pared|PAREDES_A[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[16][5]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[16][3]~q\);

-- Location: LCCOMB_X14_Y17_N18
\Pared|PAREDES_A[32][1]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[32][1]~99_combout\ = ((\Pared|MANTIENE~0_combout\ & (\Pared|Decoder0~10_combout\ & !\Pared|PUNTERO\(6)))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|MANTIENE~0_combout\,
	datab => \Pared|Decoder0~10_combout\,
	datac => \Pared|PUNTERO\(6),
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[32][1]~99_combout\);

-- Location: FF_X14_Y17_N1
\Pared|PAREDES_A[32][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[32][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[32][3]~q\);

-- Location: LCCOMB_X18_Y15_N12
\Pared|MANTIENE_AUX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|MANTIENE_AUX~0_combout\ = (\Pared|CENTRO\(13) & !\Pared|PUNTERO\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pared|CENTRO\(13),
	datad => \Pared|PUNTERO\(6),
	combout => \Pared|MANTIENE_AUX~0_combout\);

-- Location: LCCOMB_X18_Y15_N30
\Pared|PAREDES_A[0][2]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[0][2]~107_combout\ = ((\Pared|Decoder0~16_combout\ & (\Pared|MANTIENE~0_combout\ & \Pared|MANTIENE_AUX~0_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~16_combout\,
	datab => \Pared|MANTIENE~0_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|MANTIENE_AUX~0_combout\,
	combout => \Pared|PAREDES_A[0][2]~107_combout\);

-- Location: FF_X13_Y18_N13
\Pared|PAREDES_A[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[0][2]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[0][3]~q\);

-- Location: LCCOMB_X13_Y18_N24
\Pared|Mux23~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~66_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[32][3]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[32][3]~q\,
	datad => \Pared|PAREDES_A[0][3]~q\,
	combout => \Pared|Mux23~66_combout\);

-- Location: LCCOMB_X17_Y11_N14
\Pared|PAREDES_A[48][5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[48][5]~111_combout\ = ((\Pared|MANTIENE~0_combout\ & (!\Pared|PUNTERO\(6) & \Pared|Decoder0~20_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|MANTIENE~0_combout\,
	datab => \Pared|PUNTERO\(6),
	datac => \Pared|Decoder0~20_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[48][5]~111_combout\);

-- Location: FF_X17_Y11_N23
\Pared|PAREDES_A[48][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[48][5]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[48][3]~q\);

-- Location: LCCOMB_X13_Y18_N2
\Pared|Mux23~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~67_combout\ = (\Pared|Mux23~66_combout\ & (((\Pared|PAREDES_A[48][3]~q\) # (!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux23~66_combout\ & (\Pared|PAREDES_A[16][3]~q\ & ((\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[16][3]~q\,
	datab => \Pared|Mux23~66_combout\,
	datac => \Pared|PAREDES_A[48][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~67_combout\);

-- Location: LCCOMB_X13_Y18_N20
\Pared|Mux23~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~68_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux23~65_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|Mux23~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~65_combout\,
	datab => \Pared|Mux23~67_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux23~68_combout\);

-- Location: LCCOMB_X13_Y18_N26
\Pared|Mux23~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~71_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux23~68_combout\ & (\Pared|Mux23~70_combout\)) # (!\Pared|Mux23~68_combout\ & ((\Pared|Mux23~63_combout\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux23~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~70_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux23~63_combout\,
	datad => \Pared|Mux23~68_combout\,
	combout => \Pared|Mux23~71_combout\);

-- Location: LCCOMB_X13_Y18_N28
\Pared|Mux23~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~72_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux23~61_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|Mux23~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~61_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|Mux23~71_combout\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux23~72_combout\);

-- Location: LCCOMB_X25_Y8_N8
\Pared|Mux23~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~83_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux23~72_combout\ & (\Pared|Mux23~82_combout\)) # (!\Pared|Mux23~72_combout\ & ((\Pared|Mux23~51_combout\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux23~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~82_combout\,
	datab => \Pared|Mux23~51_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux23~72_combout\,
	combout => \Pared|Mux23~83_combout\);

-- Location: LCCOMB_X22_Y15_N26
\Pared|COFFSET[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|COFFSET[11]~12_combout\ = \Pared|CENTRO\(13) $ (\Pared|COFFSET[10]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(13),
	cin => \Pared|COFFSET[10]~11\,
	combout => \Pared|COFFSET[11]~12_combout\);

-- Location: LCCOMB_X17_Y8_N24
\Pared|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~7_combout\ = (\Pared|PUNTERO\(6) & (\Pared|PUNTERO\(1) & \Pared|PUNTERO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(6),
	datab => \Pared|PUNTERO\(1),
	datad => \Pared|PUNTERO\(0),
	combout => \Pared|Decoder0~7_combout\);

-- Location: LCCOMB_X26_Y6_N10
\Pared|PAREDES_A[127][2]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[127][2]~64_combout\ = ((\Pared|Decoder0~7_combout\ & \Pared|Decoder0~21_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~7_combout\,
	datab => \Pared|Decoder0~21_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[127][2]~64_combout\);

-- Location: FF_X26_Y6_N21
\Pared|PAREDES_A[127][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[127][2]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[127][3]~q\);

-- Location: LCCOMB_X24_Y6_N14
\Pared|PAREDES_A[111][1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[111][1]~32_combout\ = ((\Pared|Decoder0~7_combout\ & \Pared|Decoder0~11_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~7_combout\,
	datad => \Pared|Decoder0~11_combout\,
	combout => \Pared|PAREDES_A[111][1]~32_combout\);

-- Location: FF_X24_Y6_N19
\Pared|PAREDES_A[111][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[111][1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[111][3]~q\);

-- Location: LCCOMB_X25_Y6_N14
\Pared|PAREDES_A[79][2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[79][2]~48_combout\ = ((\Pared|Decoder0~7_combout\ & \Pared|Decoder0~15_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~7_combout\,
	datab => \Pared|Decoder0~15_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[79][2]~48_combout\);

-- Location: FF_X25_Y6_N31
\Pared|PAREDES_A[79][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[79][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[79][3]~q\);

-- Location: LCCOMB_X26_Y6_N0
\Pared|PAREDES_A[95][0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[95][0]~16_combout\ = ((\Pared|Decoder0~7_combout\ & \Pared|Decoder0~4_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~7_combout\,
	datab => \Pared|Decoder0~4_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[95][0]~16_combout\);

-- Location: FF_X26_Y6_N19
\Pared|PAREDES_A[95][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[95][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[95][3]~q\);

-- Location: LCCOMB_X26_Y6_N18
\Pared|Mux23~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~38_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[95][3]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[79][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[79][3]~q\,
	datac => \Pared|PAREDES_A[95][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~38_combout\);

-- Location: LCCOMB_X24_Y6_N18
\Pared|Mux23~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~39_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux23~38_combout\ & (\Pared|PAREDES_A[127][3]~q\)) # (!\Pared|Mux23~38_combout\ & ((\Pared|PAREDES_A[111][3]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux23~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[127][3]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[111][3]~q\,
	datad => \Pared|Mux23~38_combout\,
	combout => \Pared|Mux23~39_combout\);

-- Location: LCCOMB_X28_Y9_N26
\Pared|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~6_combout\ = (!\Pared|PUNTERO\(1) & (\Pared|PUNTERO\(6) & !\Pared|PUNTERO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|PUNTERO\(1),
	datac => \Pared|PUNTERO\(6),
	datad => \Pared|PUNTERO\(0),
	combout => \Pared|Decoder0~6_combout\);

-- Location: LCCOMB_X28_Y9_N30
\Pared|PAREDES_A[124][0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[124][0]~63_combout\ = ((\Pared|Decoder0~21_combout\ & \Pared|Decoder0~6_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~21_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~6_combout\,
	combout => \Pared|PAREDES_A[124][0]~63_combout\);

-- Location: FF_X26_Y8_N7
\Pared|PAREDES_A[124][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[124][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[124][3]~q\);

-- Location: LCCOMB_X26_Y7_N14
\Pared|PAREDES_A[108][0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[108][0]~28_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~11_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~6_combout\,
	datac => \Pared|Decoder0~11_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[108][0]~28_combout\);

-- Location: FF_X26_Y7_N31
\Pared|PAREDES_A[108][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[108][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[108][3]~q\);

-- Location: LCCOMB_X26_Y9_N28
\Pared|PAREDES_A[76][5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[76][5]~44_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~15_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~6_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~15_combout\,
	combout => \Pared|PAREDES_A[76][5]~44_combout\);

-- Location: FF_X26_Y9_N19
\Pared|PAREDES_A[76][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[76][5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[76][3]~q\);

-- Location: LCCOMB_X26_Y7_N30
\Pared|Mux23~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~35_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[108][3]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[76][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[108][3]~q\,
	datad => \Pared|PAREDES_A[76][3]~q\,
	combout => \Pared|Mux23~35_combout\);

-- Location: LCCOMB_X24_Y7_N0
\Pared|PAREDES_A[92][0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[92][0]~12_combout\ = ((\Pared|Decoder0~4_combout\ & \Pared|Decoder0~6_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~4_combout\,
	datac => \Pared|Decoder0~6_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[92][0]~12_combout\);

-- Location: FF_X26_Y8_N21
\Pared|PAREDES_A[92][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[92][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[92][3]~q\);

-- Location: LCCOMB_X26_Y8_N20
\Pared|Mux23~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~36_combout\ = (\Pared|Mux23~35_combout\ & ((\Pared|PAREDES_A[124][3]~q\) # ((!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux23~35_combout\ & (((\Pared|PAREDES_A[92][3]~q\ & \Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[124][3]~q\,
	datab => \Pared|Mux23~35_combout\,
	datac => \Pared|PAREDES_A[92][3]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux23~36_combout\);

-- Location: LCCOMB_X23_Y15_N2
\Pared|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~5_combout\ = (\Pared|PUNTERO\(0) & (\Pared|PUNTERO\(6) & !\Pared|PUNTERO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datab => \Pared|PUNTERO\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Pared|Decoder0~5_combout\);

-- Location: LCCOMB_X29_Y8_N30
\Pared|PAREDES_A[93][2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[93][2]~8_combout\ = ((\Pared|Decoder0~4_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~4_combout\,
	datac => \Pared|Decoder0~5_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[93][2]~8_combout\);

-- Location: FF_X29_Y8_N3
\Pared|PAREDES_A[93][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[93][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[93][3]~q\);

-- Location: LCCOMB_X29_Y8_N8
\Pared|PAREDES_A[77][1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[77][1]~36_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~15_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~5_combout\,
	datac => \Pared|Decoder0~15_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[77][1]~36_combout\);

-- Location: FF_X29_Y8_N13
\Pared|PAREDES_A[77][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[77][1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[77][3]~q\);

-- Location: LCCOMB_X29_Y8_N2
\Pared|Mux23~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~33_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[93][3]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[77][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[93][3]~q\,
	datad => \Pared|PAREDES_A[77][3]~q\,
	combout => \Pared|Mux23~33_combout\);

-- Location: LCCOMB_X30_Y8_N22
\Pared|PAREDES_A[109][0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[109][0]~20_combout\ = ((\Pared|Decoder0~11_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~11_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~5_combout\,
	combout => \Pared|PAREDES_A[109][0]~20_combout\);

-- Location: FF_X30_Y8_N3
\Pared|PAREDES_A[109][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[109][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[109][3]~q\);

-- Location: LCCOMB_X30_Y8_N24
\Pared|PAREDES_A[125][0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[125][0]~61_combout\ = ((\Pared|Decoder0~21_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~21_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~5_combout\,
	combout => \Pared|PAREDES_A[125][0]~61_combout\);

-- Location: FF_X30_Y8_N13
\Pared|PAREDES_A[125][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[125][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[125][3]~q\);

-- Location: LCCOMB_X30_Y8_N2
\Pared|Mux23~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~34_combout\ = (\Pared|Mux23~33_combout\ & (((\Pared|PAREDES_A[125][3]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux23~33_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[109][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~33_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[109][3]~q\,
	datad => \Pared|PAREDES_A[125][3]~q\,
	combout => \Pared|Mux23~34_combout\);

-- Location: LCCOMB_X25_Y8_N16
\Pared|Mux23~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~37_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux23~34_combout\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|Mux23~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~36_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux23~34_combout\,
	combout => \Pared|Mux23~37_combout\);

-- Location: LCCOMB_X26_Y10_N18
\Pared|PAREDES_A[94][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[94][3]~feeder_combout\ = \Pared|PAREDES_A~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~129_combout\,
	combout => \Pared|PAREDES_A[94][3]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N8
\Pared|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Decoder0~0_combout\ = (\Pared|PUNTERO\(1) & (\Pared|PUNTERO\(6) & !\Pared|PUNTERO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|PUNTERO\(1),
	datac => \Pared|PUNTERO\(6),
	datad => \Pared|PUNTERO\(0),
	combout => \Pared|Decoder0~0_combout\);

-- Location: LCCOMB_X26_Y10_N8
\Pared|PAREDES_A[94][5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[94][5]~4_combout\ = ((\Pared|Decoder0~0_combout\ & \Pared|Decoder0~4_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~0_combout\,
	datac => \Pared|Decoder0~4_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[94][5]~4_combout\);

-- Location: FF_X26_Y10_N19
\Pared|PAREDES_A[94][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[94][3]~feeder_combout\,
	ena => \Pared|PAREDES_A[94][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[94][3]~q\);

-- Location: LCCOMB_X28_Y9_N28
\Pared|PAREDES_A[126][3]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[126][3]~62_combout\ = ((\Pared|Decoder0~21_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~21_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~0_combout\,
	combout => \Pared|PAREDES_A[126][3]~62_combout\);

-- Location: FF_X29_Y9_N27
\Pared|PAREDES_A[126][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[126][3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[126][3]~q\);

-- Location: LCCOMB_X21_Y13_N8
\Pared|PAREDES_A[78][3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[78][3]~40_combout\ = ((\Pared|Decoder0~0_combout\ & \Pared|Decoder0~15_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~0_combout\,
	datac => \Pared|Decoder0~15_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[78][3]~40_combout\);

-- Location: FF_X26_Y9_N15
\Pared|PAREDES_A[78][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[78][3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[78][3]~q\);

-- Location: LCCOMB_X26_Y7_N4
\Pared|PAREDES_A[110][3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[110][3]~24_combout\ = ((\Pared|Decoder0~0_combout\ & \Pared|Decoder0~11_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~0_combout\,
	datac => \Pared|Decoder0~11_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[110][3]~24_combout\);

-- Location: FF_X29_Y9_N25
\Pared|PAREDES_A[110][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[110][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[110][3]~q\);

-- Location: LCCOMB_X29_Y9_N28
\Pared|Mux23~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~31_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[110][3]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[78][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[78][3]~q\,
	datad => \Pared|PAREDES_A[110][3]~q\,
	combout => \Pared|Mux23~31_combout\);

-- Location: LCCOMB_X29_Y9_N26
\Pared|Mux23~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~32_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux23~31_combout\ & ((\Pared|PAREDES_A[126][3]~q\))) # (!\Pared|Mux23~31_combout\ & (\Pared|PAREDES_A[94][3]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux23~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[94][3]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[126][3]~q\,
	datad => \Pared|Mux23~31_combout\,
	combout => \Pared|Mux23~32_combout\);

-- Location: LCCOMB_X25_Y8_N26
\Pared|Mux23~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~40_combout\ = (\Pared|Mux23~37_combout\ & ((\Pared|Mux23~39_combout\) # ((!\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|Mux23~37_combout\ & (((\Pared|Mux23~32_combout\ & \Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~39_combout\,
	datab => \Pared|Mux23~37_combout\,
	datac => \Pared|Mux23~32_combout\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux23~40_combout\);

-- Location: LCCOMB_X21_Y13_N4
\Pared|PAREDES_A[86][1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[86][1]~2_combout\ = ((\Pared|Decoder0~2_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~2_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~0_combout\,
	combout => \Pared|PAREDES_A[86][1]~2_combout\);

-- Location: FF_X21_Y11_N5
\Pared|PAREDES_A[86][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[86][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[86][3]~q\);

-- Location: LCCOMB_X18_Y10_N4
\Pared|PAREDES_A[84][1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[84][1]~10_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~2_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~6_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~2_combout\,
	combout => \Pared|PAREDES_A[84][1]~10_combout\);

-- Location: FF_X18_Y10_N11
\Pared|PAREDES_A[84][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[84][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[84][3]~q\);

-- Location: LCCOMB_X18_Y10_N10
\Pared|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~0_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[86][3]~q\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[84][3]~q\ & !\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[86][3]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[84][3]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux23~0_combout\);

-- Location: LCCOMB_X21_Y13_N24
\Pared|PAREDES_A[85][1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[85][1]~5_combout\ = ((\Pared|Decoder0~2_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~2_combout\,
	datab => \Pared|Decoder0~5_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[85][1]~5_combout\);

-- Location: FF_X23_Y10_N7
\Pared|PAREDES_A[85][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[85][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[85][3]~q\);

-- Location: LCCOMB_X22_Y10_N14
\Pared|PAREDES_A[87][4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[87][4]~13_combout\ = ((\Pared|Decoder0~2_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~2_combout\,
	datac => \Pared|Decoder0~7_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[87][4]~13_combout\);

-- Location: FF_X22_Y10_N13
\Pared|PAREDES_A[87][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[87][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[87][3]~q\);

-- Location: LCCOMB_X23_Y10_N6
\Pared|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~1_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux23~0_combout\ & ((\Pared|PAREDES_A[87][3]~q\))) # (!\Pared|Mux23~0_combout\ & (\Pared|PAREDES_A[85][3]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|Mux23~0_combout\,
	datac => \Pared|PAREDES_A[85][3]~q\,
	datad => \Pared|PAREDES_A[87][3]~q\,
	combout => \Pared|Mux23~1_combout\);

-- Location: LCCOMB_X21_Y13_N0
\Pared|PAREDES_A[69][5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[69][5]~33_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~12_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~5_combout\,
	datac => \Pared|Decoder0~12_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[69][5]~33_combout\);

-- Location: FF_X23_Y10_N9
\Pared|PAREDES_A[69][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[69][5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[69][3]~q\);

-- Location: LCCOMB_X21_Y9_N8
\Pared|PAREDES_A[68][5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[68][5]~42_combout\ = ((\Pared|Decoder0~12_combout\ & \Pared|Decoder0~6_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~12_combout\,
	datac => \Pared|Decoder0~6_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[68][5]~42_combout\);

-- Location: FF_X21_Y9_N21
\Pared|PAREDES_A[68][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[68][5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[68][3]~q\);

-- Location: LCCOMB_X23_Y10_N4
\Pared|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~4_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[69][3]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[68][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[69][3]~q\,
	datad => \Pared|PAREDES_A[68][3]~q\,
	combout => \Pared|Mux23~4_combout\);

-- Location: LCCOMB_X22_Y6_N8
\Pared|PAREDES_A[70][1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[70][1]~38_combout\ = ((\Pared|Decoder0~12_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~12_combout\,
	datac => \Pared|Decoder0~0_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[70][1]~38_combout\);

-- Location: FF_X22_Y6_N21
\Pared|PAREDES_A[70][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[70][1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[70][3]~q\);

-- Location: LCCOMB_X25_Y6_N12
\Pared|PAREDES_A[71][0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[71][0]~45_combout\ = ((\Pared|Decoder0~12_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~12_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~7_combout\,
	combout => \Pared|PAREDES_A[71][0]~45_combout\);

-- Location: FF_X25_Y6_N5
\Pared|PAREDES_A[71][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[71][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[71][3]~q\);

-- Location: LCCOMB_X22_Y6_N20
\Pared|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~5_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux23~4_combout\ & ((\Pared|PAREDES_A[71][3]~q\))) # (!\Pared|Mux23~4_combout\ & (\Pared|PAREDES_A[70][3]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux23~4_combout\,
	datac => \Pared|PAREDES_A[70][3]~q\,
	datad => \Pared|PAREDES_A[71][3]~q\,
	combout => \Pared|Mux23~5_combout\);

-- Location: LCCOMB_X21_Y6_N28
\Pared|PAREDES_A[102][2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[102][2]~22_combout\ = ((\Pared|Decoder0~8_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~8_combout\,
	datac => \Pared|Decoder0~0_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[102][2]~22_combout\);

-- Location: FF_X21_Y6_N5
\Pared|PAREDES_A[102][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[102][2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[102][3]~q\);

-- Location: LCCOMB_X24_Y6_N20
\Pared|PAREDES_A[103][5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[103][5]~29_combout\ = ((\Pared|Decoder0~7_combout\ & \Pared|Decoder0~8_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~7_combout\,
	datac => \Pared|Decoder0~8_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[103][5]~29_combout\);

-- Location: FF_X24_Y6_N25
\Pared|PAREDES_A[103][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[103][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[103][3]~q\);

-- Location: LCCOMB_X19_Y10_N14
\Pared|PAREDES_A[101][3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[101][3]~17_combout\ = ((\Pared|Decoder0~8_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~8_combout\,
	datab => \Pared|Decoder0~5_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[101][3]~17_combout\);

-- Location: FF_X19_Y10_N11
\Pared|PAREDES_A[101][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[101][3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[101][3]~q\);

-- Location: LCCOMB_X14_Y13_N22
\Pared|PAREDES_A[100][0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[100][0]~26_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~8_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~6_combout\,
	datad => \Pared|Decoder0~8_combout\,
	combout => \Pared|PAREDES_A[100][0]~26_combout\);

-- Location: FF_X19_Y11_N25
\Pared|PAREDES_A[100][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[100][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[100][3]~q\);

-- Location: LCCOMB_X19_Y10_N10
\Pared|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~2_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[101][3]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[100][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[101][3]~q\,
	datad => \Pared|PAREDES_A[100][3]~q\,
	combout => \Pared|Mux23~2_combout\);

-- Location: LCCOMB_X24_Y6_N24
\Pared|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~3_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux23~2_combout\ & ((\Pared|PAREDES_A[103][3]~q\))) # (!\Pared|Mux23~2_combout\ & (\Pared|PAREDES_A[102][3]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[102][3]~q\,
	datac => \Pared|PAREDES_A[103][3]~q\,
	datad => \Pared|Mux23~2_combout\,
	combout => \Pared|Mux23~3_combout\);

-- Location: LCCOMB_X22_Y6_N14
\Pared|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~6_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\) # (\Pared|Mux23~3_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux23~5_combout\ & (!\Pared|COFFSET[9]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|Mux23~5_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|Mux23~3_combout\,
	combout => \Pared|Mux23~6_combout\);

-- Location: LCCOMB_X18_Y6_N10
\Pared|PAREDES_A[118][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[118][3]~feeder_combout\ = \Pared|PAREDES_A~129_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~129_combout\,
	combout => \Pared|PAREDES_A[118][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N16
\Pared|PAREDES_A[118][5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[118][5]~54_combout\ = ((\Pared|Decoder0~0_combout\ & \Pared|Decoder0~19_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~0_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~19_combout\,
	combout => \Pared|PAREDES_A[118][5]~54_combout\);

-- Location: FF_X18_Y6_N11
\Pared|PAREDES_A[118][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[118][3]~feeder_combout\,
	ena => \Pared|PAREDES_A[118][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[118][3]~q\);

-- Location: LCCOMB_X18_Y10_N14
\Pared|PAREDES_A[116][4]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[116][4]~55_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~19_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~6_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~19_combout\,
	combout => \Pared|PAREDES_A[116][4]~55_combout\);

-- Location: FF_X18_Y10_N29
\Pared|PAREDES_A[116][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[116][4]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[116][3]~q\);

-- Location: LCCOMB_X18_Y10_N28
\Pared|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~7_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[118][3]~q\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[116][3]~q\ & !\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[118][3]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[116][3]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux23~7_combout\);

-- Location: LCCOMB_X19_Y10_N16
\Pared|PAREDES_A[117][5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[117][5]~53_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~19_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~5_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~19_combout\,
	combout => \Pared|PAREDES_A[117][5]~53_combout\);

-- Location: FF_X19_Y10_N21
\Pared|PAREDES_A[117][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[117][5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[117][3]~q\);

-- Location: LCCOMB_X22_Y10_N24
\Pared|PAREDES_A[119][4]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[119][4]~56_combout\ = ((\Pared|Decoder0~19_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~19_combout\,
	datac => \Pared|Decoder0~7_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[119][4]~56_combout\);

-- Location: FF_X22_Y10_N31
\Pared|PAREDES_A[119][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[119][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[119][3]~q\);

-- Location: LCCOMB_X22_Y10_N30
\Pared|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~8_combout\ = (\Pared|Mux23~7_combout\ & (((\Pared|PAREDES_A[119][3]~q\) # (!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux23~7_combout\ & (\Pared|PAREDES_A[117][3]~q\ & ((\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~7_combout\,
	datab => \Pared|PAREDES_A[117][3]~q\,
	datac => \Pared|PAREDES_A[119][3]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux23~8_combout\);

-- Location: LCCOMB_X25_Y8_N4
\Pared|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~9_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux23~6_combout\ & ((\Pared|Mux23~8_combout\))) # (!\Pared|Mux23~6_combout\ & (\Pared|Mux23~1_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~1_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux23~6_combout\,
	datad => \Pared|Mux23~8_combout\,
	combout => \Pared|Mux23~9_combout\);

-- Location: LCCOMB_X17_Y9_N14
\Pared|PAREDES_A[80][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[80][0]~11_combout\ = ((\Pared|Decoder0~3_combout\ & \Pared|Decoder0~6_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~3_combout\,
	datab => \Pared|Decoder0~6_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[80][0]~11_combout\);

-- Location: FF_X24_Y9_N7
\Pared|PAREDES_A[80][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[80][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[80][3]~q\);

-- Location: LCCOMB_X21_Y13_N30
\Pared|PAREDES_A[82][5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[82][5]~3_combout\ = ((\Pared|Decoder0~0_combout\ & \Pared|Decoder0~3_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~0_combout\,
	datac => \Pared|Decoder0~3_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[82][5]~3_combout\);

-- Location: FF_X21_Y11_N31
\Pared|PAREDES_A[82][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[82][5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[82][3]~q\);

-- Location: LCCOMB_X24_Y9_N6
\Pared|Mux23~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~22_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[82][3]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[80][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[80][3]~q\,
	datad => \Pared|PAREDES_A[82][3]~q\,
	combout => \Pared|Mux23~22_combout\);

-- Location: LCCOMB_X17_Y8_N10
\Pared|PAREDES_A[83][3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[83][3]~15_combout\ = ((\Pared|Decoder0~3_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~3_combout\,
	datac => \Pared|Decoder0~7_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[83][3]~15_combout\);

-- Location: FF_X21_Y8_N3
\Pared|PAREDES_A[83][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[83][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[83][3]~q\);

-- Location: LCCOMB_X22_Y9_N26
\Pared|PAREDES_A[81][5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[81][5]~7_combout\ = ((\Pared|Decoder0~3_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~3_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~5_combout\,
	combout => \Pared|PAREDES_A[81][5]~7_combout\);

-- Location: FF_X22_Y9_N29
\Pared|PAREDES_A[81][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[81][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[81][3]~q\);

-- Location: LCCOMB_X21_Y8_N2
\Pared|Mux23~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~23_combout\ = (\Pared|Mux23~22_combout\ & (((\Pared|PAREDES_A[83][3]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux23~22_combout\ & (\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[81][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~22_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[83][3]~q\,
	datad => \Pared|PAREDES_A[81][3]~q\,
	combout => \Pared|Mux23~23_combout\);

-- Location: LCCOMB_X18_Y15_N26
\Pared|PAREDES_A[67][2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[67][2]~47_combout\ = ((\Pared|PUNTERO\(6) & (\Pared|PUNTERO\(0) & \Pared|Decoder0~17_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Pared|PUNTERO\(6),
	datac => \Pared|PUNTERO\(0),
	datad => \Pared|Decoder0~17_combout\,
	combout => \Pared|PAREDES_A[67][2]~47_combout\);

-- Location: FF_X21_Y8_N13
\Pared|PAREDES_A[67][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[67][2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[67][3]~q\);

-- Location: LCCOMB_X22_Y6_N10
\Pared|PAREDES_A[66][2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[66][2]~39_combout\ = ((\Pared|Decoder0~0_combout\ & \Pared|Decoder0~14_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~0_combout\,
	datac => \Pared|Decoder0~14_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[66][2]~39_combout\);

-- Location: FF_X22_Y6_N23
\Pared|PAREDES_A[66][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[66][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[66][3]~q\);

-- Location: LCCOMB_X21_Y13_N28
\Pared|PAREDES_A[65][0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[65][0]~35_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~14_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~5_combout\,
	datac => \Pared|Decoder0~14_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[65][0]~35_combout\);

-- Location: FF_X23_Y9_N31
\Pared|PAREDES_A[65][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[65][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[65][3]~q\);

-- Location: LCCOMB_X18_Y14_N30
\Pared|PAREDES_A[64][0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[64][0]~43_combout\ = ((!\Pared|CENTRO\(13) & (\Pared|Decoder0~6_combout\ & \Pared|Decoder0~16_combout\))) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(13),
	datab => \Pared|Decoder0~6_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~16_combout\,
	combout => \Pared|PAREDES_A[64][0]~43_combout\);

-- Location: FF_X21_Y9_N23
\Pared|PAREDES_A[64][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[64][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[64][3]~q\);

-- Location: LCCOMB_X23_Y9_N10
\Pared|Mux23~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~24_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[65][3]~q\) # ((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|PAREDES_A[64][3]~q\ & !\Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[65][3]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[64][3]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux23~24_combout\);

-- Location: LCCOMB_X23_Y9_N12
\Pared|Mux23~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~25_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux23~24_combout\ & (\Pared|PAREDES_A[67][3]~q\)) # (!\Pared|Mux23~24_combout\ & ((\Pared|PAREDES_A[66][3]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux23~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[67][3]~q\,
	datab => \Pared|PAREDES_A[66][3]~q\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux23~24_combout\,
	combout => \Pared|Mux23~25_combout\);

-- Location: LCCOMB_X23_Y9_N14
\Pared|Mux23~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~26_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\) # ((\Pared|Mux23~23_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux23~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux23~23_combout\,
	datad => \Pared|Mux23~25_combout\,
	combout => \Pared|Mux23~26_combout\);

-- Location: LCCOMB_X21_Y6_N14
\Pared|PAREDES_A[98][4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[98][4]~23_combout\ = ((\Pared|Decoder0~10_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~10_combout\,
	datac => \Pared|Decoder0~0_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[98][4]~23_combout\);

-- Location: FF_X21_Y6_N31
\Pared|PAREDES_A[98][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[98][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[98][3]~q\);

-- Location: LCCOMB_X17_Y8_N30
\Pared|PAREDES_A[99][1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[99][1]~31_combout\ = ((\Pared|Decoder0~10_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~10_combout\,
	datac => \Pared|Decoder0~7_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[99][1]~31_combout\);

-- Location: FF_X19_Y8_N27
\Pared|PAREDES_A[99][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[99][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[99][3]~q\);

-- Location: LCCOMB_X17_Y8_N28
\Pared|PAREDES_A[96][1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[96][1]~27_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~10_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~6_combout\,
	datab => \Pared|Decoder0~10_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[96][1]~27_combout\);

-- Location: FF_X19_Y9_N13
\Pared|PAREDES_A[96][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[96][1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[96][3]~q\);

-- Location: LCCOMB_X21_Y13_N6
\Pared|PAREDES_A[97][5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[97][5]~19_combout\ = ((\Pared|Decoder0~10_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~10_combout\,
	datab => \Pared|Decoder0~5_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[97][5]~19_combout\);

-- Location: FF_X23_Y9_N21
\Pared|PAREDES_A[97][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[97][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[97][3]~q\);

-- Location: LCCOMB_X19_Y9_N12
\Pared|Mux23~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~20_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[97][3]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[96][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[96][3]~q\,
	datad => \Pared|PAREDES_A[97][3]~q\,
	combout => \Pared|Mux23~20_combout\);

-- Location: LCCOMB_X19_Y8_N26
\Pared|Mux23~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~21_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux23~20_combout\ & ((\Pared|PAREDES_A[99][3]~q\))) # (!\Pared|Mux23~20_combout\ & (\Pared|PAREDES_A[98][3]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux23~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[98][3]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[99][3]~q\,
	datad => \Pared|Mux23~20_combout\,
	combout => \Pared|Mux23~21_combout\);

-- Location: LCCOMB_X17_Y11_N10
\Pared|PAREDES_A[114][4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[114][4]~57_combout\ = ((\Pared|Decoder0~0_combout\ & \Pared|Decoder0~20_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~0_combout\,
	datac => \Pared|Decoder0~20_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[114][4]~57_combout\);

-- Location: FF_X18_Y9_N21
\Pared|PAREDES_A[114][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[114][4]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[114][3]~q\);

-- Location: LCCOMB_X17_Y12_N28
\Pared|PAREDES_A[112][0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[112][0]~59_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~20_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~6_combout\,
	datac => \Pared|Decoder0~20_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[112][0]~59_combout\);

-- Location: FF_X24_Y9_N17
\Pared|PAREDES_A[112][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[112][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[112][3]~q\);

-- Location: LCCOMB_X24_Y9_N22
\Pared|Mux23~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~27_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[114][3]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[112][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[114][3]~q\,
	datad => \Pared|PAREDES_A[112][3]~q\,
	combout => \Pared|Mux23~27_combout\);

-- Location: LCCOMB_X22_Y9_N20
\Pared|PAREDES_A[113][5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[113][5]~58_combout\ = ((\Pared|Decoder0~20_combout\ & \Pared|Decoder0~5_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~20_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~5_combout\,
	combout => \Pared|PAREDES_A[113][5]~58_combout\);

-- Location: FF_X22_Y9_N15
\Pared|PAREDES_A[113][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[113][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[113][3]~q\);

-- Location: LCCOMB_X21_Y13_N20
\Pared|PAREDES_A[115][5]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[115][5]~60_combout\ = ((\Pared|Decoder0~20_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~20_combout\,
	datac => \Pared|Decoder0~7_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[115][5]~60_combout\);

-- Location: FF_X19_Y8_N21
\Pared|PAREDES_A[115][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[115][5]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[115][3]~q\);

-- Location: LCCOMB_X24_Y9_N0
\Pared|Mux23~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~28_combout\ = (\Pared|Mux23~27_combout\ & (((\Pared|PAREDES_A[115][3]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux23~27_combout\ & (\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[113][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~27_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[113][3]~q\,
	datad => \Pared|PAREDES_A[115][3]~q\,
	combout => \Pared|Mux23~28_combout\);

-- Location: LCCOMB_X24_Y9_N2
\Pared|Mux23~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~29_combout\ = (\Pared|Mux23~26_combout\ & (((\Pared|Mux23~28_combout\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux23~26_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux23~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~26_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux23~21_combout\,
	datad => \Pared|Mux23~28_combout\,
	combout => \Pared|Mux23~29_combout\);

-- Location: LCCOMB_X24_Y8_N16
\Pared|PAREDES_A[72][1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[72][1]~41_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~13_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~6_combout\,
	datac => \Pared|Decoder0~13_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[72][1]~41_combout\);

-- Location: FF_X25_Y10_N31
\Pared|PAREDES_A[72][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[72][1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[72][3]~q\);

-- Location: LCCOMB_X24_Y11_N18
\Pared|PAREDES_A[73][1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[73][1]~34_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~13_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~5_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~13_combout\,
	combout => \Pared|PAREDES_A[73][1]~34_combout\);

-- Location: FF_X24_Y11_N23
\Pared|PAREDES_A[73][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[73][1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[73][3]~q\);

-- Location: LCCOMB_X25_Y10_N24
\Pared|Mux23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~14_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\) # (\Pared|PAREDES_A[73][3]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[72][3]~q\ & (!\Pared|COFFSET[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[72][3]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|PAREDES_A[73][3]~q\,
	combout => \Pared|Mux23~14_combout\);

-- Location: LCCOMB_X24_Y8_N14
\Pared|PAREDES_A[74][1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[74][1]~37_combout\ = ((\Pared|Decoder0~13_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~13_combout\,
	datac => \Pared|Decoder0~0_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[74][1]~37_combout\);

-- Location: FF_X24_Y8_N1
\Pared|PAREDES_A[74][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[74][1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[74][3]~q\);

-- Location: LCCOMB_X17_Y8_N0
\Pared|PAREDES_A[75][0]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[75][0]~46_combout\ = ((\Pared|Decoder0~7_combout\ & \Pared|Decoder0~13_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~7_combout\,
	datac => \Pared|Decoder0~13_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[75][0]~46_combout\);

-- Location: FF_X23_Y8_N31
\Pared|PAREDES_A[75][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[75][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[75][3]~q\);

-- Location: LCCOMB_X24_Y8_N0
\Pared|Mux23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~15_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux23~14_combout\ & ((\Pared|PAREDES_A[75][3]~q\))) # (!\Pared|Mux23~14_combout\ & (\Pared|PAREDES_A[74][3]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux23~14_combout\,
	datac => \Pared|PAREDES_A[74][3]~q\,
	datad => \Pared|PAREDES_A[75][3]~q\,
	combout => \Pared|Mux23~15_combout\);

-- Location: LCCOMB_X23_Y11_N10
\Pared|PAREDES_A[89][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[89][0]~6_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~1_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~5_combout\,
	datac => \Pared|Decoder0~1_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[89][0]~6_combout\);

-- Location: FF_X23_Y11_N29
\Pared|PAREDES_A[89][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[89][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[89][3]~q\);

-- Location: LCCOMB_X21_Y13_N2
\Pared|PAREDES_A[91][4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[91][4]~14_combout\ = ((\Pared|Decoder0~1_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~1_combout\,
	datac => \Pared|Decoder0~7_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[91][4]~14_combout\);

-- Location: FF_X23_Y8_N21
\Pared|PAREDES_A[91][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[91][4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[91][3]~q\);

-- Location: LCCOMB_X25_Y7_N20
\Pared|PAREDES_A[90][2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[90][2]~1_combout\ = ((\Pared|Decoder0~1_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~1_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~0_combout\,
	combout => \Pared|PAREDES_A[90][2]~1_combout\);

-- Location: FF_X25_Y7_N5
\Pared|PAREDES_A[90][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[90][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[90][3]~q\);

-- Location: LCCOMB_X12_Y9_N2
\Pared|PAREDES_A[88][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[88][0]~9_combout\ = ((\Pared|Decoder0~1_combout\ & \Pared|Decoder0~6_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~1_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~6_combout\,
	combout => \Pared|PAREDES_A[88][0]~9_combout\);

-- Location: FF_X25_Y8_N25
\Pared|PAREDES_A[88][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[88][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[88][3]~q\);

-- Location: LCCOMB_X25_Y8_N24
\Pared|Mux23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~12_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[90][3]~q\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[88][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[90][3]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[88][3]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux23~12_combout\);

-- Location: LCCOMB_X23_Y8_N20
\Pared|Mux23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~13_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux23~12_combout\ & ((\Pared|PAREDES_A[91][3]~q\))) # (!\Pared|Mux23~12_combout\ & (\Pared|PAREDES_A[89][3]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[89][3]~q\,
	datac => \Pared|PAREDES_A[91][3]~q\,
	datad => \Pared|Mux23~12_combout\,
	combout => \Pared|Mux23~13_combout\);

-- Location: LCCOMB_X25_Y8_N22
\Pared|Mux23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~16_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux23~13_combout\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~15_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|Mux23~13_combout\,
	combout => \Pared|Mux23~16_combout\);

-- Location: LCCOMB_X25_Y7_N22
\Pared|PAREDES_A[106][4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[106][4]~21_combout\ = ((\Pared|Decoder0~9_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~9_combout\,
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~0_combout\,
	combout => \Pared|PAREDES_A[106][4]~21_combout\);

-- Location: FF_X25_Y7_N31
\Pared|PAREDES_A[106][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[106][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[106][3]~q\);

-- Location: LCCOMB_X23_Y7_N0
\Pared|PAREDES_A[107][2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[107][2]~30_combout\ = ((\Pared|Decoder0~9_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~9_combout\,
	datad => \Pared|Decoder0~7_combout\,
	combout => \Pared|PAREDES_A[107][2]~30_combout\);

-- Location: FF_X23_Y7_N19
\Pared|PAREDES_A[107][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[107][2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[107][3]~q\);

-- Location: LCCOMB_X12_Y9_N28
\Pared|PAREDES_A[104][2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[104][2]~25_combout\ = ((\Pared|Decoder0~9_combout\ & \Pared|Decoder0~6_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~9_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Pared|Decoder0~6_combout\,
	combout => \Pared|PAREDES_A[104][2]~25_combout\);

-- Location: FF_X25_Y10_N21
\Pared|PAREDES_A[104][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[104][2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[104][3]~q\);

-- Location: LCCOMB_X24_Y11_N0
\Pared|PAREDES_A[105][5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[105][5]~18_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~9_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~5_combout\,
	datab => \Pared|Decoder0~9_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[105][5]~18_combout\);

-- Location: FF_X24_Y11_N29
\Pared|PAREDES_A[105][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[105][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[105][3]~q\);

-- Location: LCCOMB_X25_Y10_N20
\Pared|Mux23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~10_combout\ = (\Pared|COFFSET[6]~2_combout\ & (\Pared|COFFSET[5]~0_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[105][3]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[104][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[104][3]~q\,
	datad => \Pared|PAREDES_A[105][3]~q\,
	combout => \Pared|Mux23~10_combout\);

-- Location: LCCOMB_X23_Y7_N18
\Pared|Mux23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~11_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux23~10_combout\ & ((\Pared|PAREDES_A[107][3]~q\))) # (!\Pared|Mux23~10_combout\ & (\Pared|PAREDES_A[106][3]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[106][3]~q\,
	datac => \Pared|PAREDES_A[107][3]~q\,
	datad => \Pared|Mux23~10_combout\,
	combout => \Pared|Mux23~11_combout\);

-- Location: LCCOMB_X23_Y7_N10
\Pared|PAREDES_A[123][2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[123][2]~52_combout\ = ((\Pared|Decoder0~18_combout\ & \Pared|Decoder0~7_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~18_combout\,
	datad => \Pared|Decoder0~7_combout\,
	combout => \Pared|PAREDES_A[123][2]~52_combout\);

-- Location: FF_X23_Y7_N21
\Pared|PAREDES_A[123][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[123][2]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[123][3]~q\);

-- Location: LCCOMB_X23_Y11_N12
\Pared|PAREDES_A[121][4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[121][4]~50_combout\ = ((\Pared|Decoder0~5_combout\ & \Pared|Decoder0~18_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Juego_Fsm1|Rst~q\,
	datac => \Pared|Decoder0~5_combout\,
	datad => \Pared|Decoder0~18_combout\,
	combout => \Pared|PAREDES_A[121][4]~50_combout\);

-- Location: FF_X23_Y11_N31
\Pared|PAREDES_A[121][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[121][4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[121][3]~q\);

-- Location: LCCOMB_X22_Y7_N24
\Pared|PAREDES_A[120][0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[120][0]~51_combout\ = ((\Pared|Decoder0~6_combout\ & \Pared|Decoder0~18_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Decoder0~6_combout\,
	datac => \Pared|Decoder0~18_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[120][0]~51_combout\);

-- Location: FF_X25_Y8_N11
\Pared|PAREDES_A[120][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[120][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[120][3]~q\);

-- Location: LCCOMB_X17_Y8_N26
\Pared|PAREDES_A[122][2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[122][2]~49_combout\ = ((\Pared|Decoder0~18_combout\ & \Pared|Decoder0~0_combout\)) # (!\Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Decoder0~18_combout\,
	datac => \Pared|Decoder0~0_combout\,
	datad => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A[122][2]~49_combout\);

-- Location: FF_X22_Y8_N21
\Pared|PAREDES_A[122][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~129_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[122][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[122][3]~q\);

-- Location: LCCOMB_X25_Y8_N0
\Pared|Mux23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~17_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[122][3]~q\))) # (!\Pared|COFFSET[6]~2_combout\ & 
-- (\Pared|PAREDES_A[120][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[120][3]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|PAREDES_A[122][3]~q\,
	combout => \Pared|Mux23~17_combout\);

-- Location: LCCOMB_X25_Y8_N18
\Pared|Mux23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~18_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux23~17_combout\ & (\Pared|PAREDES_A[123][3]~q\)) # (!\Pared|Mux23~17_combout\ & ((\Pared|PAREDES_A[121][3]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[123][3]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[121][3]~q\,
	datad => \Pared|Mux23~17_combout\,
	combout => \Pared|Mux23~18_combout\);

-- Location: LCCOMB_X25_Y8_N28
\Pared|Mux23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~19_combout\ = (\Pared|Mux23~16_combout\ & (((\Pared|Mux23~18_combout\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux23~16_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux23~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~16_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux23~11_combout\,
	datad => \Pared|Mux23~18_combout\,
	combout => \Pared|Mux23~19_combout\);

-- Location: LCCOMB_X25_Y8_N6
\Pared|Mux23~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~30_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\) # (\Pared|Mux23~19_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux23~29_combout\ & (!\Pared|COFFSET[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux23~29_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux23~19_combout\,
	combout => \Pared|Mux23~30_combout\);

-- Location: LCCOMB_X25_Y8_N20
\Pared|Mux23~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~41_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux23~30_combout\ & (\Pared|Mux23~40_combout\)) # (!\Pared|Mux23~30_combout\ & ((\Pared|Mux23~9_combout\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux23~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~40_combout\,
	datab => \Pared|Mux23~9_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux23~30_combout\,
	combout => \Pared|Mux23~41_combout\);

-- Location: LCCOMB_X21_Y12_N12
\Pared|Mux23~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux23~84_combout\ = (\Pared|COFFSET[11]~12_combout\ & ((\Pared|Mux23~41_combout\))) # (!\Pared|COFFSET[11]~12_combout\ & (\Pared|Mux23~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~83_combout\,
	datab => \Pared|COFFSET[11]~12_combout\,
	datac => \Pared|Mux23~41_combout\,
	combout => \Pared|Mux23~84_combout\);

-- Location: LCCOMB_X23_Y15_N30
\Gen_paredes|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux5~1_combout\ = (\Pared|PUNTERO\(1) & (((!\Gen_paredes|RANDH\(0) & !\Gen_paredes|RANDH\(1))))) # (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(0) & ((!\Gen_paredes|RANDH\(1)) # (!\Pared|PUNTERO\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(0),
	datad => \Gen_paredes|RANDH\(1),
	combout => \Gen_paredes|Mux5~1_combout\);

-- Location: LCCOMB_X23_Y15_N12
\Gen_paredes|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux5~0_combout\ = (\Gen_paredes|RANDH\(1) & ((\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(1))) # (!\Pared|PUNTERO\(3) & (\Pared|PUNTERO\(1) & !\Gen_paredes|RANDH\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(0),
	datad => \Gen_paredes|RANDH\(1),
	combout => \Gen_paredes|Mux5~0_combout\);

-- Location: LCCOMB_X23_Y15_N8
\Gen_paredes|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux5~2_combout\ = (!\Pared|PUNTERO\(2) & ((\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux5~0_combout\))) # (!\Pared|PUNTERO\(0) & (\Gen_paredes|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datab => \Pared|PUNTERO\(2),
	datac => \Gen_paredes|Mux5~1_combout\,
	datad => \Gen_paredes|Mux5~0_combout\,
	combout => \Gen_paredes|Mux5~2_combout\);

-- Location: LCCOMB_X23_Y15_N10
\Gen_paredes|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux5~3_combout\ = (\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(0) $ (\Gen_paredes|RANDH\(1))))) # (!\Pared|PUNTERO\(3) & (!\Gen_paredes|RANDH\(1) & (\Pared|PUNTERO\(1) $ (\Gen_paredes|RANDH\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(0),
	datad => \Gen_paredes|RANDH\(1),
	combout => \Gen_paredes|Mux5~3_combout\);

-- Location: LCCOMB_X23_Y15_N4
\Gen_paredes|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux5~4_combout\ = (\Gen_paredes|Mux5~2_combout\) # ((!\Pared|PUNTERO\(0) & (\Pared|PUNTERO\(2) & \Gen_paredes|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datab => \Pared|PUNTERO\(2),
	datac => \Gen_paredes|Mux5~2_combout\,
	datad => \Gen_paredes|Mux5~3_combout\,
	combout => \Gen_paredes|Mux5~4_combout\);

-- Location: LCCOMB_X22_Y13_N24
\Gen_paredes|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux10~0_combout\ = (\Gen_paredes|RANDH\(3)) # ((\Pared|PUNTERO\(0)) # ((\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(3),
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|RANDH\(2),
	combout => \Gen_paredes|Mux10~0_combout\);

-- Location: LCCOMB_X22_Y13_N18
\Gen_paredes|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux10~1_combout\ = (\Pared|PUNTERO\(1)) # (\Gen_paredes|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Pared|PUNTERO\(1),
	datad => \Gen_paredes|Mux10~0_combout\,
	combout => \Gen_paredes|Mux10~1_combout\);

-- Location: LCCOMB_X22_Y13_N28
\Gen_paredes|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux28~0_combout\ = (\Pared|PUNTERO\(4) & (((\Pared|PUNTERO\(5)) # (!\Gen_paredes|Mux10~1_combout\)))) # (!\Pared|PUNTERO\(4) & (\Gen_paredes|Mux5~4_combout\ & (!\Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux5~4_combout\,
	datab => \Pared|PUNTERO\(4),
	datac => \Pared|PUNTERO\(5),
	datad => \Gen_paredes|Mux10~1_combout\,
	combout => \Gen_paredes|Mux28~0_combout\);

-- Location: LCCOMB_X19_Y13_N22
\Gen_paredes|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux16~0_combout\ = (\Gen_paredes|RANDH\(5) & ((\Pared|PUNTERO\(3) & ((!\Pared|PUNTERO\(1)))) # (!\Pared|PUNTERO\(3) & (!\Gen_paredes|RANDH\(4) & \Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Gen_paredes|RANDH\(5),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux16~0_combout\);

-- Location: LCCOMB_X19_Y13_N0
\Gen_paredes|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux16~1_combout\ = (\Gen_paredes|RANDH\(4) & (!\Pared|PUNTERO\(1) & ((!\Gen_paredes|RANDH\(5)) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|RANDH\(4) & (((!\Gen_paredes|RANDH\(5) & \Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Gen_paredes|RANDH\(5),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux16~1_combout\);

-- Location: LCCOMB_X19_Y13_N18
\Gen_paredes|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux16~2_combout\ = (!\Pared|PUNTERO\(2) & ((\Pared|PUNTERO\(0) & (\Gen_paredes|Mux16~0_combout\)) # (!\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(0),
	datac => \Gen_paredes|Mux16~0_combout\,
	datad => \Gen_paredes|Mux16~1_combout\,
	combout => \Gen_paredes|Mux16~2_combout\);

-- Location: LCCOMB_X19_Y13_N20
\Gen_paredes|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux16~3_combout\ = (\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(4) $ (\Gen_paredes|RANDH\(5))))) # (!\Pared|PUNTERO\(3) & (!\Gen_paredes|RANDH\(5) & (\Gen_paredes|RANDH\(4) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Gen_paredes|RANDH\(5),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux16~3_combout\);

-- Location: LCCOMB_X19_Y13_N30
\Gen_paredes|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux16~4_combout\ = (\Gen_paredes|Mux16~2_combout\) # ((\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(0) & \Gen_paredes|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(0),
	datac => \Gen_paredes|Mux16~2_combout\,
	datad => \Gen_paredes|Mux16~3_combout\,
	combout => \Gen_paredes|Mux16~4_combout\);

-- Location: LCCOMB_X19_Y13_N4
\Gen_paredes|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux22~3_combout\ = (\Pared|PUNTERO\(3) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(7) $ (\Gen_paredes|RANDH\(6))))) # (!\Pared|PUNTERO\(3) & (!\Gen_paredes|RANDH\(7) & (\Gen_paredes|RANDH\(6) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux22~3_combout\);

-- Location: LCCOMB_X21_Y17_N8
\Gen_paredes|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux22~1_combout\ = (\Gen_paredes|RANDH\(7) & (!\Pared|PUNTERO\(3) & (\Gen_paredes|RANDH\(6) & !\Pared|PUNTERO\(1)))) # (!\Gen_paredes|RANDH\(7) & ((\Gen_paredes|RANDH\(6) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(7),
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux22~1_combout\);

-- Location: LCCOMB_X19_Y13_N16
\Gen_paredes|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux22~0_combout\ = (\Gen_paredes|RANDH\(7) & ((\Pared|PUNTERO\(3) & ((!\Pared|PUNTERO\(1)))) # (!\Pared|PUNTERO\(3) & (!\Gen_paredes|RANDH\(6) & \Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux22~0_combout\);

-- Location: LCCOMB_X19_Y13_N2
\Gen_paredes|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux22~2_combout\ = (!\Pared|PUNTERO\(2) & ((\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux22~0_combout\))) # (!\Pared|PUNTERO\(0) & (\Gen_paredes|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(0),
	datac => \Gen_paredes|Mux22~1_combout\,
	datad => \Gen_paredes|Mux22~0_combout\,
	combout => \Gen_paredes|Mux22~2_combout\);

-- Location: LCCOMB_X19_Y13_N6
\Gen_paredes|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux22~4_combout\ = (\Gen_paredes|Mux22~2_combout\) # ((\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(0) & \Gen_paredes|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(0),
	datac => \Gen_paredes|Mux22~3_combout\,
	datad => \Gen_paredes|Mux22~2_combout\,
	combout => \Gen_paredes|Mux22~4_combout\);

-- Location: LCCOMB_X19_Y13_N24
\Gen_paredes|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux28~1_combout\ = (\Gen_paredes|Mux28~0_combout\ & (((\Gen_paredes|Mux22~4_combout\)) # (!\Pared|PUNTERO\(5)))) # (!\Gen_paredes|Mux28~0_combout\ & (\Pared|PUNTERO\(5) & (\Gen_paredes|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux28~0_combout\,
	datab => \Pared|PUNTERO\(5),
	datac => \Gen_paredes|Mux16~4_combout\,
	datad => \Gen_paredes|Mux22~4_combout\,
	combout => \Gen_paredes|Mux28~1_combout\);

-- Location: LCCOMB_X19_Y13_N10
\Pared|PAREDES_A~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A~131_combout\ = (\Juego_Fsm1|Rst~q\ & \Gen_paredes|Mux28~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Juego_Fsm1|Rst~q\,
	datad => \Gen_paredes|Mux28~1_combout\,
	combout => \Pared|PAREDES_A~131_combout\);

-- Location: FF_X17_Y17_N13
\Pared|PAREDES_A[47][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[47][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[47][0]~q\);

-- Location: FF_X17_Y17_N7
\Pared|PAREDES_A[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[15][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[15][0]~q\);

-- Location: LCCOMB_X17_Y17_N12
\Pared|Mux26~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~80_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[47][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[15][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[47][0]~q\,
	datad => \Pared|PAREDES_A[15][0]~q\,
	combout => \Pared|Mux26~80_combout\);

-- Location: FF_X18_Y13_N15
\Pared|PAREDES_A[63][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[63][0]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[63][0]~q\);

-- Location: FF_X18_Y17_N7
\Pared|PAREDES_A[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[31][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[31][0]~q\);

-- Location: LCCOMB_X18_Y17_N22
\Pared|Mux26~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~81_combout\ = (\Pared|Mux26~80_combout\ & ((\Pared|PAREDES_A[63][0]~q\) # ((!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux26~80_combout\ & (((\Pared|COFFSET[9]~8_combout\ & \Pared|PAREDES_A[31][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~80_combout\,
	datab => \Pared|PAREDES_A[63][0]~q\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[31][0]~q\,
	combout => \Pared|Mux26~81_combout\);

-- Location: FF_X14_Y12_N31
\Pared|PAREDES_A[35][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[35][3]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[35][0]~q\);

-- Location: FF_X17_Y12_N27
\Pared|PAREDES_A[51][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[51][4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[51][0]~q\);

-- Location: FF_X18_Y16_N25
\Pared|PAREDES_A[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[19][1]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[19][0]~q\);

-- Location: FF_X18_Y16_N19
\Pared|PAREDES_A[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[3][4]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[3][0]~q\);

-- Location: LCCOMB_X18_Y15_N20
\Pared|Mux26~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~77_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[19][0]~q\) # ((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((!\Pared|COFFSET[10]~10_combout\ & \Pared|PAREDES_A[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[19][0]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[3][0]~q\,
	combout => \Pared|Mux26~77_combout\);

-- Location: LCCOMB_X18_Y15_N6
\Pared|Mux26~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~78_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~77_combout\ & ((\Pared|PAREDES_A[51][0]~q\))) # (!\Pared|Mux26~77_combout\ & (\Pared|PAREDES_A[35][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux26~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[35][0]~q\,
	datac => \Pared|PAREDES_A[51][0]~q\,
	datad => \Pared|Mux26~77_combout\,
	combout => \Pared|Mux26~78_combout\);

-- Location: FF_X14_Y12_N3
\Pared|PAREDES_A[43][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[43][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[43][0]~q\);

-- Location: FF_X18_Y12_N29
\Pared|PAREDES_A[59][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[59][2]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[59][0]~q\);

-- Location: LCCOMB_X14_Y8_N22
\Pared|PAREDES_A[27][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[27][0]~feeder_combout\ = \Pared|PAREDES_A~131_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~131_combout\,
	combout => \Pared|PAREDES_A[27][0]~feeder_combout\);

-- Location: FF_X14_Y8_N23
\Pared|PAREDES_A[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[27][0]~feeder_combout\,
	ena => \Pared|PAREDES_A[27][5]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[27][0]~q\);

-- Location: FF_X18_Y12_N11
\Pared|PAREDES_A[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[11][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[11][0]~q\);

-- Location: LCCOMB_X18_Y12_N10
\Pared|Mux26~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~75_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[27][0]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[11][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[27][0]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[11][0]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux26~75_combout\);

-- Location: LCCOMB_X18_Y12_N28
\Pared|Mux26~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~76_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~75_combout\ & ((\Pared|PAREDES_A[59][0]~q\))) # (!\Pared|Mux26~75_combout\ & (\Pared|PAREDES_A[43][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux26~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[43][0]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[59][0]~q\,
	datad => \Pared|Mux26~75_combout\,
	combout => \Pared|Mux26~76_combout\);

-- Location: LCCOMB_X18_Y15_N16
\Pared|Mux26~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~79_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\) # (\Pared|Mux26~76_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux26~78_combout\ & (!\Pared|COFFSET[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~78_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux26~76_combout\,
	combout => \Pared|Mux26~79_combout\);

-- Location: FF_X16_Y13_N15
\Pared|PAREDES_A[55][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[55][3]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[55][0]~q\);

-- Location: FF_X18_Y17_N13
\Pared|PAREDES_A[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[23][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[23][0]~q\);

-- Location: FF_X13_Y17_N23
\Pared|PAREDES_A[39][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[39][3]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[39][0]~q\);

-- Location: FF_X13_Y17_N1
\Pared|PAREDES_A[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[7][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[7][0]~q\);

-- Location: LCCOMB_X13_Y17_N22
\Pared|Mux26~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~73_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[39][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[39][0]~q\,
	datad => \Pared|PAREDES_A[7][0]~q\,
	combout => \Pared|Mux26~73_combout\);

-- Location: LCCOMB_X18_Y17_N12
\Pared|Mux26~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~74_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux26~73_combout\ & (\Pared|PAREDES_A[55][0]~q\)) # (!\Pared|Mux26~73_combout\ & ((\Pared|PAREDES_A[23][0]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux26~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[55][0]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[23][0]~q\,
	datad => \Pared|Mux26~73_combout\,
	combout => \Pared|Mux26~74_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Pared|Mux26~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~82_combout\ = (\Pared|Mux26~79_combout\ & ((\Pared|Mux26~81_combout\) # ((!\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|Mux26~79_combout\ & (((\Pared|COFFSET[7]~4_combout\ & \Pared|Mux26~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~81_combout\,
	datab => \Pared|Mux26~79_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux26~74_combout\,
	combout => \Pared|Mux26~82_combout\);

-- Location: FF_X12_Y14_N21
\Pared|PAREDES_A[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[5][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[5][0]~q\);

-- Location: FF_X13_Y15_N15
\Pared|PAREDES_A[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[21][2]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[21][0]~q\);

-- Location: LCCOMB_X12_Y14_N20
\Pared|Mux26~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~44_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[21][0]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[5][0]~q\,
	datad => \Pared|PAREDES_A[21][0]~q\,
	combout => \Pared|Mux26~44_combout\);

-- Location: FF_X16_Y11_N17
\Pared|PAREDES_A[53][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[53][3]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[53][0]~q\);

-- Location: FF_X14_Y14_N21
\Pared|PAREDES_A[37][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[37][1]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[37][0]~q\);

-- Location: LCCOMB_X16_Y11_N16
\Pared|Mux26~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~45_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~44_combout\ & (\Pared|PAREDES_A[53][0]~q\)) # (!\Pared|Mux26~44_combout\ & ((\Pared|PAREDES_A[37][0]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux26~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|Mux26~44_combout\,
	datac => \Pared|PAREDES_A[53][0]~q\,
	datad => \Pared|PAREDES_A[37][0]~q\,
	combout => \Pared|Mux26~45_combout\);

-- Location: FF_X17_Y12_N1
\Pared|PAREDES_A[49][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[49][1]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[49][0]~q\);

-- Location: FF_X14_Y10_N21
\Pared|PAREDES_A[33][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[33][2]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[33][0]~q\);

-- Location: FF_X12_Y14_N15
\Pared|PAREDES_A[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[1][0]~q\);

-- Location: LCCOMB_X12_Y14_N14
\Pared|Mux26~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~46_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[33][0]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[33][0]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[1][0]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux26~46_combout\);

-- Location: FF_X11_Y15_N11
\Pared|PAREDES_A[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[17][5]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[17][0]~q\);

-- Location: LCCOMB_X11_Y15_N16
\Pared|Mux26~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~47_combout\ = (\Pared|Mux26~46_combout\ & ((\Pared|PAREDES_A[49][0]~q\) # ((!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux26~46_combout\ & (((\Pared|COFFSET[9]~8_combout\ & \Pared|PAREDES_A[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[49][0]~q\,
	datab => \Pared|Mux26~46_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[17][0]~q\,
	combout => \Pared|Mux26~47_combout\);

-- Location: LCCOMB_X11_Y15_N26
\Pared|Mux26~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~48_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux26~45_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|Mux26~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~45_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux26~47_combout\,
	combout => \Pared|Mux26~48_combout\);

-- Location: FF_X17_Y13_N11
\Pared|PAREDES_A[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[13][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[13][0]~q\);

-- Location: FF_X13_Y15_N17
\Pared|PAREDES_A[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[29][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[29][0]~q\);

-- Location: LCCOMB_X17_Y13_N10
\Pared|Mux26~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~49_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[29][0]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[13][0]~q\,
	datad => \Pared|PAREDES_A[29][0]~q\,
	combout => \Pared|Mux26~49_combout\);

-- Location: FF_X18_Y13_N13
\Pared|PAREDES_A[45][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[45][2]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[45][0]~q\);

-- Location: FF_X17_Y13_N21
\Pared|PAREDES_A[61][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[61][5]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[61][0]~q\);

-- Location: LCCOMB_X18_Y13_N12
\Pared|Mux26~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~50_combout\ = (\Pared|Mux26~49_combout\ & (((\Pared|PAREDES_A[61][0]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux26~49_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[45][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~49_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[45][0]~q\,
	datad => \Pared|PAREDES_A[61][0]~q\,
	combout => \Pared|Mux26~50_combout\);

-- Location: FF_X14_Y10_N11
\Pared|PAREDES_A[41][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[41][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[41][0]~q\);

-- Location: FF_X14_Y7_N17
\Pared|PAREDES_A[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[9][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[9][0]~q\);

-- Location: LCCOMB_X14_Y10_N10
\Pared|Mux26~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~42_combout\ = (\Pared|COFFSET[9]~8_combout\ & (\Pared|COFFSET[10]~10_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[41][0]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[9][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[41][0]~q\,
	datad => \Pared|PAREDES_A[9][0]~q\,
	combout => \Pared|Mux26~42_combout\);

-- Location: FF_X11_Y15_N25
\Pared|PAREDES_A[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[25][4]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[25][0]~q\);

-- Location: FF_X19_Y12_N23
\Pared|PAREDES_A[57][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[57][5]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[57][0]~q\);

-- Location: LCCOMB_X11_Y15_N24
\Pared|Mux26~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~43_combout\ = (\Pared|Mux26~42_combout\ & (((\Pared|PAREDES_A[57][0]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux26~42_combout\ & (\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[25][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~42_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[25][0]~q\,
	datad => \Pared|PAREDES_A[57][0]~q\,
	combout => \Pared|Mux26~43_combout\);

-- Location: LCCOMB_X11_Y15_N12
\Pared|Mux26~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~51_combout\ = (\Pared|Mux26~48_combout\ & (((\Pared|Mux26~50_combout\)) # (!\Pared|COFFSET[8]~6_combout\))) # (!\Pared|Mux26~48_combout\ & (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux26~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~48_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|Mux26~50_combout\,
	datad => \Pared|Mux26~43_combout\,
	combout => \Pared|Mux26~51_combout\);

-- Location: FF_X12_Y16_N15
\Pared|PAREDES_A[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[2][3]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[2][0]~q\);

-- Location: FF_X12_Y12_N13
\Pared|PAREDES_A[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[10][1]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[10][0]~q\);

-- Location: LCCOMB_X12_Y16_N14
\Pared|Mux26~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~56_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[10][0]~q\))) # (!\Pared|COFFSET[8]~6_combout\ & 
-- (\Pared|PAREDES_A[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[2][0]~q\,
	datad => \Pared|PAREDES_A[10][0]~q\,
	combout => \Pared|Mux26~56_combout\);

-- Location: FF_X12_Y15_N9
\Pared|PAREDES_A[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[14][3]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[14][0]~q\);

-- Location: FF_X12_Y16_N5
\Pared|PAREDES_A[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[6][3]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[6][0]~q\);

-- Location: LCCOMB_X12_Y15_N8
\Pared|Mux26~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~57_combout\ = (\Pared|Mux26~56_combout\ & (((\Pared|PAREDES_A[14][0]~q\)) # (!\Pared|COFFSET[7]~4_combout\))) # (!\Pared|Mux26~56_combout\ & (\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~56_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[14][0]~q\,
	datad => \Pared|PAREDES_A[6][0]~q\,
	combout => \Pared|Mux26~57_combout\);

-- Location: FF_X14_Y13_N3
\Pared|PAREDES_A[38][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[38][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[38][0]~q\);

-- Location: FF_X13_Y13_N7
\Pared|PAREDES_A[46][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[46][3]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[46][0]~q\);

-- Location: FF_X13_Y13_N21
\Pared|PAREDES_A[34][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[34][3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[34][0]~q\);

-- Location: FF_X14_Y13_N29
\Pared|PAREDES_A[42][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[42][3]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[42][0]~q\);

-- Location: LCCOMB_X13_Y13_N20
\Pared|Mux26~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~54_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[42][0]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[34][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[34][0]~q\,
	datad => \Pared|PAREDES_A[42][0]~q\,
	combout => \Pared|Mux26~54_combout\);

-- Location: LCCOMB_X13_Y13_N6
\Pared|Mux26~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~55_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux26~54_combout\ & ((\Pared|PAREDES_A[46][0]~q\))) # (!\Pared|Mux26~54_combout\ & (\Pared|PAREDES_A[38][0]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux26~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[38][0]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[46][0]~q\,
	datad => \Pared|Mux26~54_combout\,
	combout => \Pared|Mux26~55_combout\);

-- Location: LCCOMB_X13_Y13_N4
\Pared|Mux26~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~58_combout\ = (\Pared|COFFSET[9]~8_combout\ & (\Pared|COFFSET[10]~10_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~55_combout\))) # (!\Pared|COFFSET[10]~10_combout\ & 
-- (\Pared|Mux26~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux26~57_combout\,
	datad => \Pared|Mux26~55_combout\,
	combout => \Pared|Mux26~58_combout\);

-- Location: FF_X14_Y11_N27
\Pared|PAREDES_A[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[30][5]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[30][0]~q\);

-- Location: FF_X13_Y11_N13
\Pared|PAREDES_A[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[22][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[22][0]~q\);

-- Location: FF_X13_Y11_N23
\Pared|PAREDES_A[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[18][3]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[18][0]~q\);

-- Location: LCCOMB_X13_Y11_N12
\Pared|Mux26~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~52_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[22][0]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[22][0]~q\,
	datad => \Pared|PAREDES_A[18][0]~q\,
	combout => \Pared|Mux26~52_combout\);

-- Location: FF_X14_Y11_N17
\Pared|PAREDES_A[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[26][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[26][0]~q\);

-- Location: LCCOMB_X14_Y11_N16
\Pared|Mux26~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~53_combout\ = (\Pared|Mux26~52_combout\ & ((\Pared|PAREDES_A[30][0]~q\) # ((!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux26~52_combout\ & (((\Pared|PAREDES_A[26][0]~q\ & \Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[30][0]~q\,
	datab => \Pared|Mux26~52_combout\,
	datac => \Pared|PAREDES_A[26][0]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux26~53_combout\);

-- Location: FF_X16_Y11_N19
\Pared|PAREDES_A[54][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[54][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[54][0]~q\);

-- Location: FF_X17_Y11_N7
\Pared|PAREDES_A[50][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[50][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[50][0]~q\);

-- Location: LCCOMB_X16_Y11_N18
\Pared|Mux26~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~59_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[54][0]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[50][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[54][0]~q\,
	datad => \Pared|PAREDES_A[50][0]~q\,
	combout => \Pared|Mux26~59_combout\);

-- Location: FF_X17_Y14_N21
\Pared|PAREDES_A[58][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[58][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[58][0]~q\);

-- Location: FF_X17_Y14_N7
\Pared|PAREDES_A[62][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[62][5]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[62][0]~q\);

-- Location: LCCOMB_X17_Y14_N20
\Pared|Mux26~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~60_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux26~59_combout\ & ((\Pared|PAREDES_A[62][0]~q\))) # (!\Pared|Mux26~59_combout\ & (\Pared|PAREDES_A[58][0]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux26~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux26~59_combout\,
	datac => \Pared|PAREDES_A[58][0]~q\,
	datad => \Pared|PAREDES_A[62][0]~q\,
	combout => \Pared|Mux26~60_combout\);

-- Location: LCCOMB_X18_Y10_N20
\Pared|Mux26~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~61_combout\ = (\Pared|Mux26~58_combout\ & (((\Pared|Mux26~60_combout\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux26~58_combout\ & (\Pared|COFFSET[9]~8_combout\ & (\Pared|Mux26~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~58_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux26~53_combout\,
	datad => \Pared|Mux26~60_combout\,
	combout => \Pared|Mux26~61_combout\);

-- Location: FF_X12_Y9_N27
\Pared|PAREDES_A[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[24][1]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[24][0]~q\);

-- Location: FF_X18_Y14_N29
\Pared|PAREDES_A[56][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[56][4]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[56][0]~q\);

-- Location: FF_X13_Y10_N1
\Pared|PAREDES_A[40][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[40][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[40][0]~q\);

-- Location: FF_X13_Y10_N11
\Pared|PAREDES_A[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[8][2]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[8][0]~q\);

-- Location: LCCOMB_X13_Y10_N10
\Pared|Mux26~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~64_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[40][0]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[40][0]~q\,
	datac => \Pared|PAREDES_A[8][0]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux26~64_combout\);

-- Location: LCCOMB_X18_Y14_N28
\Pared|Mux26~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~65_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux26~64_combout\ & ((\Pared|PAREDES_A[56][0]~q\))) # (!\Pared|Mux26~64_combout\ & (\Pared|PAREDES_A[24][0]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux26~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[24][0]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[56][0]~q\,
	datad => \Pared|Mux26~64_combout\,
	combout => \Pared|Mux26~65_combout\);

-- Location: FF_X17_Y11_N25
\Pared|PAREDES_A[48][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[48][5]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[48][0]~q\);

-- Location: FF_X16_Y17_N19
\Pared|PAREDES_A[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[16][5]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[16][0]~q\);

-- Location: FF_X17_Y16_N19
\Pared|PAREDES_A[32][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[32][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[32][0]~q\);

-- Location: FF_X19_Y16_N25
\Pared|PAREDES_A[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[0][2]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[0][0]~q\);

-- Location: LCCOMB_X17_Y16_N18
\Pared|Mux26~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~66_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[32][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[32][0]~q\,
	datad => \Pared|PAREDES_A[0][0]~q\,
	combout => \Pared|Mux26~66_combout\);

-- Location: LCCOMB_X16_Y16_N10
\Pared|Mux26~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~67_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux26~66_combout\ & (\Pared|PAREDES_A[48][0]~q\)) # (!\Pared|Mux26~66_combout\ & ((\Pared|PAREDES_A[16][0]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux26~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[48][0]~q\,
	datab => \Pared|PAREDES_A[16][0]~q\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|Mux26~66_combout\,
	combout => \Pared|Mux26~67_combout\);

-- Location: LCCOMB_X16_Y16_N12
\Pared|Mux26~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~68_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux26~65_combout\) # ((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((!\Pared|COFFSET[7]~4_combout\ & \Pared|Mux26~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux26~65_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux26~67_combout\,
	combout => \Pared|Mux26~68_combout\);

-- Location: FF_X14_Y14_N31
\Pared|PAREDES_A[36][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[36][2]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[36][0]~q\);

-- Location: FF_X11_Y14_N25
\Pared|PAREDES_A[52][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[52][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[52][0]~q\);

-- Location: FF_X13_Y14_N15
\Pared|PAREDES_A[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[4][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[4][0]~q\);

-- Location: FF_X13_Y14_N21
\Pared|PAREDES_A[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[20][2]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[20][0]~q\);

-- Location: LCCOMB_X13_Y14_N20
\Pared|Mux26~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~62_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|PAREDES_A[20][0]~q\) # (\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[4][0]~q\ & ((!\Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[4][0]~q\,
	datac => \Pared|PAREDES_A[20][0]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux26~62_combout\);

-- Location: LCCOMB_X11_Y14_N24
\Pared|Mux26~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~63_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~62_combout\ & ((\Pared|PAREDES_A[52][0]~q\))) # (!\Pared|Mux26~62_combout\ & (\Pared|PAREDES_A[36][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux26~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[36][0]~q\,
	datac => \Pared|PAREDES_A[52][0]~q\,
	datad => \Pared|Mux26~62_combout\,
	combout => \Pared|Mux26~63_combout\);

-- Location: FF_X12_Y17_N31
\Pared|PAREDES_A[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[12][3]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[12][0]~q\);

-- Location: FF_X16_Y17_N29
\Pared|PAREDES_A[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[28][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[28][0]~q\);

-- Location: LCCOMB_X12_Y17_N24
\Pared|Mux26~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~69_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\) # (\Pared|PAREDES_A[28][0]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[12][0]~q\ & (!\Pared|COFFSET[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[12][0]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[28][0]~q\,
	combout => \Pared|Mux26~69_combout\);

-- Location: FF_X16_Y14_N31
\Pared|PAREDES_A[60][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[60][4]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[60][0]~q\);

-- Location: FF_X14_Y17_N9
\Pared|PAREDES_A[44][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[44][5]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[44][0]~q\);

-- Location: LCCOMB_X14_Y17_N24
\Pared|Mux26~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~70_combout\ = (\Pared|Mux26~69_combout\ & (((\Pared|PAREDES_A[60][0]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux26~69_combout\ & (\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[44][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~69_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[60][0]~q\,
	datad => \Pared|PAREDES_A[44][0]~q\,
	combout => \Pared|Mux26~70_combout\);

-- Location: LCCOMB_X16_Y16_N6
\Pared|Mux26~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~71_combout\ = (\Pared|Mux26~68_combout\ & (((\Pared|Mux26~70_combout\) # (!\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|Mux26~68_combout\ & (\Pared|Mux26~63_combout\ & (\Pared|COFFSET[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~68_combout\,
	datab => \Pared|Mux26~63_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux26~70_combout\,
	combout => \Pared|Mux26~71_combout\);

-- Location: LCCOMB_X21_Y12_N20
\Pared|Mux26~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~72_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux26~61_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|Mux26~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~61_combout\,
	datab => \Pared|Mux26~71_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux26~72_combout\);

-- Location: LCCOMB_X21_Y12_N14
\Pared|Mux26~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~83_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux26~72_combout\ & (\Pared|Mux26~82_combout\)) # (!\Pared|Mux26~72_combout\ & ((\Pared|Mux26~51_combout\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux26~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~82_combout\,
	datab => \Pared|Mux26~51_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux26~72_combout\,
	combout => \Pared|Mux26~83_combout\);

-- Location: FF_X16_Y12_N27
\Pared|PAREDES_A[104][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[104][2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[104][0]~q\);

-- Location: FF_X24_Y11_N21
\Pared|PAREDES_A[105][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[105][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[105][0]~q\);

-- Location: LCCOMB_X16_Y12_N26
\Pared|Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~10_combout\ = (\Pared|COFFSET[6]~2_combout\ & (\Pared|COFFSET[5]~0_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[105][0]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[104][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[104][0]~q\,
	datad => \Pared|PAREDES_A[105][0]~q\,
	combout => \Pared|Mux26~10_combout\);

-- Location: FF_X23_Y7_N27
\Pared|PAREDES_A[107][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[107][2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[107][0]~q\);

-- Location: FF_X24_Y7_N25
\Pared|PAREDES_A[106][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[106][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[106][0]~q\);

-- Location: LCCOMB_X23_Y7_N26
\Pared|Mux26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~11_combout\ = (\Pared|Mux26~10_combout\ & (((\Pared|PAREDES_A[107][0]~q\)) # (!\Pared|COFFSET[6]~2_combout\))) # (!\Pared|Mux26~10_combout\ & (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[106][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~10_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[107][0]~q\,
	datad => \Pared|PAREDES_A[106][0]~q\,
	combout => \Pared|Mux26~11_combout\);

-- Location: FF_X23_Y11_N23
\Pared|PAREDES_A[121][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[121][4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[121][0]~q\);

-- Location: LCCOMB_X22_Y8_N26
\Pared|PAREDES_A[122][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[122][0]~feeder_combout\ = \Pared|PAREDES_A~131_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~131_combout\,
	combout => \Pared|PAREDES_A[122][0]~feeder_combout\);

-- Location: FF_X22_Y8_N27
\Pared|PAREDES_A[122][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[122][0]~feeder_combout\,
	ena => \Pared|PAREDES_A[122][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[122][0]~q\);

-- Location: FF_X22_Y7_N7
\Pared|PAREDES_A[120][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[120][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[120][0]~q\);

-- Location: LCCOMB_X22_Y7_N6
\Pared|Mux26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~17_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[122][0]~q\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[120][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[122][0]~q\,
	datac => \Pared|PAREDES_A[120][0]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux26~17_combout\);

-- Location: FF_X23_Y7_N29
\Pared|PAREDES_A[123][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[123][2]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[123][0]~q\);

-- Location: LCCOMB_X22_Y7_N30
\Pared|Mux26~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~18_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux26~17_combout\ & ((\Pared|PAREDES_A[123][0]~q\))) # (!\Pared|Mux26~17_combout\ & (\Pared|PAREDES_A[121][0]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[121][0]~q\,
	datac => \Pared|Mux26~17_combout\,
	datad => \Pared|PAREDES_A[123][0]~q\,
	combout => \Pared|Mux26~18_combout\);

-- Location: FF_X23_Y8_N23
\Pared|PAREDES_A[75][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[75][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[75][0]~q\);

-- Location: FF_X24_Y8_N31
\Pared|PAREDES_A[74][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[74][1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[74][0]~q\);

-- Location: FF_X24_Y11_N7
\Pared|PAREDES_A[73][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[73][1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[73][0]~q\);

-- Location: FF_X24_Y8_N25
\Pared|PAREDES_A[72][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[72][1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[72][0]~q\);

-- Location: LCCOMB_X24_Y8_N24
\Pared|Mux26~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~14_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[73][0]~q\) # ((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|PAREDES_A[72][0]~q\ & !\Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[73][0]~q\,
	datac => \Pared|PAREDES_A[72][0]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux26~14_combout\);

-- Location: LCCOMB_X24_Y8_N30
\Pared|Mux26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~15_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux26~14_combout\ & (\Pared|PAREDES_A[75][0]~q\)) # (!\Pared|Mux26~14_combout\ & ((\Pared|PAREDES_A[74][0]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[75][0]~q\,
	datac => \Pared|PAREDES_A[74][0]~q\,
	datad => \Pared|Mux26~14_combout\,
	combout => \Pared|Mux26~15_combout\);

-- Location: FF_X23_Y11_N5
\Pared|PAREDES_A[89][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[89][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[89][0]~q\);

-- Location: FF_X23_Y8_N13
\Pared|PAREDES_A[91][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[91][4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[91][0]~q\);

-- Location: FF_X14_Y7_N15
\Pared|PAREDES_A[88][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[88][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[88][0]~q\);

-- Location: FF_X25_Y7_N29
\Pared|PAREDES_A[90][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[90][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[90][0]~q\);

-- Location: LCCOMB_X14_Y7_N14
\Pared|Mux26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~12_combout\ = (\Pared|COFFSET[5]~0_combout\ & (\Pared|COFFSET[6]~2_combout\)) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[90][0]~q\))) # (!\Pared|COFFSET[6]~2_combout\ & 
-- (\Pared|PAREDES_A[88][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[88][0]~q\,
	datad => \Pared|PAREDES_A[90][0]~q\,
	combout => \Pared|Mux26~12_combout\);

-- Location: LCCOMB_X23_Y8_N12
\Pared|Mux26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~13_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux26~12_combout\ & ((\Pared|PAREDES_A[91][0]~q\))) # (!\Pared|Mux26~12_combout\ & (\Pared|PAREDES_A[89][0]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[89][0]~q\,
	datac => \Pared|PAREDES_A[91][0]~q\,
	datad => \Pared|Mux26~12_combout\,
	combout => \Pared|Mux26~13_combout\);

-- Location: LCCOMB_X22_Y7_N28
\Pared|Mux26~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~16_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux26~13_combout\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux26~15_combout\,
	datad => \Pared|Mux26~13_combout\,
	combout => \Pared|Mux26~16_combout\);

-- Location: LCCOMB_X22_Y7_N16
\Pared|Mux26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~19_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~16_combout\ & ((\Pared|Mux26~18_combout\))) # (!\Pared|Mux26~16_combout\ & (\Pared|Mux26~11_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~11_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux26~18_combout\,
	datad => \Pared|Mux26~16_combout\,
	combout => \Pared|Mux26~19_combout\);

-- Location: LCCOMB_X21_Y11_N28
\Pared|PAREDES_A[82][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[82][0]~feeder_combout\ = \Pared|PAREDES_A~131_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~131_combout\,
	combout => \Pared|PAREDES_A[82][0]~feeder_combout\);

-- Location: FF_X21_Y11_N29
\Pared|PAREDES_A[82][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[82][0]~feeder_combout\,
	ena => \Pared|PAREDES_A[82][5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[82][0]~q\);

-- Location: FF_X17_Y9_N31
\Pared|PAREDES_A[80][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[80][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[80][0]~q\);

-- Location: LCCOMB_X17_Y9_N30
\Pared|Mux26~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~22_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[82][0]~q\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[80][0]~q\ & !\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[82][0]~q\,
	datac => \Pared|PAREDES_A[80][0]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux26~22_combout\);

-- Location: FF_X21_Y8_N21
\Pared|PAREDES_A[83][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[83][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[83][0]~q\);

-- Location: FF_X22_Y9_N13
\Pared|PAREDES_A[81][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[81][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[81][0]~q\);

-- Location: LCCOMB_X21_Y8_N20
\Pared|Mux26~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~23_combout\ = (\Pared|Mux26~22_combout\ & (((\Pared|PAREDES_A[83][0]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux26~22_combout\ & (\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[81][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~22_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[83][0]~q\,
	datad => \Pared|PAREDES_A[81][0]~q\,
	combout => \Pared|Mux26~23_combout\);

-- Location: FF_X22_Y6_N7
\Pared|PAREDES_A[66][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[66][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[66][0]~q\);

-- Location: FF_X21_Y8_N31
\Pared|PAREDES_A[67][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[67][2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[67][0]~q\);

-- Location: FF_X21_Y9_N7
\Pared|PAREDES_A[64][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[64][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[64][0]~q\);

-- Location: FF_X23_Y9_N7
\Pared|PAREDES_A[65][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[65][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[65][0]~q\);

-- Location: LCCOMB_X23_Y9_N24
\Pared|Mux26~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~24_combout\ = (\Pared|COFFSET[6]~2_combout\ & (\Pared|COFFSET[5]~0_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[65][0]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[64][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[64][0]~q\,
	datad => \Pared|PAREDES_A[65][0]~q\,
	combout => \Pared|Mux26~24_combout\);

-- Location: LCCOMB_X22_Y6_N12
\Pared|Mux26~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~25_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux26~24_combout\ & ((\Pared|PAREDES_A[67][0]~q\))) # (!\Pared|Mux26~24_combout\ & (\Pared|PAREDES_A[66][0]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux26~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[66][0]~q\,
	datab => \Pared|PAREDES_A[67][0]~q\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux26~24_combout\,
	combout => \Pared|Mux26~25_combout\);

-- Location: LCCOMB_X21_Y8_N26
\Pared|Mux26~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~26_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|Mux26~23_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|Mux26~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|Mux26~23_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|Mux26~25_combout\,
	combout => \Pared|Mux26~26_combout\);

-- Location: FF_X19_Y8_N29
\Pared|PAREDES_A[115][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[115][5]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[115][0]~q\);

-- Location: FF_X22_Y9_N23
\Pared|PAREDES_A[113][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[113][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[113][0]~q\);

-- Location: FF_X18_Y9_N13
\Pared|PAREDES_A[112][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[112][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[112][0]~q\);

-- Location: FF_X18_Y9_N19
\Pared|PAREDES_A[114][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[114][4]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[114][0]~q\);

-- Location: LCCOMB_X18_Y9_N18
\Pared|Mux26~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~27_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[114][0]~q\) # (\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[112][0]~q\ & ((!\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[112][0]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[114][0]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux26~27_combout\);

-- Location: LCCOMB_X18_Y9_N16
\Pared|Mux26~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~28_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux26~27_combout\ & (\Pared|PAREDES_A[115][0]~q\)) # (!\Pared|Mux26~27_combout\ & ((\Pared|PAREDES_A[113][0]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux26~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[115][0]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[113][0]~q\,
	datad => \Pared|Mux26~27_combout\,
	combout => \Pared|Mux26~28_combout\);

-- Location: FF_X19_Y9_N5
\Pared|PAREDES_A[96][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[96][1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[96][0]~q\);

-- Location: FF_X23_Y9_N5
\Pared|PAREDES_A[97][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[97][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[97][0]~q\);

-- Location: LCCOMB_X19_Y9_N4
\Pared|Mux26~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~20_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[97][0]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[96][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[96][0]~q\,
	datad => \Pared|PAREDES_A[97][0]~q\,
	combout => \Pared|Mux26~20_combout\);

-- Location: FF_X19_Y8_N19
\Pared|PAREDES_A[99][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[99][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[99][0]~q\);

-- Location: FF_X21_Y6_N23
\Pared|PAREDES_A[98][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[98][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[98][0]~q\);

-- Location: LCCOMB_X19_Y8_N18
\Pared|Mux26~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~21_combout\ = (\Pared|Mux26~20_combout\ & (((\Pared|PAREDES_A[99][0]~q\)) # (!\Pared|COFFSET[6]~2_combout\))) # (!\Pared|Mux26~20_combout\ & (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[98][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~20_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[99][0]~q\,
	datad => \Pared|PAREDES_A[98][0]~q\,
	combout => \Pared|Mux26~21_combout\);

-- Location: LCCOMB_X19_Y12_N24
\Pared|Mux26~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~29_combout\ = (\Pared|Mux26~26_combout\ & (((\Pared|Mux26~28_combout\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux26~26_combout\ & (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~26_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux26~28_combout\,
	datad => \Pared|Mux26~21_combout\,
	combout => \Pared|Mux26~29_combout\);

-- Location: LCCOMB_X21_Y12_N22
\Pared|Mux26~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~30_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux26~19_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|Mux26~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~19_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux26~29_combout\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux26~30_combout\);

-- Location: FF_X26_Y6_N29
\Pared|PAREDES_A[127][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[127][2]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[127][0]~q\);

-- Location: FF_X23_Y6_N19
\Pared|PAREDES_A[111][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[111][1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[111][0]~q\);

-- Location: FF_X26_Y6_N27
\Pared|PAREDES_A[95][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[95][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[95][0]~q\);

-- Location: FF_X25_Y6_N29
\Pared|PAREDES_A[79][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[79][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[79][0]~q\);

-- Location: LCCOMB_X26_Y6_N26
\Pared|Mux26~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~38_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[95][0]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[79][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[95][0]~q\,
	datad => \Pared|PAREDES_A[79][0]~q\,
	combout => \Pared|Mux26~38_combout\);

-- Location: LCCOMB_X23_Y6_N18
\Pared|Mux26~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~39_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~38_combout\ & (\Pared|PAREDES_A[127][0]~q\)) # (!\Pared|Mux26~38_combout\ & ((\Pared|PAREDES_A[111][0]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux26~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[127][0]~q\,
	datac => \Pared|PAREDES_A[111][0]~q\,
	datad => \Pared|Mux26~38_combout\,
	combout => \Pared|Mux26~39_combout\);

-- Location: FF_X26_Y8_N23
\Pared|PAREDES_A[124][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[124][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[124][0]~q\);

-- Location: FF_X26_Y7_N13
\Pared|PAREDES_A[108][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[108][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[108][0]~q\);

-- Location: FF_X26_Y9_N31
\Pared|PAREDES_A[76][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[76][5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[76][0]~q\);

-- Location: LCCOMB_X26_Y7_N12
\Pared|Mux26~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~35_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[108][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[76][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[108][0]~q\,
	datad => \Pared|PAREDES_A[76][0]~q\,
	combout => \Pared|Mux26~35_combout\);

-- Location: FF_X26_Y8_N13
\Pared|PAREDES_A[92][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[92][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[92][0]~q\);

-- Location: LCCOMB_X26_Y8_N12
\Pared|Mux26~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~36_combout\ = (\Pared|Mux26~35_combout\ & ((\Pared|PAREDES_A[124][0]~q\) # ((!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux26~35_combout\ & (((\Pared|PAREDES_A[92][0]~q\ & \Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[124][0]~q\,
	datab => \Pared|Mux26~35_combout\,
	datac => \Pared|PAREDES_A[92][0]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux26~36_combout\);

-- Location: FF_X29_Y8_N11
\Pared|PAREDES_A[93][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[93][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[93][0]~q\);

-- Location: FF_X29_Y8_N21
\Pared|PAREDES_A[77][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[77][1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[77][0]~q\);

-- Location: LCCOMB_X29_Y8_N10
\Pared|Mux26~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~33_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[93][0]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[77][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[93][0]~q\,
	datad => \Pared|PAREDES_A[77][0]~q\,
	combout => \Pared|Mux26~33_combout\);

-- Location: FF_X30_Y8_N19
\Pared|PAREDES_A[109][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[109][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[109][0]~q\);

-- Location: FF_X30_Y8_N29
\Pared|PAREDES_A[125][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[125][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[125][0]~q\);

-- Location: LCCOMB_X30_Y8_N18
\Pared|Mux26~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~34_combout\ = (\Pared|Mux26~33_combout\ & (((\Pared|PAREDES_A[125][0]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux26~33_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[109][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~33_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[109][0]~q\,
	datad => \Pared|PAREDES_A[125][0]~q\,
	combout => \Pared|Mux26~34_combout\);

-- Location: LCCOMB_X26_Y8_N8
\Pared|Mux26~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~37_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux26~34_combout\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|Mux26~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~36_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux26~34_combout\,
	combout => \Pared|Mux26~37_combout\);

-- Location: FF_X26_Y7_N19
\Pared|PAREDES_A[110][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[110][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[110][0]~q\);

-- Location: FF_X26_Y10_N25
\Pared|PAREDES_A[78][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[78][3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[78][0]~q\);

-- Location: LCCOMB_X26_Y7_N18
\Pared|Mux26~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~31_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[110][0]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[78][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[110][0]~q\,
	datad => \Pared|PAREDES_A[78][0]~q\,
	combout => \Pared|Mux26~31_combout\);

-- Location: FF_X28_Y9_N1
\Pared|PAREDES_A[126][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[126][3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[126][0]~q\);

-- Location: FF_X26_Y10_N31
\Pared|PAREDES_A[94][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[94][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[94][0]~q\);

-- Location: LCCOMB_X28_Y9_N0
\Pared|Mux26~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~32_combout\ = (\Pared|Mux26~31_combout\ & (((\Pared|PAREDES_A[126][0]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux26~31_combout\ & (\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[94][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~31_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[126][0]~q\,
	datad => \Pared|PAREDES_A[94][0]~q\,
	combout => \Pared|Mux26~32_combout\);

-- Location: LCCOMB_X21_Y12_N8
\Pared|Mux26~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~40_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux26~37_combout\ & (\Pared|Mux26~39_combout\)) # (!\Pared|Mux26~37_combout\ & ((\Pared|Mux26~32_combout\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux26~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~39_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|Mux26~37_combout\,
	datad => \Pared|Mux26~32_combout\,
	combout => \Pared|Mux26~40_combout\);

-- Location: LCCOMB_X19_Y10_N28
\Pared|PAREDES_A[117][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[117][0]~feeder_combout\ = \Pared|PAREDES_A~131_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~131_combout\,
	combout => \Pared|PAREDES_A[117][0]~feeder_combout\);

-- Location: FF_X19_Y10_N29
\Pared|PAREDES_A[117][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[117][0]~feeder_combout\,
	ena => \Pared|PAREDES_A[117][5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[117][0]~q\);

-- Location: FF_X18_Y6_N17
\Pared|PAREDES_A[118][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[118][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[118][0]~q\);

-- Location: FF_X18_Y10_N13
\Pared|PAREDES_A[116][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[116][4]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[116][0]~q\);

-- Location: LCCOMB_X18_Y10_N18
\Pared|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~7_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[118][0]~q\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[116][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[118][0]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|PAREDES_A[116][0]~q\,
	combout => \Pared|Mux26~7_combout\);

-- Location: FF_X22_Y10_N23
\Pared|PAREDES_A[119][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[119][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[119][0]~q\);

-- Location: LCCOMB_X22_Y10_N22
\Pared|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~8_combout\ = (\Pared|Mux26~7_combout\ & (((\Pared|PAREDES_A[119][0]~q\) # (!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux26~7_combout\ & (\Pared|PAREDES_A[117][0]~q\ & ((\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[117][0]~q\,
	datab => \Pared|Mux26~7_combout\,
	datac => \Pared|PAREDES_A[119][0]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux26~8_combout\);

-- Location: FF_X25_Y11_N17
\Pared|PAREDES_A[69][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[69][5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[69][0]~q\);

-- Location: FF_X21_Y9_N29
\Pared|PAREDES_A[68][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[68][5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[68][0]~q\);

-- Location: LCCOMB_X25_Y11_N26
\Pared|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~4_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[69][0]~q\)) # (!\Pared|COFFSET[5]~0_combout\ & 
-- ((\Pared|PAREDES_A[68][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[69][0]~q\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|PAREDES_A[68][0]~q\,
	combout => \Pared|Mux26~4_combout\);

-- Location: FF_X25_Y6_N27
\Pared|PAREDES_A[71][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[71][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[71][0]~q\);

-- Location: FF_X22_Y6_N5
\Pared|PAREDES_A[70][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[70][1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[70][0]~q\);

-- Location: LCCOMB_X22_Y7_N18
\Pared|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~5_combout\ = (\Pared|Mux26~4_combout\ & (((\Pared|PAREDES_A[71][0]~q\)) # (!\Pared|COFFSET[6]~2_combout\))) # (!\Pared|Mux26~4_combout\ & (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[70][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~4_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[71][0]~q\,
	datad => \Pared|PAREDES_A[70][0]~q\,
	combout => \Pared|Mux26~5_combout\);

-- Location: FF_X19_Y9_N19
\Pared|PAREDES_A[100][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[100][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[100][0]~q\);

-- Location: LCCOMB_X19_Y10_N18
\Pared|PAREDES_A[101][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[101][0]~feeder_combout\ = \Pared|PAREDES_A~131_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~131_combout\,
	combout => \Pared|PAREDES_A[101][0]~feeder_combout\);

-- Location: FF_X19_Y10_N19
\Pared|PAREDES_A[101][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[101][0]~feeder_combout\,
	ena => \Pared|PAREDES_A[101][3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[101][0]~q\);

-- Location: LCCOMB_X19_Y9_N18
\Pared|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~2_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[101][0]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[100][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[100][0]~q\,
	datad => \Pared|PAREDES_A[101][0]~q\,
	combout => \Pared|Mux26~2_combout\);

-- Location: FF_X23_Y6_N25
\Pared|PAREDES_A[103][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[103][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[103][0]~q\);

-- Location: FF_X21_Y6_N13
\Pared|PAREDES_A[102][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[102][2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[102][0]~q\);

-- Location: LCCOMB_X23_Y6_N24
\Pared|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~3_combout\ = (\Pared|Mux26~2_combout\ & (((\Pared|PAREDES_A[103][0]~q\)) # (!\Pared|COFFSET[6]~2_combout\))) # (!\Pared|Mux26~2_combout\ & (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[102][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~2_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[103][0]~q\,
	datad => \Pared|PAREDES_A[102][0]~q\,
	combout => \Pared|Mux26~3_combout\);

-- Location: LCCOMB_X23_Y6_N28
\Pared|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~6_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux26~3_combout\))) # (!\Pared|COFFSET[10]~10_combout\ & 
-- (\Pared|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~5_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux26~3_combout\,
	combout => \Pared|Mux26~6_combout\);

-- Location: FF_X23_Y12_N29
\Pared|PAREDES_A[87][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[87][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[87][0]~q\);

-- Location: FF_X18_Y6_N31
\Pared|PAREDES_A[86][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[86][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[86][0]~q\);

-- Location: FF_X18_Y10_N3
\Pared|PAREDES_A[84][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[84][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[84][0]~q\);

-- Location: LCCOMB_X18_Y10_N2
\Pared|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~0_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[86][0]~q\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[84][0]~q\ & !\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[86][0]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[84][0]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux26~0_combout\);

-- Location: FF_X22_Y11_N21
\Pared|PAREDES_A[85][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~131_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[85][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[85][0]~q\);

-- Location: LCCOMB_X22_Y11_N16
\Pared|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~1_combout\ = (\Pared|Mux26~0_combout\ & ((\Pared|PAREDES_A[87][0]~q\) # ((!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux26~0_combout\ & (((\Pared|COFFSET[5]~0_combout\ & \Pared|PAREDES_A[85][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[87][0]~q\,
	datab => \Pared|Mux26~0_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|PAREDES_A[85][0]~q\,
	combout => \Pared|Mux26~1_combout\);

-- Location: LCCOMB_X22_Y11_N2
\Pared|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~9_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux26~6_combout\ & (\Pared|Mux26~8_combout\)) # (!\Pared|Mux26~6_combout\ & ((\Pared|Mux26~1_combout\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|Mux26~8_combout\,
	datac => \Pared|Mux26~6_combout\,
	datad => \Pared|Mux26~1_combout\,
	combout => \Pared|Mux26~9_combout\);

-- Location: LCCOMB_X21_Y12_N26
\Pared|Mux26~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~41_combout\ = (\Pared|Mux26~30_combout\ & (((\Pared|Mux26~40_combout\)) # (!\Pared|COFFSET[7]~4_combout\))) # (!\Pared|Mux26~30_combout\ & (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~30_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux26~40_combout\,
	datad => \Pared|Mux26~9_combout\,
	combout => \Pared|Mux26~41_combout\);

-- Location: LCCOMB_X21_Y12_N0
\Pared|Mux26~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux26~84_combout\ = (\Pared|COFFSET[11]~12_combout\ & ((\Pared|Mux26~41_combout\))) # (!\Pared|COFFSET[11]~12_combout\ & (\Pared|Mux26~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|Mux26~83_combout\,
	datac => \Pared|Mux26~41_combout\,
	datad => \Pared|COFFSET[11]~12_combout\,
	combout => \Pared|Mux26~84_combout\);

-- Location: LCCOMB_X22_Y19_N28
\Rect2Hex1|LessThan3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|LessThan3~12_combout\ = (\Rect2Hex1|LessThan3~7_combout\) # (\Rect2Hex1|LessThan3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Rect2Hex1|LessThan3~7_combout\,
	datad => \Rect2Hex1|LessThan3~10_combout\,
	combout => \Rect2Hex1|LessThan3~12_combout\);

-- Location: LCCOMB_X22_Y19_N26
\Rect2Hex1|cuadrante~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|cuadrante~4_combout\ = (\Rect2Hex1|LessThan0~2_combout\ & (!\Rect2Hex1|LessThan1~14_combout\ & (\Rect2Hex1|LessThan2~13_combout\))) # (!\Rect2Hex1|LessThan0~2_combout\ & (((\Rect2Hex1|LessThan3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|LessThan1~14_combout\,
	datab => \Rect2Hex1|LessThan0~2_combout\,
	datac => \Rect2Hex1|LessThan2~13_combout\,
	datad => \Rect2Hex1|LessThan3~12_combout\,
	combout => \Rect2Hex1|cuadrante~4_combout\);

-- Location: FF_X22_Y19_N27
\Rect2Hex1|cuadrante[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|cuadrante~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|cuadrante\(1));

-- Location: LCCOMB_X21_Y17_N24
\Gen_paredes|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux21~4_combout\ = (!\Pared|PUNTERO\(2) & (\Gen_paredes|RANDH\(7) & (!\Gen_paredes|RANDH\(6) & !\Pared|PUNTERO\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux21~4_combout\);

-- Location: LCCOMB_X21_Y17_N18
\Gen_paredes|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux21~5_combout\ = (\Pared|PUNTERO\(3) & ((\Gen_paredes|Mux21~3_combout\ & (\Gen_paredes|Mux21~4_combout\)) # (!\Gen_paredes|Mux21~3_combout\ & ((!\Gen_paredes|Mux21~0_combout\))))) # (!\Pared|PUNTERO\(3) & 
-- (((\Gen_paredes|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|Mux21~4_combout\,
	datac => \Gen_paredes|Mux21~3_combout\,
	datad => \Gen_paredes|Mux21~0_combout\,
	combout => \Gen_paredes|Mux21~5_combout\);

-- Location: LCCOMB_X22_Y13_N20
\Gen_paredes|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux7~0_combout\ = (\Pared|PUNTERO\(0)) # ((\Pared|PUNTERO\(2) & (\Pared|PUNTERO\(3) & \Gen_paredes|RANDH\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(3),
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|RANDH\(2),
	combout => \Gen_paredes|Mux7~0_combout\);

-- Location: LCCOMB_X22_Y13_N22
\Gen_paredes|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux7~1_combout\ = (\Gen_paredes|Mux7~0_combout\) # ((\Pared|PUNTERO\(1)) # (\Gen_paredes|RANDH\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Gen_paredes|Mux7~0_combout\,
	datac => \Pared|PUNTERO\(1),
	datad => \Gen_paredes|RANDH\(3),
	combout => \Gen_paredes|Mux7~1_combout\);

-- Location: LCCOMB_X23_Y14_N2
\Gen_paredes|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux4~4_combout\ = (!\Gen_paredes|RANDH\(0) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(1) & !\Pared|PUNTERO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(0),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(1),
	datad => \Pared|PUNTERO\(2),
	combout => \Gen_paredes|Mux4~4_combout\);

-- Location: LCCOMB_X23_Y14_N20
\Gen_paredes|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux4~5_combout\ = (\Gen_paredes|Mux4~3_combout\ & (((\Gen_paredes|Mux4~4_combout\) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|Mux4~3_combout\ & (!\Gen_paredes|Mux4~0_combout\ & (\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux4~3_combout\,
	datab => \Gen_paredes|Mux4~0_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux4~4_combout\,
	combout => \Gen_paredes|Mux4~5_combout\);

-- Location: LCCOMB_X24_Y14_N8
\Gen_paredes|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux15~4_combout\ = (!\Pared|PUNTERO\(1) & (!\Gen_paredes|RANDH\(4) & (!\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux15~4_combout\);

-- Location: LCCOMB_X24_Y14_N18
\Gen_paredes|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux15~5_combout\ = (\Pared|PUNTERO\(3) & ((\Gen_paredes|Mux15~3_combout\ & ((\Gen_paredes|Mux15~4_combout\))) # (!\Gen_paredes|Mux15~3_combout\ & (!\Gen_paredes|Mux15~0_combout\)))) # (!\Pared|PUNTERO\(3) & 
-- (((\Gen_paredes|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|Mux15~0_combout\,
	datac => \Gen_paredes|Mux15~4_combout\,
	datad => \Gen_paredes|Mux15~3_combout\,
	combout => \Gen_paredes|Mux15~5_combout\);

-- Location: LCCOMB_X22_Y14_N24
\Gen_paredes|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux27~0_combout\ = (\Pared|PUNTERO\(5) & ((\Pared|PUNTERO\(4)) # ((\Gen_paredes|Mux15~5_combout\)))) # (!\Pared|PUNTERO\(5) & (!\Pared|PUNTERO\(4) & (\Gen_paredes|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datab => \Pared|PUNTERO\(4),
	datac => \Gen_paredes|Mux4~5_combout\,
	datad => \Gen_paredes|Mux15~5_combout\,
	combout => \Gen_paredes|Mux27~0_combout\);

-- Location: LCCOMB_X22_Y14_N2
\Gen_paredes|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux27~1_combout\ = (\Pared|PUNTERO\(4) & ((\Gen_paredes|Mux27~0_combout\ & (\Gen_paredes|Mux21~5_combout\)) # (!\Gen_paredes|Mux27~0_combout\ & ((!\Gen_paredes|Mux7~1_combout\))))) # (!\Pared|PUNTERO\(4) & (((\Gen_paredes|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux21~5_combout\,
	datab => \Gen_paredes|Mux7~1_combout\,
	datac => \Pared|PUNTERO\(4),
	datad => \Gen_paredes|Mux27~0_combout\,
	combout => \Gen_paredes|Mux27~1_combout\);

-- Location: LCCOMB_X22_Y16_N30
\Pared|PAREDES_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A~0_combout\ = (\Gen_paredes|Mux27~1_combout\ & \Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Gen_paredes|Mux27~1_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A~0_combout\);

-- Location: FF_X13_Y13_N27
\Pared|PAREDES_A[46][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[46][3]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[46][1]~q\);

-- Location: FF_X12_Y13_N9
\Pared|PAREDES_A[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[14][3]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[14][1]~q\);

-- Location: LCCOMB_X13_Y13_N26
\Pared|Mux25~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~73_combout\ = (\Pared|COFFSET[9]~8_combout\ & (\Pared|COFFSET[10]~10_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[46][1]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[14][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[46][1]~q\,
	datad => \Pared|PAREDES_A[14][1]~q\,
	combout => \Pared|Mux25~73_combout\);

-- Location: FF_X17_Y14_N11
\Pared|PAREDES_A[62][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[62][5]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[62][1]~q\);

-- Location: FF_X10_Y10_N25
\Pared|PAREDES_A[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[30][5]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[30][1]~q\);

-- Location: LCCOMB_X17_Y14_N10
\Pared|Mux25~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~74_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux25~73_combout\ & (\Pared|PAREDES_A[62][1]~q\)) # (!\Pared|Mux25~73_combout\ & ((\Pared|PAREDES_A[30][1]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (\Pared|Mux25~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|Mux25~73_combout\,
	datac => \Pared|PAREDES_A[62][1]~q\,
	datad => \Pared|PAREDES_A[30][1]~q\,
	combout => \Pared|Mux25~74_combout\);

-- Location: FF_X18_Y13_N27
\Pared|PAREDES_A[63][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[63][0]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[63][1]~q\);

-- Location: FF_X17_Y17_N1
\Pared|PAREDES_A[47][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[47][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[47][1]~q\);

-- Location: FF_X18_Y17_N25
\Pared|PAREDES_A[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[31][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[31][1]~q\);

-- Location: FF_X17_Y17_N3
\Pared|PAREDES_A[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[15][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[15][1]~q\);

-- Location: LCCOMB_X18_Y17_N24
\Pared|Mux25~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~80_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[31][1]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[15][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[31][1]~q\,
	datad => \Pared|PAREDES_A[15][1]~q\,
	combout => \Pared|Mux25~80_combout\);

-- Location: LCCOMB_X14_Y17_N14
\Pared|Mux25~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~81_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux25~80_combout\ & (\Pared|PAREDES_A[63][1]~q\)) # (!\Pared|Mux25~80_combout\ & ((\Pared|PAREDES_A[47][1]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux25~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[63][1]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[47][1]~q\,
	datad => \Pared|Mux25~80_combout\,
	combout => \Pared|Mux25~81_combout\);

-- Location: FF_X16_Y14_N27
\Pared|PAREDES_A[60][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[60][4]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[60][1]~q\);

-- Location: FF_X16_Y14_N25
\Pared|PAREDES_A[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[28][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[28][1]~q\);

-- Location: FF_X19_Y14_N11
\Pared|PAREDES_A[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[12][3]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[12][1]~q\);

-- Location: FF_X19_Y14_N25
\Pared|PAREDES_A[44][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[44][5]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[44][1]~q\);

-- Location: LCCOMB_X19_Y14_N24
\Pared|Mux25~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~77_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[44][1]~q\) # (\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[12][1]~q\ & ((!\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[12][1]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[44][1]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux25~77_combout\);

-- Location: LCCOMB_X16_Y14_N24
\Pared|Mux25~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~78_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux25~77_combout\ & (\Pared|PAREDES_A[60][1]~q\)) # (!\Pared|Mux25~77_combout\ & ((\Pared|PAREDES_A[28][1]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux25~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[60][1]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[28][1]~q\,
	datad => \Pared|Mux25~77_combout\,
	combout => \Pared|Mux25~78_combout\);

-- Location: FF_X17_Y13_N27
\Pared|PAREDES_A[61][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[61][5]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[61][1]~q\);

-- Location: FF_X18_Y13_N17
\Pared|PAREDES_A[45][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[45][2]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[45][1]~q\);

-- Location: FF_X13_Y15_N5
\Pared|PAREDES_A[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[29][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[29][1]~q\);

-- Location: FF_X17_Y13_N17
\Pared|PAREDES_A[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[13][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[13][1]~q\);

-- Location: LCCOMB_X13_Y15_N4
\Pared|Mux25~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~75_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[29][1]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[13][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[29][1]~q\,
	datad => \Pared|PAREDES_A[13][1]~q\,
	combout => \Pared|Mux25~75_combout\);

-- Location: LCCOMB_X18_Y13_N16
\Pared|Mux25~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~76_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux25~75_combout\ & (\Pared|PAREDES_A[61][1]~q\)) # (!\Pared|Mux25~75_combout\ & ((\Pared|PAREDES_A[45][1]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux25~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[61][1]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[45][1]~q\,
	datad => \Pared|Mux25~75_combout\,
	combout => \Pared|Mux25~76_combout\);

-- Location: LCCOMB_X13_Y16_N12
\Pared|Mux25~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~79_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux25~76_combout\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|Mux25~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~78_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|Mux25~76_combout\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~79_combout\);

-- Location: LCCOMB_X13_Y16_N30
\Pared|Mux25~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~82_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux25~79_combout\ & ((\Pared|Mux25~81_combout\))) # (!\Pared|Mux25~79_combout\ & (\Pared|Mux25~74_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux25~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~74_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|Mux25~81_combout\,
	datad => \Pared|Mux25~79_combout\,
	combout => \Pared|Mux25~82_combout\);

-- Location: FF_X13_Y13_N9
\Pared|PAREDES_A[34][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[34][3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[34][1]~q\);

-- Location: FF_X14_Y12_N9
\Pared|PAREDES_A[35][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[35][3]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[35][1]~q\);

-- Location: FF_X14_Y16_N27
\Pared|PAREDES_A[32][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[32][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[32][1]~q\);

-- Location: FF_X14_Y16_N17
\Pared|PAREDES_A[33][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[33][2]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[33][1]~q\);

-- Location: LCCOMB_X14_Y16_N16
\Pared|Mux25~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~62_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[33][1]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[32][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[32][1]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[33][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~62_combout\);

-- Location: LCCOMB_X14_Y12_N8
\Pared|Mux25~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~63_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux25~62_combout\ & ((\Pared|PAREDES_A[35][1]~q\))) # (!\Pared|Mux25~62_combout\ & (\Pared|PAREDES_A[34][1]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux25~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[34][1]~q\,
	datac => \Pared|PAREDES_A[35][1]~q\,
	datad => \Pared|Mux25~62_combout\,
	combout => \Pared|Mux25~63_combout\);

-- Location: FF_X17_Y11_N1
\Pared|PAREDES_A[50][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[50][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[50][1]~q\);

-- Location: FF_X17_Y11_N3
\Pared|PAREDES_A[48][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[48][5]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[48][1]~q\);

-- Location: LCCOMB_X17_Y11_N0
\Pared|Mux25~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~69_combout\ = (\Pared|COFFSET[5]~0_combout\ & (\Pared|COFFSET[6]~2_combout\)) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[50][1]~q\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[48][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[50][1]~q\,
	datad => \Pared|PAREDES_A[48][1]~q\,
	combout => \Pared|Mux25~69_combout\);

-- Location: FF_X17_Y12_N25
\Pared|PAREDES_A[49][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[49][1]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[49][1]~q\);

-- Location: FF_X17_Y12_N19
\Pared|PAREDES_A[51][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[51][4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[51][1]~q\);

-- Location: LCCOMB_X17_Y12_N24
\Pared|Mux25~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~70_combout\ = (\Pared|Mux25~69_combout\ & (((\Pared|PAREDES_A[51][1]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux25~69_combout\ & (\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[49][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~69_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[49][1]~q\,
	datad => \Pared|PAREDES_A[51][1]~q\,
	combout => \Pared|Mux25~70_combout\);

-- Location: FF_X10_Y16_N19
\Pared|PAREDES_A[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[19][1]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[19][1]~q\);

-- Location: FF_X16_Y15_N11
\Pared|PAREDES_A[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[16][5]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[16][1]~q\);

-- Location: FF_X13_Y11_N19
\Pared|PAREDES_A[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[18][3]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[18][1]~q\);

-- Location: LCCOMB_X13_Y11_N18
\Pared|Mux25~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~64_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[18][1]~q\) # (\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[16][1]~q\ & ((!\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[16][1]~q\,
	datac => \Pared|PAREDES_A[18][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~64_combout\);

-- Location: FF_X11_Y15_N9
\Pared|PAREDES_A[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[17][5]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[17][1]~q\);

-- Location: LCCOMB_X11_Y15_N8
\Pared|Mux25~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~65_combout\ = (\Pared|Mux25~64_combout\ & ((\Pared|PAREDES_A[19][1]~q\) # ((!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux25~64_combout\ & (((\Pared|PAREDES_A[17][1]~q\ & \Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[19][1]~q\,
	datab => \Pared|Mux25~64_combout\,
	datac => \Pared|PAREDES_A[17][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~65_combout\);

-- Location: FF_X10_Y16_N13
\Pared|PAREDES_A[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[3][4]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[3][1]~q\);

-- Location: FF_X12_Y16_N19
\Pared|PAREDES_A[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[2][3]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[2][1]~q\);

-- Location: FF_X12_Y14_N3
\Pared|PAREDES_A[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[1][1]~q\);

-- Location: FF_X13_Y18_N17
\Pared|PAREDES_A[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[0][2]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[0][1]~q\);

-- Location: LCCOMB_X12_Y14_N2
\Pared|Mux25~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~66_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[1][1]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[1][1]~q\,
	datad => \Pared|PAREDES_A[0][1]~q\,
	combout => \Pared|Mux25~66_combout\);

-- Location: LCCOMB_X12_Y16_N18
\Pared|Mux25~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~67_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux25~66_combout\ & (\Pared|PAREDES_A[3][1]~q\)) # (!\Pared|Mux25~66_combout\ & ((\Pared|PAREDES_A[2][1]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux25~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[3][1]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[2][1]~q\,
	datad => \Pared|Mux25~66_combout\,
	combout => \Pared|Mux25~67_combout\);

-- Location: LCCOMB_X13_Y16_N6
\Pared|Mux25~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~68_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|Mux25~65_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|Mux25~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux25~65_combout\,
	datad => \Pared|Mux25~67_combout\,
	combout => \Pared|Mux25~68_combout\);

-- Location: LCCOMB_X13_Y16_N8
\Pared|Mux25~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~71_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux25~68_combout\ & ((\Pared|Mux25~70_combout\))) # (!\Pared|Mux25~68_combout\ & (\Pared|Mux25~63_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux25~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~63_combout\,
	datab => \Pared|Mux25~70_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux25~68_combout\,
	combout => \Pared|Mux25~71_combout\);

-- Location: FF_X16_Y13_N25
\Pared|PAREDES_A[52][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[52][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[52][1]~q\);

-- Location: FF_X16_Y11_N27
\Pared|PAREDES_A[54][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[54][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[54][1]~q\);

-- Location: LCCOMB_X16_Y11_N26
\Pared|Mux25~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~59_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[54][1]~q\) # (\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[52][1]~q\ & ((!\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[52][1]~q\,
	datac => \Pared|PAREDES_A[54][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~59_combout\);

-- Location: FF_X16_Y13_N27
\Pared|PAREDES_A[55][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[55][3]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[55][1]~q\);

-- Location: FF_X16_Y11_N25
\Pared|PAREDES_A[53][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[53][3]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[53][1]~q\);

-- Location: LCCOMB_X16_Y11_N24
\Pared|Mux25~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~60_combout\ = (\Pared|Mux25~59_combout\ & ((\Pared|PAREDES_A[55][1]~q\) # ((!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux25~59_combout\ & (((\Pared|PAREDES_A[53][1]~q\ & \Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~59_combout\,
	datab => \Pared|PAREDES_A[55][1]~q\,
	datac => \Pared|PAREDES_A[53][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~60_combout\);

-- Location: FF_X13_Y15_N9
\Pared|PAREDES_A[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[21][2]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[21][1]~q\);

-- Location: FF_X16_Y15_N25
\Pared|PAREDES_A[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[23][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[23][1]~q\);

-- Location: FF_X13_Y14_N1
\Pared|PAREDES_A[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[20][2]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[20][1]~q\);

-- Location: FF_X13_Y11_N9
\Pared|PAREDES_A[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[22][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[22][1]~q\);

-- Location: LCCOMB_X13_Y11_N8
\Pared|Mux25~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~52_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[22][1]~q\) # (\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[20][1]~q\ & ((!\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[20][1]~q\,
	datac => \Pared|PAREDES_A[22][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~52_combout\);

-- Location: LCCOMB_X16_Y15_N24
\Pared|Mux25~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~53_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux25~52_combout\ & ((\Pared|PAREDES_A[23][1]~q\))) # (!\Pared|Mux25~52_combout\ & (\Pared|PAREDES_A[21][1]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux25~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[21][1]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[23][1]~q\,
	datad => \Pared|Mux25~52_combout\,
	combout => \Pared|Mux25~53_combout\);

-- Location: FF_X12_Y14_N9
\Pared|PAREDES_A[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[5][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[5][1]~q\);

-- Location: FF_X13_Y14_N3
\Pared|PAREDES_A[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[4][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[4][1]~q\);

-- Location: LCCOMB_X12_Y14_N8
\Pared|Mux25~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~56_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[5][1]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[5][1]~q\,
	datad => \Pared|PAREDES_A[4][1]~q\,
	combout => \Pared|Mux25~56_combout\);

-- Location: FF_X12_Y16_N17
\Pared|PAREDES_A[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[6][3]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[6][1]~q\);

-- Location: FF_X13_Y17_N19
\Pared|PAREDES_A[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[7][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[7][1]~q\);

-- Location: LCCOMB_X12_Y16_N16
\Pared|Mux25~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~57_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux25~56_combout\ & ((\Pared|PAREDES_A[7][1]~q\))) # (!\Pared|Mux25~56_combout\ & (\Pared|PAREDES_A[6][1]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux25~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux25~56_combout\,
	datac => \Pared|PAREDES_A[6][1]~q\,
	datad => \Pared|PAREDES_A[7][1]~q\,
	combout => \Pared|Mux25~57_combout\);

-- Location: FF_X13_Y17_N9
\Pared|PAREDES_A[39][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[39][3]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[39][1]~q\);

-- Location: FF_X14_Y14_N25
\Pared|PAREDES_A[37][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[37][1]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[37][1]~q\);

-- Location: FF_X14_Y14_N19
\Pared|PAREDES_A[36][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[36][2]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[36][1]~q\);

-- Location: LCCOMB_X14_Y14_N24
\Pared|Mux25~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~54_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[37][1]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[36][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[37][1]~q\,
	datad => \Pared|PAREDES_A[36][1]~q\,
	combout => \Pared|Mux25~54_combout\);

-- Location: FF_X14_Y13_N9
\Pared|PAREDES_A[38][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[38][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[38][1]~q\);

-- Location: LCCOMB_X14_Y13_N8
\Pared|Mux25~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~55_combout\ = (\Pared|Mux25~54_combout\ & ((\Pared|PAREDES_A[39][1]~q\) # ((!\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|Mux25~54_combout\ & (((\Pared|PAREDES_A[38][1]~q\ & \Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[39][1]~q\,
	datab => \Pared|Mux25~54_combout\,
	datac => \Pared|PAREDES_A[38][1]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux25~55_combout\);

-- Location: LCCOMB_X13_Y16_N10
\Pared|Mux25~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~58_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|Mux25~55_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & (\Pared|Mux25~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux25~57_combout\,
	datad => \Pared|Mux25~55_combout\,
	combout => \Pared|Mux25~58_combout\);

-- Location: LCCOMB_X13_Y16_N28
\Pared|Mux25~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~61_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux25~58_combout\ & (\Pared|Mux25~60_combout\)) # (!\Pared|Mux25~58_combout\ & ((\Pared|Mux25~53_combout\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux25~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~60_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux25~53_combout\,
	datad => \Pared|Mux25~58_combout\,
	combout => \Pared|Mux25~61_combout\);

-- Location: LCCOMB_X13_Y16_N26
\Pared|Mux25~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~72_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|Mux25~61_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux25~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|Mux25~71_combout\,
	datad => \Pared|Mux25~61_combout\,
	combout => \Pared|Mux25~72_combout\);

-- Location: FF_X14_Y8_N9
\Pared|PAREDES_A[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[27][5]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[27][1]~q\);

-- Location: FF_X12_Y9_N25
\Pared|PAREDES_A[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[25][4]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[25][1]~q\);

-- Location: FF_X13_Y8_N25
\Pared|PAREDES_A[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[26][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[26][1]~q\);

-- Location: FF_X12_Y8_N9
\Pared|PAREDES_A[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[24][1]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[24][1]~q\);

-- Location: LCCOMB_X13_Y8_N24
\Pared|Mux25~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~44_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[26][1]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[24][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[26][1]~q\,
	datad => \Pared|PAREDES_A[24][1]~q\,
	combout => \Pared|Mux25~44_combout\);

-- Location: LCCOMB_X12_Y9_N24
\Pared|Mux25~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~45_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux25~44_combout\ & (\Pared|PAREDES_A[27][1]~q\)) # (!\Pared|Mux25~44_combout\ & ((\Pared|PAREDES_A[25][1]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux25~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[27][1]~q\,
	datac => \Pared|PAREDES_A[25][1]~q\,
	datad => \Pared|Mux25~44_combout\,
	combout => \Pared|Mux25~45_combout\);

-- Location: FF_X14_Y7_N9
\Pared|PAREDES_A[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[9][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[9][1]~q\);

-- Location: FF_X13_Y10_N27
\Pared|PAREDES_A[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[8][2]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[8][1]~q\);

-- Location: LCCOMB_X14_Y7_N8
\Pared|Mux25~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~46_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[9][1]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[9][1]~q\,
	datad => \Pared|PAREDES_A[8][1]~q\,
	combout => \Pared|Mux25~46_combout\);

-- Location: FF_X12_Y12_N25
\Pared|PAREDES_A[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[10][1]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[10][1]~q\);

-- Location: FF_X12_Y12_N11
\Pared|PAREDES_A[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[11][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[11][1]~q\);

-- Location: LCCOMB_X12_Y12_N24
\Pared|Mux25~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~47_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux25~46_combout\ & ((\Pared|PAREDES_A[11][1]~q\))) # (!\Pared|Mux25~46_combout\ & (\Pared|PAREDES_A[10][1]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux25~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux25~46_combout\,
	datac => \Pared|PAREDES_A[10][1]~q\,
	datad => \Pared|PAREDES_A[11][1]~q\,
	combout => \Pared|Mux25~47_combout\);

-- Location: LCCOMB_X13_Y16_N22
\Pared|Mux25~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~48_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|Mux25~45_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|Mux25~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux25~45_combout\,
	datad => \Pared|Mux25~47_combout\,
	combout => \Pared|Mux25~48_combout\);

-- Location: FF_X17_Y14_N9
\Pared|PAREDES_A[58][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[58][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[58][1]~q\);

-- Location: FF_X18_Y14_N17
\Pared|PAREDES_A[56][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[56][4]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[56][1]~q\);

-- Location: LCCOMB_X17_Y14_N8
\Pared|Mux25~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~49_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[58][1]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[56][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[58][1]~q\,
	datad => \Pared|PAREDES_A[56][1]~q\,
	combout => \Pared|Mux25~49_combout\);

-- Location: FF_X18_Y12_N1
\Pared|PAREDES_A[59][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[59][2]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[59][1]~q\);

-- Location: FF_X19_Y12_N1
\Pared|PAREDES_A[57][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[57][5]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[57][1]~q\);

-- Location: LCCOMB_X18_Y12_N0
\Pared|Mux25~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~50_combout\ = (\Pared|Mux25~49_combout\ & (((\Pared|PAREDES_A[59][1]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux25~49_combout\ & (\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[57][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~49_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[59][1]~q\,
	datad => \Pared|PAREDES_A[57][1]~q\,
	combout => \Pared|Mux25~50_combout\);

-- Location: FF_X14_Y10_N17
\Pared|PAREDES_A[41][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[41][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[41][1]~q\);

-- Location: FF_X13_Y10_N9
\Pared|PAREDES_A[40][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[40][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[40][1]~q\);

-- Location: LCCOMB_X14_Y10_N16
\Pared|Mux25~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~42_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[41][1]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[40][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[41][1]~q\,
	datad => \Pared|PAREDES_A[40][1]~q\,
	combout => \Pared|Mux25~42_combout\);

-- Location: FF_X13_Y12_N19
\Pared|PAREDES_A[43][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[43][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[43][1]~q\);

-- Location: FF_X13_Y12_N25
\Pared|PAREDES_A[42][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[42][3]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[42][1]~q\);

-- Location: LCCOMB_X13_Y12_N18
\Pared|Mux25~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~43_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux25~42_combout\ & (\Pared|PAREDES_A[43][1]~q\)) # (!\Pared|Mux25~42_combout\ & ((\Pared|PAREDES_A[42][1]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux25~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux25~42_combout\,
	datac => \Pared|PAREDES_A[43][1]~q\,
	datad => \Pared|PAREDES_A[42][1]~q\,
	combout => \Pared|Mux25~43_combout\);

-- Location: LCCOMB_X13_Y16_N24
\Pared|Mux25~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~51_combout\ = (\Pared|Mux25~48_combout\ & ((\Pared|Mux25~50_combout\) # ((!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux25~48_combout\ & (((\Pared|COFFSET[10]~10_combout\ & \Pared|Mux25~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~48_combout\,
	datab => \Pared|Mux25~50_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux25~43_combout\,
	combout => \Pared|Mux25~51_combout\);

-- Location: LCCOMB_X13_Y16_N0
\Pared|Mux25~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~83_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux25~72_combout\ & (\Pared|Mux25~82_combout\)) # (!\Pared|Mux25~72_combout\ & ((\Pared|Mux25~51_combout\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux25~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~82_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|Mux25~72_combout\,
	datad => \Pared|Mux25~51_combout\,
	combout => \Pared|Mux25~83_combout\);

-- Location: FF_X23_Y6_N11
\Pared|PAREDES_A[111][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[111][1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[111][1]~q\);

-- Location: FF_X23_Y6_N17
\Pared|PAREDES_A[103][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[103][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[103][1]~q\);

-- Location: FF_X23_Y5_N25
\Pared|PAREDES_A[107][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[107][2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[107][1]~q\);

-- Location: FF_X23_Y5_N11
\Pared|PAREDES_A[99][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[99][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[99][1]~q\);

-- Location: LCCOMB_X23_Y5_N24
\Pared|Mux25~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~17_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[107][1]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[99][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[107][1]~q\,
	datad => \Pared|PAREDES_A[99][1]~q\,
	combout => \Pared|Mux25~17_combout\);

-- Location: LCCOMB_X23_Y6_N16
\Pared|Mux25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~18_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux25~17_combout\ & (\Pared|PAREDES_A[111][1]~q\)) # (!\Pared|Mux25~17_combout\ & ((\Pared|PAREDES_A[103][1]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[111][1]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[103][1]~q\,
	datad => \Pared|Mux25~17_combout\,
	combout => \Pared|Mux25~18_combout\);

-- Location: FF_X24_Y11_N9
\Pared|PAREDES_A[105][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[105][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[105][1]~q\);

-- Location: FF_X23_Y9_N1
\Pared|PAREDES_A[97][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[97][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[97][1]~q\);

-- Location: LCCOMB_X24_Y11_N8
\Pared|Mux25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~10_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[105][1]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[97][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[105][1]~q\,
	datad => \Pared|PAREDES_A[97][1]~q\,
	combout => \Pared|Mux25~10_combout\);

-- Location: FF_X24_Y12_N9
\Pared|PAREDES_A[109][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[109][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[109][1]~q\);

-- Location: FF_X22_Y11_N19
\Pared|PAREDES_A[101][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[101][3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[101][1]~q\);

-- Location: LCCOMB_X24_Y12_N8
\Pared|Mux25~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~11_combout\ = (\Pared|Mux25~10_combout\ & (((\Pared|PAREDES_A[109][1]~q\)) # (!\Pared|COFFSET[7]~4_combout\))) # (!\Pared|Mux25~10_combout\ & (\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[101][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~10_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[109][1]~q\,
	datad => \Pared|PAREDES_A[101][1]~q\,
	combout => \Pared|Mux25~11_combout\);

-- Location: FF_X19_Y9_N27
\Pared|PAREDES_A[96][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[96][1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[96][1]~q\);

-- Location: FF_X19_Y9_N1
\Pared|PAREDES_A[100][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[100][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[100][1]~q\);

-- Location: LCCOMB_X19_Y9_N0
\Pared|Mux25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~14_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[100][1]~q\) # (\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[96][1]~q\ & ((!\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[96][1]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[100][1]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux25~14_combout\);

-- Location: FF_X26_Y7_N27
\Pared|PAREDES_A[108][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[108][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[108][1]~q\);

-- Location: FF_X25_Y10_N9
\Pared|PAREDES_A[104][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[104][2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[104][1]~q\);

-- Location: LCCOMB_X25_Y10_N8
\Pared|Mux25~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~15_combout\ = (\Pared|Mux25~14_combout\ & ((\Pared|PAREDES_A[108][1]~q\) # ((!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux25~14_combout\ & (((\Pared|PAREDES_A[104][1]~q\ & \Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~14_combout\,
	datab => \Pared|PAREDES_A[108][1]~q\,
	datac => \Pared|PAREDES_A[104][1]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux25~15_combout\);

-- Location: FF_X21_Y6_N11
\Pared|PAREDES_A[98][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[98][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[98][1]~q\);

-- Location: FF_X21_Y6_N9
\Pared|PAREDES_A[102][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[102][2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[102][1]~q\);

-- Location: LCCOMB_X21_Y6_N8
\Pared|Mux25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~12_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[102][1]~q\))) # (!\Pared|COFFSET[7]~4_combout\ & 
-- (\Pared|PAREDES_A[98][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[98][1]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[102][1]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux25~12_combout\);

-- Location: FF_X25_Y7_N19
\Pared|PAREDES_A[106][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[106][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[106][1]~q\);

-- Location: FF_X26_Y7_N25
\Pared|PAREDES_A[110][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[110][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[110][1]~q\);

-- Location: LCCOMB_X25_Y7_N18
\Pared|Mux25~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~13_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux25~12_combout\ & ((\Pared|PAREDES_A[110][1]~q\))) # (!\Pared|Mux25~12_combout\ & (\Pared|PAREDES_A[106][1]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux25~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux25~12_combout\,
	datac => \Pared|PAREDES_A[106][1]~q\,
	datad => \Pared|PAREDES_A[110][1]~q\,
	combout => \Pared|Mux25~13_combout\);

-- Location: LCCOMB_X25_Y10_N18
\Pared|Mux25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~16_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|Mux25~13_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux25~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|Mux25~15_combout\,
	datad => \Pared|Mux25~13_combout\,
	combout => \Pared|Mux25~16_combout\);

-- Location: LCCOMB_X25_Y10_N12
\Pared|Mux25~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~19_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux25~16_combout\ & (\Pared|Mux25~18_combout\)) # (!\Pared|Mux25~16_combout\ & ((\Pared|Mux25~11_combout\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~18_combout\,
	datab => \Pared|Mux25~11_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux25~16_combout\,
	combout => \Pared|Mux25~19_combout\);

-- Location: FF_X26_Y9_N3
\Pared|PAREDES_A[76][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[76][5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[76][1]~q\);

-- Location: FF_X25_Y10_N11
\Pared|PAREDES_A[72][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[72][1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[72][1]~q\);

-- Location: FF_X21_Y9_N17
\Pared|PAREDES_A[68][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[68][5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[68][1]~q\);

-- Location: FF_X21_Y9_N19
\Pared|PAREDES_A[64][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[64][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[64][1]~q\);

-- Location: LCCOMB_X21_Y9_N16
\Pared|Mux25~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~24_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[68][1]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[64][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[68][1]~q\,
	datad => \Pared|PAREDES_A[64][1]~q\,
	combout => \Pared|Mux25~24_combout\);

-- Location: LCCOMB_X25_Y10_N10
\Pared|Mux25~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~25_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux25~24_combout\ & (\Pared|PAREDES_A[76][1]~q\)) # (!\Pared|Mux25~24_combout\ & ((\Pared|PAREDES_A[72][1]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux25~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[76][1]~q\,
	datac => \Pared|PAREDES_A[72][1]~q\,
	datad => \Pared|Mux25~24_combout\,
	combout => \Pared|Mux25~25_combout\);

-- Location: FF_X22_Y6_N27
\Pared|PAREDES_A[66][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[66][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[66][1]~q\);

-- Location: FF_X22_Y6_N25
\Pared|PAREDES_A[70][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[70][1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[70][1]~q\);

-- Location: LCCOMB_X22_Y6_N24
\Pared|Mux25~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~22_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[70][1]~q\) # (\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[66][1]~q\ & ((!\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[66][1]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[70][1]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux25~22_combout\);

-- Location: FF_X25_Y9_N9
\Pared|PAREDES_A[74][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[74][1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[74][1]~q\);

-- Location: FF_X26_Y9_N25
\Pared|PAREDES_A[78][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[78][3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[78][1]~q\);

-- Location: LCCOMB_X25_Y9_N8
\Pared|Mux25~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~23_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux25~22_combout\ & ((\Pared|PAREDES_A[78][1]~q\))) # (!\Pared|Mux25~22_combout\ & (\Pared|PAREDES_A[74][1]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux25~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux25~22_combout\,
	datac => \Pared|PAREDES_A[74][1]~q\,
	datad => \Pared|PAREDES_A[78][1]~q\,
	combout => \Pared|Mux25~23_combout\);

-- Location: LCCOMB_X25_Y10_N14
\Pared|Mux25~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~26_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux25~23_combout\))) # (!\Pared|COFFSET[6]~2_combout\ & 
-- (\Pared|Mux25~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~25_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux25~23_combout\,
	combout => \Pared|Mux25~26_combout\);

-- Location: FF_X23_Y8_N27
\Pared|PAREDES_A[75][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[75][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[75][1]~q\);

-- Location: FF_X21_Y8_N9
\Pared|PAREDES_A[67][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[67][2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[67][1]~q\);

-- Location: LCCOMB_X23_Y8_N26
\Pared|Mux25~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~27_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[75][1]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[67][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[75][1]~q\,
	datad => \Pared|PAREDES_A[67][1]~q\,
	combout => \Pared|Mux25~27_combout\);

-- Location: FF_X25_Y6_N25
\Pared|PAREDES_A[71][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[71][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[71][1]~q\);

-- Location: FF_X25_Y6_N3
\Pared|PAREDES_A[79][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[79][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[79][1]~q\);

-- Location: LCCOMB_X25_Y6_N24
\Pared|Mux25~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~28_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux25~27_combout\ & ((\Pared|PAREDES_A[79][1]~q\))) # (!\Pared|Mux25~27_combout\ & (\Pared|PAREDES_A[71][1]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux25~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux25~27_combout\,
	datac => \Pared|PAREDES_A[71][1]~q\,
	datad => \Pared|PAREDES_A[79][1]~q\,
	combout => \Pared|Mux25~28_combout\);

-- Location: FF_X24_Y11_N27
\Pared|PAREDES_A[73][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[73][1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[73][1]~q\);

-- Location: FF_X23_Y9_N3
\Pared|PAREDES_A[65][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[65][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[65][1]~q\);

-- Location: LCCOMB_X24_Y11_N26
\Pared|Mux25~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~20_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[73][1]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[65][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[73][1]~q\,
	datad => \Pared|PAREDES_A[65][1]~q\,
	combout => \Pared|Mux25~20_combout\);

-- Location: FF_X29_Y10_N27
\Pared|PAREDES_A[77][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[77][1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[77][1]~q\);

-- Location: FF_X29_Y10_N25
\Pared|PAREDES_A[69][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[69][5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[69][1]~q\);

-- Location: LCCOMB_X29_Y10_N26
\Pared|Mux25~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~21_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux25~20_combout\ & (\Pared|PAREDES_A[77][1]~q\)) # (!\Pared|Mux25~20_combout\ & ((\Pared|PAREDES_A[69][1]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux25~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux25~20_combout\,
	datac => \Pared|PAREDES_A[77][1]~q\,
	datad => \Pared|PAREDES_A[69][1]~q\,
	combout => \Pared|Mux25~21_combout\);

-- Location: LCCOMB_X25_Y10_N0
\Pared|Mux25~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~29_combout\ = (\Pared|Mux25~26_combout\ & ((\Pared|Mux25~28_combout\) # ((!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux25~26_combout\ & (((\Pared|COFFSET[5]~0_combout\ & \Pared|Mux25~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~26_combout\,
	datab => \Pared|Mux25~28_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux25~21_combout\,
	combout => \Pared|Mux25~29_combout\);

-- Location: LCCOMB_X25_Y10_N26
\Pared|Mux25~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~30_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux25~19_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|Mux25~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~19_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux25~29_combout\,
	combout => \Pared|Mux25~30_combout\);

-- Location: FF_X26_Y6_N17
\Pared|PAREDES_A[127][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[127][2]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[127][1]~q\);

-- Location: FF_X30_Y8_N1
\Pared|PAREDES_A[125][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[125][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[125][1]~q\);

-- Location: FF_X28_Y9_N25
\Pared|PAREDES_A[126][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[126][3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[126][1]~q\);

-- Location: FF_X28_Y9_N19
\Pared|PAREDES_A[124][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[124][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[124][1]~q\);

-- Location: LCCOMB_X28_Y9_N24
\Pared|Mux25~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~38_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[126][1]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[124][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[126][1]~q\,
	datad => \Pared|PAREDES_A[124][1]~q\,
	combout => \Pared|Mux25~38_combout\);

-- Location: LCCOMB_X30_Y8_N0
\Pared|Mux25~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~39_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux25~38_combout\ & (\Pared|PAREDES_A[127][1]~q\)) # (!\Pared|Mux25~38_combout\ & ((\Pared|PAREDES_A[125][1]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux25~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[127][1]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[125][1]~q\,
	datad => \Pared|Mux25~38_combout\,
	combout => \Pared|Mux25~39_combout\);

-- Location: FF_X22_Y7_N1
\Pared|PAREDES_A[120][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[120][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[120][1]~q\);

-- Location: FF_X23_Y11_N19
\Pared|PAREDES_A[121][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[121][4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[121][1]~q\);

-- Location: LCCOMB_X23_Y11_N18
\Pared|Mux25~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~31_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[121][1]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[120][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[120][1]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[121][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~31_combout\);

-- Location: FF_X22_Y8_N3
\Pared|PAREDES_A[122][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[122][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[122][1]~q\);

-- Location: FF_X23_Y7_N25
\Pared|PAREDES_A[123][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[123][2]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[123][1]~q\);

-- Location: LCCOMB_X23_Y7_N24
\Pared|Mux25~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~32_combout\ = (\Pared|Mux25~31_combout\ & (((\Pared|PAREDES_A[123][1]~q\) # (!\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|Mux25~31_combout\ & (\Pared|PAREDES_A[122][1]~q\ & ((\Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~31_combout\,
	datab => \Pared|PAREDES_A[122][1]~q\,
	datac => \Pared|PAREDES_A[123][1]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux25~32_combout\);

-- Location: FF_X18_Y9_N11
\Pared|PAREDES_A[112][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[112][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[112][1]~q\);

-- Location: FF_X22_Y9_N11
\Pared|PAREDES_A[113][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[113][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[113][1]~q\);

-- Location: LCCOMB_X22_Y9_N10
\Pared|Mux25~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~35_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[113][1]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[112][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[112][1]~q\,
	datac => \Pared|PAREDES_A[113][1]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux25~35_combout\);

-- Location: FF_X18_Y9_N1
\Pared|PAREDES_A[114][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[114][4]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[114][1]~q\);

-- Location: FF_X19_Y8_N1
\Pared|PAREDES_A[115][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[115][5]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[115][1]~q\);

-- Location: LCCOMB_X18_Y9_N0
\Pared|Mux25~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~36_combout\ = (\Pared|Mux25~35_combout\ & (((\Pared|PAREDES_A[115][1]~q\)) # (!\Pared|COFFSET[6]~2_combout\))) # (!\Pared|Mux25~35_combout\ & (\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[114][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~35_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[114][1]~q\,
	datad => \Pared|PAREDES_A[115][1]~q\,
	combout => \Pared|Mux25~36_combout\);

-- Location: FF_X22_Y10_N11
\Pared|PAREDES_A[119][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[119][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[119][1]~q\);

-- Location: FF_X19_Y10_N25
\Pared|PAREDES_A[117][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[117][5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[117][1]~q\);

-- Location: FF_X18_Y6_N25
\Pared|PAREDES_A[118][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[118][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[118][1]~q\);

-- Location: FF_X18_Y10_N9
\Pared|PAREDES_A[116][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[116][4]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[116][1]~q\);

-- Location: LCCOMB_X18_Y6_N24
\Pared|Mux25~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~33_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[118][1]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[116][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[118][1]~q\,
	datad => \Pared|PAREDES_A[116][1]~q\,
	combout => \Pared|Mux25~33_combout\);

-- Location: LCCOMB_X19_Y10_N24
\Pared|Mux25~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~34_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux25~33_combout\ & (\Pared|PAREDES_A[119][1]~q\)) # (!\Pared|Mux25~33_combout\ & ((\Pared|PAREDES_A[117][1]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux25~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[119][1]~q\,
	datac => \Pared|PAREDES_A[117][1]~q\,
	datad => \Pared|Mux25~33_combout\,
	combout => \Pared|Mux25~34_combout\);

-- Location: LCCOMB_X17_Y10_N20
\Pared|Mux25~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~37_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux25~34_combout\))) # (!\Pared|COFFSET[7]~4_combout\ & 
-- (\Pared|Mux25~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux25~36_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux25~34_combout\,
	combout => \Pared|Mux25~37_combout\);

-- Location: LCCOMB_X25_Y10_N28
\Pared|Mux25~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~40_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux25~37_combout\ & (\Pared|Mux25~39_combout\)) # (!\Pared|Mux25~37_combout\ & ((\Pared|Mux25~32_combout\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux25~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux25~39_combout\,
	datac => \Pared|Mux25~32_combout\,
	datad => \Pared|Mux25~37_combout\,
	combout => \Pared|Mux25~40_combout\);

-- Location: FF_X23_Y8_N25
\Pared|PAREDES_A[91][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[91][4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[91][1]~q\);

-- Location: FF_X22_Y8_N1
\Pared|PAREDES_A[83][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[83][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[83][1]~q\);

-- Location: LCCOMB_X23_Y8_N24
\Pared|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~7_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[91][1]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[83][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[91][1]~q\,
	datad => \Pared|PAREDES_A[83][1]~q\,
	combout => \Pared|Mux25~7_combout\);

-- Location: FF_X24_Y10_N17
\Pared|PAREDES_A[95][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[95][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[95][1]~q\);

-- Location: FF_X22_Y10_N9
\Pared|PAREDES_A[87][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[87][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[87][1]~q\);

-- Location: LCCOMB_X24_Y10_N16
\Pared|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~8_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux25~7_combout\ & (\Pared|PAREDES_A[95][1]~q\)) # (!\Pared|Mux25~7_combout\ & ((\Pared|PAREDES_A[87][1]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux25~7_combout\,
	datac => \Pared|PAREDES_A[95][1]~q\,
	datad => \Pared|PAREDES_A[87][1]~q\,
	combout => \Pared|Mux25~8_combout\);

-- Location: FF_X22_Y9_N25
\Pared|PAREDES_A[81][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[81][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[81][1]~q\);

-- Location: FF_X23_Y11_N1
\Pared|PAREDES_A[89][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[89][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[89][1]~q\);

-- Location: LCCOMB_X23_Y11_N0
\Pared|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~2_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|PAREDES_A[89][1]~q\) # (\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[81][1]~q\ & ((!\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[81][1]~q\,
	datac => \Pared|PAREDES_A[89][1]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux25~2_combout\);

-- Location: FF_X22_Y11_N9
\Pared|PAREDES_A[85][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[85][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[85][1]~q\);

-- Location: FF_X29_Y8_N17
\Pared|PAREDES_A[93][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[93][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[93][1]~q\);

-- Location: LCCOMB_X22_Y11_N8
\Pared|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~3_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux25~2_combout\ & ((\Pared|PAREDES_A[93][1]~q\))) # (!\Pared|Mux25~2_combout\ & (\Pared|PAREDES_A[85][1]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux25~2_combout\,
	datac => \Pared|PAREDES_A[85][1]~q\,
	datad => \Pared|PAREDES_A[93][1]~q\,
	combout => \Pared|Mux25~3_combout\);

-- Location: FF_X17_Y9_N25
\Pared|PAREDES_A[84][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[84][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[84][1]~q\);

-- Location: FF_X17_Y9_N19
\Pared|PAREDES_A[80][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[80][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[80][1]~q\);

-- Location: LCCOMB_X17_Y9_N24
\Pared|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~4_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[84][1]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[80][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[84][1]~q\,
	datad => \Pared|PAREDES_A[80][1]~q\,
	combout => \Pared|Mux25~4_combout\);

-- Location: FF_X19_Y7_N9
\Pared|PAREDES_A[88][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[88][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[88][1]~q\);

-- Location: FF_X26_Y8_N1
\Pared|PAREDES_A[92][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[92][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[92][1]~q\);

-- Location: LCCOMB_X19_Y7_N8
\Pared|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~5_combout\ = (\Pared|Mux25~4_combout\ & (((\Pared|PAREDES_A[92][1]~q\)) # (!\Pared|COFFSET[8]~6_combout\))) # (!\Pared|Mux25~4_combout\ & (\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[88][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[88][1]~q\,
	datad => \Pared|PAREDES_A[92][1]~q\,
	combout => \Pared|Mux25~5_combout\);

-- Location: LCCOMB_X22_Y11_N30
\Pared|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~6_combout\ = (\Pared|COFFSET[6]~2_combout\ & (\Pared|COFFSET[5]~0_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux25~3_combout\)) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|Mux25~3_combout\,
	datad => \Pared|Mux25~5_combout\,
	combout => \Pared|Mux25~6_combout\);

-- Location: FF_X21_Y11_N9
\Pared|PAREDES_A[86][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[86][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[86][1]~q\);

-- Location: FF_X21_Y11_N19
\Pared|PAREDES_A[82][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[82][5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[82][1]~q\);

-- Location: LCCOMB_X21_Y11_N8
\Pared|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~0_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[86][1]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[82][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[86][1]~q\,
	datad => \Pared|PAREDES_A[82][1]~q\,
	combout => \Pared|Mux25~0_combout\);

-- Location: FF_X25_Y7_N25
\Pared|PAREDES_A[90][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[90][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[90][1]~q\);

-- Location: FF_X26_Y10_N17
\Pared|PAREDES_A[94][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~0_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[94][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[94][1]~q\);

-- Location: LCCOMB_X26_Y10_N16
\Pared|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~1_combout\ = (\Pared|Mux25~0_combout\ & (((\Pared|PAREDES_A[94][1]~q\) # (!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux25~0_combout\ & (\Pared|PAREDES_A[90][1]~q\ & ((\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~0_combout\,
	datab => \Pared|PAREDES_A[90][1]~q\,
	datac => \Pared|PAREDES_A[94][1]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux25~1_combout\);

-- Location: LCCOMB_X25_Y10_N16
\Pared|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~9_combout\ = (\Pared|Mux25~6_combout\ & ((\Pared|Mux25~8_combout\) # ((!\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|Mux25~6_combout\ & (((\Pared|COFFSET[6]~2_combout\ & \Pared|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~8_combout\,
	datab => \Pared|Mux25~6_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux25~1_combout\,
	combout => \Pared|Mux25~9_combout\);

-- Location: LCCOMB_X25_Y10_N22
\Pared|Mux25~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~41_combout\ = (\Pared|Mux25~30_combout\ & ((\Pared|Mux25~40_combout\) # ((!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux25~30_combout\ & (((\Pared|COFFSET[9]~8_combout\ & \Pared|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux25~30_combout\,
	datab => \Pared|Mux25~40_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|Mux25~9_combout\,
	combout => \Pared|Mux25~41_combout\);

-- Location: LCCOMB_X21_Y12_N4
\Pared|Mux25~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux25~84_combout\ = (\Pared|COFFSET[11]~12_combout\ & ((\Pared|Mux25~41_combout\))) # (!\Pared|COFFSET[11]~12_combout\ & (\Pared|Mux25~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|COFFSET[11]~12_combout\,
	datac => \Pared|Mux25~83_combout\,
	datad => \Pared|Mux25~41_combout\,
	combout => \Pared|Mux25~84_combout\);

-- Location: LCCOMB_X22_Y19_N16
\Rect2Hex1|cuadrante~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|cuadrante~3_combout\ = (\Rect2Hex1|cuadrante~2_combout\) # ((\Rect2Hex1|LessThan0~2_combout\ & (!\Rect2Hex1|LessThan2~13_combout\ & !\Rect2Hex1|LessThan1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex1|cuadrante~2_combout\,
	datab => \Rect2Hex1|LessThan0~2_combout\,
	datac => \Rect2Hex1|LessThan2~13_combout\,
	datad => \Rect2Hex1|LessThan1~14_combout\,
	combout => \Rect2Hex1|cuadrante~3_combout\);

-- Location: FF_X22_Y19_N17
\Rect2Hex1|cuadrante[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|cuadrante~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|cuadrante\(0));

-- Location: LCCOMB_X21_Y12_N2
\Pared|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux27~2_combout\ = (\Rect2Hex1|cuadrante\(1) & (((\Rect2Hex1|cuadrante\(0))))) # (!\Rect2Hex1|cuadrante\(1) & ((\Rect2Hex1|cuadrante\(0) & ((\Pared|Mux25~84_combout\))) # (!\Rect2Hex1|cuadrante\(0) & (\Pared|Mux26~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux26~84_combout\,
	datab => \Rect2Hex1|cuadrante\(1),
	datac => \Pared|Mux25~84_combout\,
	datad => \Rect2Hex1|cuadrante\(0),
	combout => \Pared|Mux27~2_combout\);

-- Location: LCCOMB_X21_Y17_N12
\Gen_paredes|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux20~0_combout\ = (\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(7) $ (\Gen_paredes|RANDH\(6))))) # (!\Pared|PUNTERO\(2) & (!\Gen_paredes|RANDH\(7) & (\Gen_paredes|RANDH\(6) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux20~0_combout\);

-- Location: LCCOMB_X21_Y17_N22
\Gen_paredes|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux20~1_combout\ = (!\Pared|PUNTERO\(2) & (\Gen_paredes|RANDH\(7) & (!\Gen_paredes|RANDH\(6) & \Pared|PUNTERO\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux20~1_combout\);

-- Location: LCCOMB_X21_Y17_N16
\Gen_paredes|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux20~2_combout\ = (\Gen_paredes|RANDH\(6) & (!\Pared|PUNTERO\(1) & ((!\Gen_paredes|RANDH\(7)) # (!\Pared|PUNTERO\(2))))) # (!\Gen_paredes|RANDH\(6) & (\Pared|PUNTERO\(1) & ((\Pared|PUNTERO\(2)) # (!\Gen_paredes|RANDH\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux20~2_combout\);

-- Location: LCCOMB_X21_Y17_N2
\Gen_paredes|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux20~3_combout\ = (\Pared|PUNTERO\(0) & ((\Pared|PUNTERO\(3)) # ((\Gen_paredes|Mux20~1_combout\)))) # (!\Pared|PUNTERO\(0) & (!\Pared|PUNTERO\(3) & ((\Gen_paredes|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux20~1_combout\,
	datad => \Gen_paredes|Mux20~2_combout\,
	combout => \Gen_paredes|Mux20~3_combout\);

-- Location: LCCOMB_X21_Y17_N20
\Gen_paredes|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux20~4_combout\ = (!\Pared|PUNTERO\(2) & (\Gen_paredes|RANDH\(7) & (\Gen_paredes|RANDH\(6) & !\Pared|PUNTERO\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux20~4_combout\);

-- Location: LCCOMB_X21_Y17_N14
\Gen_paredes|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux20~5_combout\ = (\Gen_paredes|Mux20~3_combout\ & (((\Gen_paredes|Mux20~4_combout\) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|Mux20~3_combout\ & (\Gen_paredes|Mux20~0_combout\ & (\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux20~0_combout\,
	datab => \Gen_paredes|Mux20~3_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux20~4_combout\,
	combout => \Gen_paredes|Mux20~5_combout\);

-- Location: LCCOMB_X23_Y14_N6
\Gen_paredes|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux3~4_combout\ = (\Gen_paredes|RANDH\(0) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(1) & !\Pared|PUNTERO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(0),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(1),
	datad => \Pared|PUNTERO\(2),
	combout => \Gen_paredes|Mux3~4_combout\);

-- Location: LCCOMB_X23_Y14_N22
\Gen_paredes|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux3~0_combout\ = (\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(0) $ (\Gen_paredes|RANDH\(1))))) # (!\Pared|PUNTERO\(2) & (!\Gen_paredes|RANDH\(1) & (\Gen_paredes|RANDH\(0) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(0),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(1),
	datad => \Pared|PUNTERO\(2),
	combout => \Gen_paredes|Mux3~0_combout\);

-- Location: LCCOMB_X23_Y14_N26
\Gen_paredes|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux3~2_combout\ = (\Gen_paredes|RANDH\(0) & (!\Pared|PUNTERO\(1) & ((!\Pared|PUNTERO\(2)) # (!\Gen_paredes|RANDH\(1))))) # (!\Gen_paredes|RANDH\(0) & (\Pared|PUNTERO\(1) & ((\Pared|PUNTERO\(2)) # (!\Gen_paredes|RANDH\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(0),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(1),
	datad => \Pared|PUNTERO\(2),
	combout => \Gen_paredes|Mux3~2_combout\);

-- Location: LCCOMB_X23_Y14_N16
\Gen_paredes|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux3~1_combout\ = (!\Gen_paredes|RANDH\(0) & (\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(1) & !\Pared|PUNTERO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(0),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(1),
	datad => \Pared|PUNTERO\(2),
	combout => \Gen_paredes|Mux3~1_combout\);

-- Location: LCCOMB_X23_Y14_N4
\Gen_paredes|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux3~3_combout\ = (\Pared|PUNTERO\(0) & ((\Pared|PUNTERO\(3)) # ((\Gen_paredes|Mux3~1_combout\)))) # (!\Pared|PUNTERO\(0) & (!\Pared|PUNTERO\(3) & (\Gen_paredes|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux3~2_combout\,
	datad => \Gen_paredes|Mux3~1_combout\,
	combout => \Gen_paredes|Mux3~3_combout\);

-- Location: LCCOMB_X22_Y14_N0
\Gen_paredes|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux3~5_combout\ = (\Pared|PUNTERO\(3) & ((\Gen_paredes|Mux3~3_combout\ & (\Gen_paredes|Mux3~4_combout\)) # (!\Gen_paredes|Mux3~3_combout\ & ((\Gen_paredes|Mux3~0_combout\))))) # (!\Pared|PUNTERO\(3) & (((\Gen_paredes|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux3~4_combout\,
	datab => \Gen_paredes|Mux3~0_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux3~3_combout\,
	combout => \Gen_paredes|Mux3~5_combout\);

-- Location: LCCOMB_X22_Y13_N14
\Gen_paredes|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux9~0_combout\ = (\Pared|PUNTERO\(0)) # ((\Pared|PUNTERO\(2) & ((\Pared|PUNTERO\(3)) # (!\Gen_paredes|RANDH\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(3),
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|RANDH\(2),
	combout => \Gen_paredes|Mux9~0_combout\);

-- Location: LCCOMB_X22_Y14_N22
\Gen_paredes|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux9~1_combout\ = (\Gen_paredes|Mux9~0_combout\) # ((\Pared|PUNTERO\(1)) # (\Gen_paredes|RANDH\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux9~0_combout\,
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(3),
	combout => \Gen_paredes|Mux9~1_combout\);

-- Location: LCCOMB_X21_Y14_N2
\Gen_paredes|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux26~0_combout\ = (\Pared|PUNTERO\(4) & (((\Pared|PUNTERO\(5)) # (!\Gen_paredes|Mux9~1_combout\)))) # (!\Pared|PUNTERO\(4) & (\Gen_paredes|Mux3~5_combout\ & (!\Pared|PUNTERO\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(4),
	datab => \Gen_paredes|Mux3~5_combout\,
	datac => \Pared|PUNTERO\(5),
	datad => \Gen_paredes|Mux9~1_combout\,
	combout => \Gen_paredes|Mux26~0_combout\);

-- Location: LCCOMB_X24_Y14_N0
\Gen_paredes|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux14~4_combout\ = (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(4) & (!\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux14~4_combout\);

-- Location: LCCOMB_X24_Y14_N4
\Gen_paredes|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux14~2_combout\ = (\Pared|PUNTERO\(1) & (!\Gen_paredes|RANDH\(4) & ((\Pared|PUNTERO\(2)) # (!\Gen_paredes|RANDH\(5))))) # (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(4) & ((!\Gen_paredes|RANDH\(5)) # (!\Pared|PUNTERO\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux14~2_combout\);

-- Location: LCCOMB_X24_Y14_N2
\Gen_paredes|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux14~1_combout\ = (\Pared|PUNTERO\(1) & (!\Gen_paredes|RANDH\(4) & (!\Pared|PUNTERO\(2) & \Gen_paredes|RANDH\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux14~1_combout\);

-- Location: LCCOMB_X24_Y14_N30
\Gen_paredes|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux14~3_combout\ = (\Pared|PUNTERO\(3) & (\Pared|PUNTERO\(0))) # (!\Pared|PUNTERO\(3) & ((\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux14~1_combout\))) # (!\Pared|PUNTERO\(0) & (\Gen_paredes|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Pared|PUNTERO\(0),
	datac => \Gen_paredes|Mux14~2_combout\,
	datad => \Gen_paredes|Mux14~1_combout\,
	combout => \Gen_paredes|Mux14~3_combout\);

-- Location: LCCOMB_X24_Y14_N24
\Gen_paredes|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux14~0_combout\ = (\Pared|PUNTERO\(2) & (!\Pared|PUNTERO\(1) & (\Gen_paredes|RANDH\(4) $ (\Gen_paredes|RANDH\(5))))) # (!\Pared|PUNTERO\(2) & (!\Gen_paredes|RANDH\(5) & (\Pared|PUNTERO\(1) $ (\Gen_paredes|RANDH\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux14~0_combout\);

-- Location: LCCOMB_X23_Y14_N28
\Gen_paredes|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux14~5_combout\ = (\Pared|PUNTERO\(3) & ((\Gen_paredes|Mux14~3_combout\ & (\Gen_paredes|Mux14~4_combout\)) # (!\Gen_paredes|Mux14~3_combout\ & ((\Gen_paredes|Mux14~0_combout\))))) # (!\Pared|PUNTERO\(3) & (((\Gen_paredes|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux14~4_combout\,
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux14~3_combout\,
	datad => \Gen_paredes|Mux14~0_combout\,
	combout => \Gen_paredes|Mux14~5_combout\);

-- Location: LCCOMB_X22_Y14_N18
\Gen_paredes|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux26~1_combout\ = (\Pared|PUNTERO\(5) & ((\Gen_paredes|Mux26~0_combout\ & (\Gen_paredes|Mux20~5_combout\)) # (!\Gen_paredes|Mux26~0_combout\ & ((\Gen_paredes|Mux14~5_combout\))))) # (!\Pared|PUNTERO\(5) & (((\Gen_paredes|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datab => \Gen_paredes|Mux20~5_combout\,
	datac => \Gen_paredes|Mux26~0_combout\,
	datad => \Gen_paredes|Mux14~5_combout\,
	combout => \Gen_paredes|Mux26~1_combout\);

-- Location: LCCOMB_X21_Y14_N4
\Pared|PAREDES_A~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A~130_combout\ = (\Juego_Fsm1|Rst~q\ & \Gen_paredes|Mux26~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Gen_paredes|Mux26~1_combout\,
	combout => \Pared|PAREDES_A~130_combout\);

-- Location: FF_X21_Y6_N3
\Pared|PAREDES_A[98][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[98][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[98][2]~q\);

-- Location: FF_X25_Y7_N9
\Pared|PAREDES_A[106][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[106][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[106][2]~q\);

-- Location: LCCOMB_X21_Y6_N2
\Pared|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~2_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[106][2]~q\))) # (!\Pared|COFFSET[8]~6_combout\ & 
-- (\Pared|PAREDES_A[98][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[98][2]~q\,
	datad => \Pared|PAREDES_A[106][2]~q\,
	combout => \Pared|Mux24~2_combout\);

-- Location: FF_X21_Y7_N25
\Pared|PAREDES_A[110][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[110][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[110][2]~q\);

-- Location: FF_X21_Y6_N17
\Pared|PAREDES_A[102][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[102][2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[102][2]~q\);

-- Location: LCCOMB_X21_Y7_N24
\Pared|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~3_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~2_combout\ & (\Pared|PAREDES_A[110][2]~q\)) # (!\Pared|Mux24~2_combout\ & ((\Pared|PAREDES_A[102][2]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux24~2_combout\,
	datac => \Pared|PAREDES_A[110][2]~q\,
	datad => \Pared|PAREDES_A[102][2]~q\,
	combout => \Pared|Mux24~3_combout\);

-- Location: FF_X22_Y6_N1
\Pared|PAREDES_A[70][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[70][1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[70][2]~q\);

-- Location: FF_X21_Y7_N19
\Pared|PAREDES_A[78][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[78][3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[78][2]~q\);

-- Location: FF_X22_Y6_N3
\Pared|PAREDES_A[66][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[66][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[66][2]~q\);

-- Location: FF_X24_Y8_N3
\Pared|PAREDES_A[74][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[74][1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[74][2]~q\);

-- Location: LCCOMB_X22_Y6_N2
\Pared|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~4_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[74][2]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[66][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[66][2]~q\,
	datad => \Pared|PAREDES_A[74][2]~q\,
	combout => \Pared|Mux24~4_combout\);

-- Location: LCCOMB_X21_Y7_N18
\Pared|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~5_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~4_combout\ & ((\Pared|PAREDES_A[78][2]~q\))) # (!\Pared|Mux24~4_combout\ & (\Pared|PAREDES_A[70][2]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[70][2]~q\,
	datac => \Pared|PAREDES_A[78][2]~q\,
	datad => \Pared|Mux24~4_combout\,
	combout => \Pared|Mux24~5_combout\);

-- Location: LCCOMB_X21_Y7_N30
\Pared|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~6_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux24~3_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|Mux24~3_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux24~5_combout\,
	combout => \Pared|Mux24~6_combout\);

-- Location: FF_X28_Y9_N21
\Pared|PAREDES_A[126][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[126][3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[126][2]~q\);

-- Location: FF_X18_Y9_N31
\Pared|PAREDES_A[114][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[114][4]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[114][2]~q\);

-- Location: FF_X18_Y6_N21
\Pared|PAREDES_A[118][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[118][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[118][2]~q\);

-- Location: LCCOMB_X18_Y9_N30
\Pared|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~7_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[118][2]~q\))) # (!\Pared|COFFSET[7]~4_combout\ & 
-- (\Pared|PAREDES_A[114][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[114][2]~q\,
	datad => \Pared|PAREDES_A[118][2]~q\,
	combout => \Pared|Mux24~7_combout\);

-- Location: FF_X22_Y8_N9
\Pared|PAREDES_A[122][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[122][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[122][2]~q\);

-- Location: LCCOMB_X22_Y8_N8
\Pared|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~8_combout\ = (\Pared|Mux24~7_combout\ & ((\Pared|PAREDES_A[126][2]~q\) # ((!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux24~7_combout\ & (((\Pared|PAREDES_A[122][2]~q\ & \Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[126][2]~q\,
	datab => \Pared|Mux24~7_combout\,
	datac => \Pared|PAREDES_A[122][2]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux24~8_combout\);

-- Location: FF_X26_Y10_N21
\Pared|PAREDES_A[94][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[94][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[94][2]~q\);

-- Location: FF_X25_Y7_N27
\Pared|PAREDES_A[90][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[90][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[90][2]~q\);

-- Location: FF_X21_Y11_N11
\Pared|PAREDES_A[82][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[82][5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[82][2]~q\);

-- Location: FF_X21_Y11_N17
\Pared|PAREDES_A[86][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[86][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[86][2]~q\);

-- Location: LCCOMB_X21_Y11_N10
\Pared|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~0_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[86][2]~q\))) # (!\Pared|COFFSET[7]~4_combout\ & 
-- (\Pared|PAREDES_A[82][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[82][2]~q\,
	datad => \Pared|PAREDES_A[86][2]~q\,
	combout => \Pared|Mux24~0_combout\);

-- Location: LCCOMB_X25_Y7_N26
\Pared|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~1_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux24~0_combout\ & (\Pared|PAREDES_A[94][2]~q\)) # (!\Pared|Mux24~0_combout\ & ((\Pared|PAREDES_A[90][2]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[94][2]~q\,
	datac => \Pared|PAREDES_A[90][2]~q\,
	datad => \Pared|Mux24~0_combout\,
	combout => \Pared|Mux24~1_combout\);

-- Location: LCCOMB_X21_Y7_N16
\Pared|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~9_combout\ = (\Pared|Mux24~6_combout\ & ((\Pared|Mux24~8_combout\) # ((!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux24~6_combout\ & (((\Pared|COFFSET[9]~8_combout\ & \Pared|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~6_combout\,
	datab => \Pared|Mux24~8_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|Mux24~1_combout\,
	combout => \Pared|Mux24~9_combout\);

-- Location: FF_X26_Y8_N19
\Pared|PAREDES_A[124][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[124][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[124][2]~q\);

-- Location: FF_X26_Y7_N1
\Pared|PAREDES_A[108][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[108][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[108][2]~q\);

-- Location: FF_X26_Y9_N5
\Pared|PAREDES_A[76][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[76][5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[76][2]~q\);

-- Location: FF_X26_Y8_N25
\Pared|PAREDES_A[92][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[92][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[92][2]~q\);

-- Location: LCCOMB_X26_Y8_N24
\Pared|Mux24~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~27_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[92][2]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[76][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[76][2]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[92][2]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux24~27_combout\);

-- Location: LCCOMB_X26_Y7_N0
\Pared|Mux24~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~28_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux24~27_combout\ & (\Pared|PAREDES_A[124][2]~q\)) # (!\Pared|Mux24~27_combout\ & ((\Pared|PAREDES_A[108][2]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux24~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[124][2]~q\,
	datac => \Pared|PAREDES_A[108][2]~q\,
	datad => \Pared|Mux24~27_combout\,
	combout => \Pared|Mux24~28_combout\);

-- Location: FF_X18_Y10_N25
\Pared|PAREDES_A[116][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[116][4]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[116][2]~q\);

-- Location: FF_X21_Y9_N1
\Pared|PAREDES_A[68][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[68][5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[68][2]~q\);

-- Location: FF_X18_Y10_N23
\Pared|PAREDES_A[84][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[84][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[84][2]~q\);

-- Location: LCCOMB_X18_Y10_N22
\Pared|Mux24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~20_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[84][2]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[68][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[68][2]~q\,
	datac => \Pared|PAREDES_A[84][2]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux24~20_combout\);

-- Location: FF_X19_Y9_N23
\Pared|PAREDES_A[100][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[100][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[100][2]~q\);

-- Location: LCCOMB_X18_Y10_N0
\Pared|Mux24~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~21_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux24~20_combout\ & (\Pared|PAREDES_A[116][2]~q\)) # (!\Pared|Mux24~20_combout\ & ((\Pared|PAREDES_A[100][2]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux24~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[116][2]~q\,
	datac => \Pared|Mux24~20_combout\,
	datad => \Pared|PAREDES_A[100][2]~q\,
	combout => \Pared|Mux24~21_combout\);

-- Location: FF_X22_Y7_N27
\Pared|PAREDES_A[120][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[120][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[120][2]~q\);

-- Location: FF_X24_Y8_N5
\Pared|PAREDES_A[72][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[72][1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[72][2]~q\);

-- Location: FF_X16_Y12_N9
\Pared|PAREDES_A[104][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[104][2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[104][2]~q\);

-- Location: LCCOMB_X16_Y12_N8
\Pared|Mux24~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~22_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[104][2]~q\))) # (!\Pared|COFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[72][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[72][2]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[104][2]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux24~22_combout\);

-- Location: FF_X19_Y7_N3
\Pared|PAREDES_A[88][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[88][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[88][2]~q\);

-- Location: LCCOMB_X14_Y7_N30
\Pared|Mux24~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~23_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux24~22_combout\ & (\Pared|PAREDES_A[120][2]~q\)) # (!\Pared|Mux24~22_combout\ & ((\Pared|PAREDES_A[88][2]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[120][2]~q\,
	datac => \Pared|Mux24~22_combout\,
	datad => \Pared|PAREDES_A[88][2]~q\,
	combout => \Pared|Mux24~23_combout\);

-- Location: FF_X17_Y9_N29
\Pared|PAREDES_A[80][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[80][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[80][2]~q\);

-- Location: FF_X18_Y9_N9
\Pared|PAREDES_A[112][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[112][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[112][2]~q\);

-- Location: FF_X21_Y9_N27
\Pared|PAREDES_A[64][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[64][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[64][2]~q\);

-- Location: FF_X19_Y9_N25
\Pared|PAREDES_A[96][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[96][1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[96][2]~q\);

-- Location: LCCOMB_X19_Y9_N24
\Pared|Mux24~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~24_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[96][2]~q\) # (\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[64][2]~q\ & ((!\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[64][2]~q\,
	datac => \Pared|PAREDES_A[96][2]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux24~24_combout\);

-- Location: LCCOMB_X18_Y9_N6
\Pared|Mux24~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~25_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux24~24_combout\ & ((\Pared|PAREDES_A[112][2]~q\))) # (!\Pared|Mux24~24_combout\ & (\Pared|PAREDES_A[80][2]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[80][2]~q\,
	datab => \Pared|PAREDES_A[112][2]~q\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|Mux24~24_combout\,
	combout => \Pared|Mux24~25_combout\);

-- Location: LCCOMB_X19_Y9_N28
\Pared|Mux24~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~26_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux24~23_combout\) # ((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux24~25_combout\ & !\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux24~23_combout\,
	datac => \Pared|Mux24~25_combout\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux24~26_combout\);

-- Location: LCCOMB_X19_Y9_N6
\Pared|Mux24~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~29_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~26_combout\ & (\Pared|Mux24~28_combout\)) # (!\Pared|Mux24~26_combout\ & ((\Pared|Mux24~21_combout\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux24~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~28_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux24~21_combout\,
	datad => \Pared|Mux24~26_combout\,
	combout => \Pared|Mux24~29_combout\);

-- Location: FF_X23_Y11_N3
\Pared|PAREDES_A[121][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[121][4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[121][2]~q\);

-- Location: FF_X23_Y11_N17
\Pared|PAREDES_A[89][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[89][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[89][2]~q\);

-- Location: FF_X24_Y11_N11
\Pared|PAREDES_A[73][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[73][1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[73][2]~q\);

-- Location: FF_X24_Y11_N17
\Pared|PAREDES_A[105][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[105][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[105][2]~q\);

-- Location: LCCOMB_X24_Y11_N10
\Pared|Mux24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~10_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[105][2]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[73][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[73][2]~q\,
	datad => \Pared|PAREDES_A[105][2]~q\,
	combout => \Pared|Mux24~10_combout\);

-- Location: LCCOMB_X23_Y11_N16
\Pared|Mux24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~11_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux24~10_combout\ & (\Pared|PAREDES_A[121][2]~q\)) # (!\Pared|Mux24~10_combout\ & ((\Pared|PAREDES_A[89][2]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[121][2]~q\,
	datac => \Pared|PAREDES_A[89][2]~q\,
	datad => \Pared|Mux24~10_combout\,
	combout => \Pared|Mux24~11_combout\);

-- Location: FF_X29_Y8_N15
\Pared|PAREDES_A[93][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[93][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[93][2]~q\);

-- Location: FF_X29_Y8_N1
\Pared|PAREDES_A[77][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[77][1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[77][2]~q\);

-- Location: LCCOMB_X29_Y8_N14
\Pared|Mux24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~17_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[93][2]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[77][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[93][2]~q\,
	datad => \Pared|PAREDES_A[77][2]~q\,
	combout => \Pared|Mux24~17_combout\);

-- Location: FF_X30_Y8_N9
\Pared|PAREDES_A[125][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[125][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[125][2]~q\);

-- Location: FF_X30_Y8_N15
\Pared|PAREDES_A[109][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[109][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[109][2]~q\);

-- Location: LCCOMB_X30_Y8_N14
\Pared|Mux24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~18_combout\ = (\Pared|Mux24~17_combout\ & ((\Pared|PAREDES_A[125][2]~q\) # ((!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux24~17_combout\ & (((\Pared|PAREDES_A[109][2]~q\ & \Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~17_combout\,
	datab => \Pared|PAREDES_A[125][2]~q\,
	datac => \Pared|PAREDES_A[109][2]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux24~18_combout\);

-- Location: FF_X22_Y9_N17
\Pared|PAREDES_A[81][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[81][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[81][2]~q\);

-- Location: FF_X22_Y9_N19
\Pared|PAREDES_A[113][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[113][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[113][2]~q\);

-- Location: FF_X23_Y9_N19
\Pared|PAREDES_A[65][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[65][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[65][2]~q\);

-- Location: FF_X23_Y9_N17
\Pared|PAREDES_A[97][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[97][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[97][2]~q\);

-- Location: LCCOMB_X23_Y9_N18
\Pared|Mux24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~14_combout\ = (\Pared|COFFSET[9]~8_combout\ & (\Pared|COFFSET[10]~10_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[97][2]~q\))) # (!\Pared|COFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[65][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[65][2]~q\,
	datad => \Pared|PAREDES_A[97][2]~q\,
	combout => \Pared|Mux24~14_combout\);

-- Location: LCCOMB_X22_Y9_N18
\Pared|Mux24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~15_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux24~14_combout\ & ((\Pared|PAREDES_A[113][2]~q\))) # (!\Pared|Mux24~14_combout\ & (\Pared|PAREDES_A[81][2]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[81][2]~q\,
	datac => \Pared|PAREDES_A[113][2]~q\,
	datad => \Pared|Mux24~14_combout\,
	combout => \Pared|Mux24~15_combout\);

-- Location: FF_X19_Y10_N31
\Pared|PAREDES_A[101][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[101][3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[101][2]~q\);

-- Location: FF_X19_Y10_N9
\Pared|PAREDES_A[117][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[117][5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[117][2]~q\);

-- Location: FF_X21_Y10_N25
\Pared|PAREDES_A[69][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[69][5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[69][2]~q\);

-- Location: FF_X23_Y10_N19
\Pared|PAREDES_A[85][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[85][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[85][2]~q\);

-- Location: LCCOMB_X21_Y10_N24
\Pared|Mux24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~12_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[85][2]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[69][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[69][2]~q\,
	datad => \Pared|PAREDES_A[85][2]~q\,
	combout => \Pared|Mux24~12_combout\);

-- Location: LCCOMB_X19_Y10_N8
\Pared|Mux24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~13_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux24~12_combout\ & ((\Pared|PAREDES_A[117][2]~q\))) # (!\Pared|Mux24~12_combout\ & (\Pared|PAREDES_A[101][2]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[101][2]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[117][2]~q\,
	datad => \Pared|Mux24~12_combout\,
	combout => \Pared|Mux24~13_combout\);

-- Location: LCCOMB_X19_Y9_N16
\Pared|Mux24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~16_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~13_combout\))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux24~15_combout\,
	datad => \Pared|Mux24~13_combout\,
	combout => \Pared|Mux24~16_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Pared|Mux24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~19_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux24~16_combout\ & ((\Pared|Mux24~18_combout\))) # (!\Pared|Mux24~16_combout\ & (\Pared|Mux24~11_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux24~11_combout\,
	datac => \Pared|Mux24~18_combout\,
	datad => \Pared|Mux24~16_combout\,
	combout => \Pared|Mux24~19_combout\);

-- Location: LCCOMB_X19_Y9_N8
\Pared|Mux24~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~30_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux24~19_combout\) # (\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux24~29_combout\ & ((!\Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~29_combout\,
	datab => \Pared|Mux24~19_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux24~30_combout\);

-- Location: FF_X23_Y6_N15
\Pared|PAREDES_A[111][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[111][1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[111][2]~q\);

-- Location: FF_X25_Y6_N9
\Pared|PAREDES_A[79][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[79][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[79][2]~q\);

-- Location: LCCOMB_X23_Y6_N14
\Pared|Mux24~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~38_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[111][2]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[79][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[111][2]~q\,
	datad => \Pared|PAREDES_A[79][2]~q\,
	combout => \Pared|Mux24~38_combout\);

-- Location: FF_X26_Y6_N23
\Pared|PAREDES_A[95][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[95][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[95][2]~q\);

-- Location: FF_X26_Y6_N25
\Pared|PAREDES_A[127][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[127][2]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[127][2]~q\);

-- Location: LCCOMB_X26_Y6_N22
\Pared|Mux24~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~39_combout\ = (\Pared|Mux24~38_combout\ & (((\Pared|PAREDES_A[127][2]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux24~38_combout\ & (\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[95][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~38_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[95][2]~q\,
	datad => \Pared|PAREDES_A[127][2]~q\,
	combout => \Pared|Mux24~39_combout\);

-- Location: FF_X22_Y10_N27
\Pared|PAREDES_A[119][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[119][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[119][2]~q\);

-- Location: FF_X22_Y10_N17
\Pared|PAREDES_A[87][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[87][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[87][2]~q\);

-- Location: FF_X23_Y6_N21
\Pared|PAREDES_A[103][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[103][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[103][2]~q\);

-- Location: FF_X21_Y10_N27
\Pared|PAREDES_A[71][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[71][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[71][2]~q\);

-- Location: LCCOMB_X21_Y10_N2
\Pared|Mux24~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~31_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[103][2]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[71][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[103][2]~q\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[71][2]~q\,
	combout => \Pared|Mux24~31_combout\);

-- Location: LCCOMB_X22_Y10_N16
\Pared|Mux24~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~32_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux24~31_combout\ & (\Pared|PAREDES_A[119][2]~q\)) # (!\Pared|Mux24~31_combout\ & ((\Pared|PAREDES_A[87][2]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux24~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[119][2]~q\,
	datac => \Pared|PAREDES_A[87][2]~q\,
	datad => \Pared|Mux24~31_combout\,
	combout => \Pared|Mux24~32_combout\);

-- Location: FF_X23_Y7_N17
\Pared|PAREDES_A[123][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[123][2]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[123][2]~q\);

-- Location: FF_X23_Y7_N31
\Pared|PAREDES_A[107][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[107][2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[107][2]~q\);

-- Location: FF_X23_Y8_N11
\Pared|PAREDES_A[75][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[75][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[75][2]~q\);

-- Location: FF_X23_Y8_N1
\Pared|PAREDES_A[91][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[91][4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[91][2]~q\);

-- Location: LCCOMB_X23_Y8_N18
\Pared|Mux24~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~33_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[91][2]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[75][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[75][2]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[91][2]~q\,
	combout => \Pared|Mux24~33_combout\);

-- Location: LCCOMB_X24_Y7_N12
\Pared|Mux24~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~34_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux24~33_combout\ & (\Pared|PAREDES_A[123][2]~q\)) # (!\Pared|Mux24~33_combout\ & ((\Pared|PAREDES_A[107][2]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux24~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[123][2]~q\,
	datab => \Pared|PAREDES_A[107][2]~q\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux24~33_combout\,
	combout => \Pared|Mux24~34_combout\);

-- Location: FF_X19_Y8_N7
\Pared|PAREDES_A[99][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[99][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[99][2]~q\);

-- Location: FF_X21_Y8_N25
\Pared|PAREDES_A[83][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[83][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[83][2]~q\);

-- Location: FF_X21_Y8_N19
\Pared|PAREDES_A[67][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[67][2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[67][2]~q\);

-- Location: LCCOMB_X21_Y8_N16
\Pared|Mux24~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~35_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[83][2]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[67][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[83][2]~q\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[67][2]~q\,
	combout => \Pared|Mux24~35_combout\);

-- Location: FF_X19_Y8_N25
\Pared|PAREDES_A[115][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[115][5]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[115][2]~q\);

-- Location: LCCOMB_X19_Y8_N12
\Pared|Mux24~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~36_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux24~35_combout\ & ((\Pared|PAREDES_A[115][2]~q\))) # (!\Pared|Mux24~35_combout\ & (\Pared|PAREDES_A[99][2]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux24~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[99][2]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux24~35_combout\,
	datad => \Pared|PAREDES_A[115][2]~q\,
	combout => \Pared|Mux24~36_combout\);

-- Location: LCCOMB_X19_Y9_N10
\Pared|Mux24~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~37_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|Mux24~34_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux24~34_combout\,
	datad => \Pared|Mux24~36_combout\,
	combout => \Pared|Mux24~37_combout\);

-- Location: LCCOMB_X19_Y9_N20
\Pared|Mux24~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~40_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~37_combout\ & (\Pared|Mux24~39_combout\)) # (!\Pared|Mux24~37_combout\ & ((\Pared|Mux24~32_combout\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux24~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~39_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux24~32_combout\,
	datad => \Pared|Mux24~37_combout\,
	combout => \Pared|Mux24~40_combout\);

-- Location: LCCOMB_X19_Y9_N30
\Pared|Mux24~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~41_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux24~30_combout\ & ((\Pared|Mux24~40_combout\))) # (!\Pared|Mux24~30_combout\ & (\Pared|Mux24~9_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux24~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~9_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|Mux24~30_combout\,
	datad => \Pared|Mux24~40_combout\,
	combout => \Pared|Mux24~41_combout\);

-- Location: FF_X14_Y8_N15
\Pared|PAREDES_A[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[27][5]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[27][2]~q\);

-- Location: FF_X14_Y8_N1
\Pared|PAREDES_A[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[19][1]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[19][2]~q\);

-- Location: LCCOMB_X14_Y8_N0
\Pared|Mux24~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~59_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[27][2]~q\) # ((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|PAREDES_A[19][2]~q\ & !\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[27][2]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[19][2]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux24~59_combout\);

-- Location: FF_X18_Y17_N15
\Pared|PAREDES_A[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[23][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[23][2]~q\);

-- Location: FF_X18_Y17_N9
\Pared|PAREDES_A[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[31][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[31][2]~q\);

-- Location: LCCOMB_X18_Y17_N8
\Pared|Mux24~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~60_combout\ = (\Pared|Mux24~59_combout\ & (((\Pared|PAREDES_A[31][2]~q\) # (!\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|Mux24~59_combout\ & (\Pared|PAREDES_A[23][2]~q\ & ((\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~59_combout\,
	datab => \Pared|PAREDES_A[23][2]~q\,
	datac => \Pared|PAREDES_A[31][2]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux24~60_combout\);

-- Location: FF_X14_Y11_N31
\Pared|PAREDES_A[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[30][5]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[30][2]~q\);

-- Location: FF_X14_Y11_N29
\Pared|PAREDES_A[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[26][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[26][2]~q\);

-- Location: FF_X13_Y11_N17
\Pared|PAREDES_A[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[22][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[22][2]~q\);

-- Location: FF_X13_Y11_N27
\Pared|PAREDES_A[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[18][3]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[18][2]~q\);

-- Location: LCCOMB_X13_Y11_N26
\Pared|Mux24~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~52_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[22][2]~q\) # ((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[18][2]~q\ & !\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[22][2]~q\,
	datac => \Pared|PAREDES_A[18][2]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux24~52_combout\);

-- Location: LCCOMB_X14_Y11_N28
\Pared|Mux24~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~53_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux24~52_combout\ & (\Pared|PAREDES_A[30][2]~q\)) # (!\Pared|Mux24~52_combout\ & ((\Pared|PAREDES_A[26][2]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux24~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[30][2]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[26][2]~q\,
	datad => \Pared|Mux24~52_combout\,
	combout => \Pared|Mux24~53_combout\);

-- Location: FF_X11_Y15_N23
\Pared|PAREDES_A[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[17][5]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[17][2]~q\);

-- Location: FF_X11_Y15_N21
\Pared|PAREDES_A[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[25][4]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[25][2]~q\);

-- Location: LCCOMB_X11_Y15_N22
\Pared|Mux24~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~54_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[25][2]~q\))) # (!\Pared|COFFSET[8]~6_combout\ & 
-- (\Pared|PAREDES_A[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[17][2]~q\,
	datad => \Pared|PAREDES_A[25][2]~q\,
	combout => \Pared|Mux24~54_combout\);

-- Location: FF_X13_Y15_N13
\Pared|PAREDES_A[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[29][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[29][2]~q\);

-- Location: FF_X13_Y15_N19
\Pared|PAREDES_A[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[21][2]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[21][2]~q\);

-- Location: LCCOMB_X13_Y15_N12
\Pared|Mux24~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~55_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~54_combout\ & (\Pared|PAREDES_A[29][2]~q\)) # (!\Pared|Mux24~54_combout\ & ((\Pared|PAREDES_A[21][2]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux24~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux24~54_combout\,
	datac => \Pared|PAREDES_A[29][2]~q\,
	datad => \Pared|PAREDES_A[21][2]~q\,
	combout => \Pared|Mux24~55_combout\);

-- Location: FF_X11_Y17_N27
\Pared|PAREDES_A[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[20][2]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[20][2]~q\);

-- Location: FF_X11_Y17_N23
\Pared|PAREDES_A[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[16][5]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[16][2]~q\);

-- Location: LCCOMB_X11_Y17_N22
\Pared|Mux24~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~56_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[20][2]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[20][2]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[16][2]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux24~56_combout\);

-- Location: FF_X14_Y15_N17
\Pared|PAREDES_A[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[28][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[28][2]~q\);

-- Location: FF_X13_Y16_N21
\Pared|PAREDES_A[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[24][1]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[24][2]~q\);

-- Location: LCCOMB_X14_Y15_N16
\Pared|Mux24~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~57_combout\ = (\Pared|Mux24~56_combout\ & (((\Pared|PAREDES_A[28][2]~q\)) # (!\Pared|COFFSET[8]~6_combout\))) # (!\Pared|Mux24~56_combout\ & (\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[24][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~56_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[28][2]~q\,
	datad => \Pared|PAREDES_A[24][2]~q\,
	combout => \Pared|Mux24~57_combout\);

-- Location: LCCOMB_X14_Y11_N18
\Pared|Mux24~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~58_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux24~55_combout\) # ((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((!\Pared|COFFSET[6]~2_combout\ & \Pared|Mux24~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~55_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux24~57_combout\,
	combout => \Pared|Mux24~58_combout\);

-- Location: LCCOMB_X14_Y11_N12
\Pared|Mux24~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~61_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux24~58_combout\ & (\Pared|Mux24~60_combout\)) # (!\Pared|Mux24~58_combout\ & ((\Pared|Mux24~53_combout\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux24~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~60_combout\,
	datab => \Pared|Mux24~53_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux24~58_combout\,
	combout => \Pared|Mux24~61_combout\);

-- Location: FF_X13_Y17_N29
\Pared|PAREDES_A[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[7][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[7][2]~q\);

-- Location: FF_X17_Y17_N11
\Pared|PAREDES_A[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[15][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[15][2]~q\);

-- Location: FF_X18_Y15_N1
\Pared|PAREDES_A[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[3][4]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[3][2]~q\);

-- Location: FF_X18_Y12_N23
\Pared|PAREDES_A[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[11][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[11][2]~q\);

-- Location: LCCOMB_X18_Y15_N0
\Pared|Mux24~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~69_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[11][2]~q\))) # (!\Pared|COFFSET[8]~6_combout\ & 
-- (\Pared|PAREDES_A[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[3][2]~q\,
	datad => \Pared|PAREDES_A[11][2]~q\,
	combout => \Pared|Mux24~69_combout\);

-- Location: LCCOMB_X17_Y17_N10
\Pared|Mux24~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~70_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~69_combout\ & ((\Pared|PAREDES_A[15][2]~q\))) # (!\Pared|Mux24~69_combout\ & (\Pared|PAREDES_A[7][2]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux24~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[7][2]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[15][2]~q\,
	datad => \Pared|Mux24~69_combout\,
	combout => \Pared|Mux24~70_combout\);

-- Location: FF_X12_Y15_N5
\Pared|PAREDES_A[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[10][1]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[10][2]~q\);

-- Location: FF_X12_Y16_N27
\Pared|PAREDES_A[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[2][3]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[2][2]~q\);

-- Location: FF_X12_Y16_N25
\Pared|PAREDES_A[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[6][3]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[6][2]~q\);

-- Location: LCCOMB_X12_Y16_N26
\Pared|Mux24~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~64_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[6][2]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[2][2]~q\,
	datad => \Pared|PAREDES_A[6][2]~q\,
	combout => \Pared|Mux24~64_combout\);

-- Location: FF_X12_Y15_N7
\Pared|PAREDES_A[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[14][3]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[14][2]~q\);

-- Location: LCCOMB_X12_Y15_N6
\Pared|Mux24~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~65_combout\ = (\Pared|Mux24~64_combout\ & (((\Pared|PAREDES_A[14][2]~q\) # (!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux24~64_combout\ & (\Pared|PAREDES_A[10][2]~q\ & ((\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[10][2]~q\,
	datab => \Pared|Mux24~64_combout\,
	datac => \Pared|PAREDES_A[14][2]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux24~65_combout\);

-- Location: FF_X12_Y17_N17
\Pared|PAREDES_A[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[8][2]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[8][2]~q\);

-- Location: FF_X12_Y17_N19
\Pared|PAREDES_A[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[12][3]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[12][2]~q\);

-- Location: FF_X13_Y18_N31
\Pared|PAREDES_A[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[4][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[4][2]~q\);

-- Location: FF_X13_Y18_N9
\Pared|PAREDES_A[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[0][2]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[0][2]~q\);

-- Location: LCCOMB_X13_Y18_N8
\Pared|Mux24~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~66_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[4][2]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[4][2]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[0][2]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux24~66_combout\);

-- Location: LCCOMB_X12_Y17_N18
\Pared|Mux24~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~67_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux24~66_combout\ & ((\Pared|PAREDES_A[12][2]~q\))) # (!\Pared|Mux24~66_combout\ & (\Pared|PAREDES_A[8][2]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux24~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[8][2]~q\,
	datac => \Pared|PAREDES_A[12][2]~q\,
	datad => \Pared|Mux24~66_combout\,
	combout => \Pared|Mux24~67_combout\);

-- Location: LCCOMB_X12_Y15_N28
\Pared|Mux24~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~68_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux24~65_combout\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((!\Pared|COFFSET[5]~0_combout\ & \Pared|Mux24~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~65_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux24~67_combout\,
	combout => \Pared|Mux24~68_combout\);

-- Location: FF_X11_Y10_N25
\Pared|PAREDES_A[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[1][2]~q\);

-- Location: FF_X14_Y7_N29
\Pared|PAREDES_A[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[9][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[9][2]~q\);

-- Location: LCCOMB_X11_Y10_N24
\Pared|Mux24~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~62_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[9][2]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[1][2]~q\,
	datad => \Pared|PAREDES_A[9][2]~q\,
	combout => \Pared|Mux24~62_combout\);

-- Location: FF_X12_Y13_N27
\Pared|PAREDES_A[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[13][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[13][2]~q\);

-- Location: FF_X12_Y14_N19
\Pared|PAREDES_A[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[5][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[5][2]~q\);

-- Location: LCCOMB_X12_Y13_N26
\Pared|Mux24~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~63_combout\ = (\Pared|Mux24~62_combout\ & (((\Pared|PAREDES_A[13][2]~q\)) # (!\Pared|COFFSET[7]~4_combout\))) # (!\Pared|Mux24~62_combout\ & (\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~62_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[13][2]~q\,
	datad => \Pared|PAREDES_A[5][2]~q\,
	combout => \Pared|Mux24~63_combout\);

-- Location: LCCOMB_X13_Y14_N24
\Pared|Mux24~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~71_combout\ = (\Pared|Mux24~68_combout\ & ((\Pared|Mux24~70_combout\) # ((!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux24~68_combout\ & (((\Pared|COFFSET[5]~0_combout\ & \Pared|Mux24~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~70_combout\,
	datab => \Pared|Mux24~68_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux24~63_combout\,
	combout => \Pared|Mux24~71_combout\);

-- Location: LCCOMB_X13_Y14_N26
\Pared|Mux24~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~72_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\) # ((\Pared|Mux24~61_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux24~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux24~61_combout\,
	datad => \Pared|Mux24~71_combout\,
	combout => \Pared|Mux24~72_combout\);

-- Location: FF_X17_Y14_N3
\Pared|PAREDES_A[62][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[62][5]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[62][2]~q\);

-- Location: FF_X18_Y18_N17
\Pared|PAREDES_A[60][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[60][4]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[60][2]~q\);

-- Location: LCCOMB_X18_Y18_N16
\Pared|Mux24~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~80_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[62][2]~q\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[60][2]~q\ & !\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[62][2]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[60][2]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux24~80_combout\);

-- Location: FF_X17_Y16_N17
\Pared|PAREDES_A[61][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[61][5]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[61][2]~q\);

-- Location: FF_X18_Y13_N3
\Pared|PAREDES_A[63][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[63][0]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[63][2]~q\);

-- Location: LCCOMB_X17_Y16_N16
\Pared|Mux24~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~81_combout\ = (\Pared|Mux24~80_combout\ & (((\Pared|PAREDES_A[63][2]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux24~80_combout\ & (\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[61][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~80_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[61][2]~q\,
	datad => \Pared|PAREDES_A[63][2]~q\,
	combout => \Pared|Mux24~81_combout\);

-- Location: FF_X18_Y12_N17
\Pared|PAREDES_A[59][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[59][2]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[59][2]~q\);

-- Location: FF_X17_Y14_N17
\Pared|PAREDES_A[58][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[58][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[58][2]~q\);

-- Location: FF_X16_Y16_N9
\Pared|PAREDES_A[56][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[56][4]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[56][2]~q\);

-- Location: FF_X19_Y12_N21
\Pared|PAREDES_A[57][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[57][5]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[57][2]~q\);

-- Location: LCCOMB_X19_Y12_N20
\Pared|Mux24~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~73_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|PAREDES_A[57][2]~q\) # (\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[56][2]~q\ & ((!\Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[56][2]~q\,
	datac => \Pared|PAREDES_A[57][2]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux24~73_combout\);

-- Location: LCCOMB_X17_Y14_N16
\Pared|Mux24~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~74_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux24~73_combout\ & (\Pared|PAREDES_A[59][2]~q\)) # (!\Pared|Mux24~73_combout\ & ((\Pared|PAREDES_A[58][2]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux24~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[59][2]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[58][2]~q\,
	datad => \Pared|Mux24~73_combout\,
	combout => \Pared|Mux24~74_combout\);

-- Location: FF_X16_Y9_N13
\Pared|PAREDES_A[53][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[53][3]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[53][2]~q\);

-- Location: FF_X16_Y13_N13
\Pared|PAREDES_A[55][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[55][3]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[55][2]~q\);

-- Location: FF_X16_Y13_N19
\Pared|PAREDES_A[52][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[52][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[52][2]~q\);

-- Location: FF_X16_Y11_N31
\Pared|PAREDES_A[54][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[54][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[54][2]~q\);

-- Location: LCCOMB_X16_Y13_N18
\Pared|Mux24~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~75_combout\ = (\Pared|COFFSET[5]~0_combout\ & (\Pared|COFFSET[6]~2_combout\)) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[54][2]~q\))) # (!\Pared|COFFSET[6]~2_combout\ & 
-- (\Pared|PAREDES_A[52][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[52][2]~q\,
	datad => \Pared|PAREDES_A[54][2]~q\,
	combout => \Pared|Mux24~75_combout\);

-- Location: LCCOMB_X16_Y13_N12
\Pared|Mux24~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~76_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux24~75_combout\ & ((\Pared|PAREDES_A[55][2]~q\))) # (!\Pared|Mux24~75_combout\ & (\Pared|PAREDES_A[53][2]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux24~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[53][2]~q\,
	datac => \Pared|PAREDES_A[55][2]~q\,
	datad => \Pared|Mux24~75_combout\,
	combout => \Pared|Mux24~76_combout\);

-- Location: FF_X17_Y11_N27
\Pared|PAREDES_A[48][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[48][5]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[48][2]~q\);

-- Location: FF_X16_Y9_N23
\Pared|PAREDES_A[49][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[49][1]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[49][2]~q\);

-- Location: LCCOMB_X17_Y11_N26
\Pared|Mux24~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~77_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[49][2]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[48][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[48][2]~q\,
	datad => \Pared|PAREDES_A[49][2]~q\,
	combout => \Pared|Mux24~77_combout\);

-- Location: FF_X17_Y12_N15
\Pared|PAREDES_A[51][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[51][4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[51][2]~q\);

-- Location: FF_X17_Y11_N17
\Pared|PAREDES_A[50][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[50][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[50][2]~q\);

-- Location: LCCOMB_X17_Y12_N14
\Pared|Mux24~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~78_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux24~77_combout\ & (\Pared|PAREDES_A[51][2]~q\)) # (!\Pared|Mux24~77_combout\ & ((\Pared|PAREDES_A[50][2]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux24~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux24~77_combout\,
	datac => \Pared|PAREDES_A[51][2]~q\,
	datad => \Pared|PAREDES_A[50][2]~q\,
	combout => \Pared|Mux24~78_combout\);

-- Location: LCCOMB_X16_Y10_N20
\Pared|Mux24~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~79_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux24~76_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|Mux24~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux24~76_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux24~78_combout\,
	combout => \Pared|Mux24~79_combout\);

-- Location: LCCOMB_X13_Y14_N4
\Pared|Mux24~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~82_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux24~79_combout\ & (\Pared|Mux24~81_combout\)) # (!\Pared|Mux24~79_combout\ & ((\Pared|Mux24~74_combout\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux24~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux24~81_combout\,
	datac => \Pared|Mux24~74_combout\,
	datad => \Pared|Mux24~79_combout\,
	combout => \Pared|Mux24~82_combout\);

-- Location: FF_X14_Y12_N15
\Pared|PAREDES_A[43][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[43][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[43][2]~q\);

-- Location: FF_X14_Y12_N1
\Pared|PAREDES_A[35][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[35][3]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[35][2]~q\);

-- Location: LCCOMB_X14_Y12_N0
\Pared|Mux24~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~49_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[43][2]~q\) # ((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|PAREDES_A[35][2]~q\ & !\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[43][2]~q\,
	datac => \Pared|PAREDES_A[35][2]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux24~49_combout\);

-- Location: FF_X13_Y17_N11
\Pared|PAREDES_A[39][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[39][3]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[39][2]~q\);

-- Location: FF_X17_Y17_N17
\Pared|PAREDES_A[47][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[47][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[47][2]~q\);

-- Location: LCCOMB_X13_Y17_N10
\Pared|Mux24~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~50_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux24~49_combout\ & ((\Pared|PAREDES_A[47][2]~q\))) # (!\Pared|Mux24~49_combout\ & (\Pared|PAREDES_A[39][2]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux24~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux24~49_combout\,
	datac => \Pared|PAREDES_A[39][2]~q\,
	datad => \Pared|PAREDES_A[47][2]~q\,
	combout => \Pared|Mux24~50_combout\);

-- Location: FF_X14_Y10_N31
\Pared|PAREDES_A[41][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[41][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[41][2]~q\);

-- Location: FF_X14_Y10_N9
\Pared|PAREDES_A[33][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[33][2]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[33][2]~q\);

-- Location: LCCOMB_X14_Y10_N30
\Pared|Mux24~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~42_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[41][2]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[33][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[41][2]~q\,
	datad => \Pared|PAREDES_A[33][2]~q\,
	combout => \Pared|Mux24~42_combout\);

-- Location: FF_X14_Y14_N17
\Pared|PAREDES_A[37][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[37][1]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[37][2]~q\);

-- Location: FF_X18_Y13_N9
\Pared|PAREDES_A[45][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[45][2]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[45][2]~q\);

-- Location: LCCOMB_X14_Y14_N16
\Pared|Mux24~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~43_combout\ = (\Pared|Mux24~42_combout\ & (((\Pared|PAREDES_A[45][2]~q\)) # (!\Pared|COFFSET[7]~4_combout\))) # (!\Pared|Mux24~42_combout\ & (\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[37][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~42_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[37][2]~q\,
	datad => \Pared|PAREDES_A[45][2]~q\,
	combout => \Pared|Mux24~43_combout\);

-- Location: FF_X14_Y13_N15
\Pared|PAREDES_A[38][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[38][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[38][2]~q\);

-- Location: FF_X13_Y13_N25
\Pared|PAREDES_A[34][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[34][3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[34][2]~q\);

-- Location: LCCOMB_X14_Y13_N14
\Pared|Mux24~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~44_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[38][2]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[34][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[38][2]~q\,
	datad => \Pared|PAREDES_A[34][2]~q\,
	combout => \Pared|Mux24~44_combout\);

-- Location: FF_X14_Y13_N25
\Pared|PAREDES_A[42][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[42][3]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[42][2]~q\);

-- Location: FF_X13_Y13_N11
\Pared|PAREDES_A[46][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[46][3]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[46][2]~q\);

-- Location: LCCOMB_X14_Y13_N24
\Pared|Mux24~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~45_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux24~44_combout\ & ((\Pared|PAREDES_A[46][2]~q\))) # (!\Pared|Mux24~44_combout\ & (\Pared|PAREDES_A[42][2]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux24~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux24~44_combout\,
	datac => \Pared|PAREDES_A[42][2]~q\,
	datad => \Pared|PAREDES_A[46][2]~q\,
	combout => \Pared|Mux24~45_combout\);

-- Location: FF_X14_Y16_N5
\Pared|PAREDES_A[32][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[32][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[32][2]~q\);

-- Location: FF_X14_Y14_N3
\Pared|PAREDES_A[36][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[36][2]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[36][2]~q\);

-- Location: LCCOMB_X14_Y14_N2
\Pared|Mux24~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~46_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[36][2]~q\))) # (!\Pared|COFFSET[7]~4_combout\ & 
-- (\Pared|PAREDES_A[32][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[32][2]~q\,
	datac => \Pared|PAREDES_A[36][2]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux24~46_combout\);

-- Location: LCCOMB_X13_Y10_N6
\Pared|PAREDES_A[40][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[40][2]~feeder_combout\ = \Pared|PAREDES_A~130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~130_combout\,
	combout => \Pared|PAREDES_A[40][2]~feeder_combout\);

-- Location: FF_X13_Y10_N7
\Pared|PAREDES_A[40][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[40][2]~feeder_combout\,
	ena => \Pared|PAREDES_A[40][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[40][2]~q\);

-- Location: FF_X19_Y14_N13
\Pared|PAREDES_A[44][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~130_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[44][5]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[44][2]~q\);

-- Location: LCCOMB_X19_Y14_N12
\Pared|Mux24~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~47_combout\ = (\Pared|Mux24~46_combout\ & (((\Pared|PAREDES_A[44][2]~q\) # (!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux24~46_combout\ & (\Pared|PAREDES_A[40][2]~q\ & ((\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~46_combout\,
	datab => \Pared|PAREDES_A[40][2]~q\,
	datac => \Pared|PAREDES_A[44][2]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux24~47_combout\);

-- Location: LCCOMB_X14_Y14_N28
\Pared|Mux24~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~48_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux24~45_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|Mux24~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|Mux24~45_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux24~47_combout\,
	combout => \Pared|Mux24~48_combout\);

-- Location: LCCOMB_X13_Y14_N30
\Pared|Mux24~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~51_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux24~48_combout\ & (\Pared|Mux24~50_combout\)) # (!\Pared|Mux24~48_combout\ & ((\Pared|Mux24~43_combout\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux24~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~50_combout\,
	datab => \Pared|Mux24~43_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux24~48_combout\,
	combout => \Pared|Mux24~51_combout\);

-- Location: LCCOMB_X13_Y14_N6
\Pared|Mux24~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~83_combout\ = (\Pared|Mux24~72_combout\ & ((\Pared|Mux24~82_combout\) # ((!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux24~72_combout\ & (((\Pared|Mux24~51_combout\ & \Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~72_combout\,
	datab => \Pared|Mux24~82_combout\,
	datac => \Pared|Mux24~51_combout\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux24~83_combout\);

-- Location: LCCOMB_X21_Y12_N18
\Pared|Mux24~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux24~84_combout\ = (\Pared|COFFSET[11]~12_combout\ & (\Pared|Mux24~41_combout\)) # (!\Pared|COFFSET[11]~12_combout\ & ((\Pared|Mux24~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux24~41_combout\,
	datac => \Pared|Mux24~83_combout\,
	datad => \Pared|COFFSET[11]~12_combout\,
	combout => \Pared|Mux24~84_combout\);

-- Location: LCCOMB_X21_Y12_N6
\Pared|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux27~3_combout\ = (\Pared|Mux27~2_combout\ & ((\Pared|Mux23~84_combout\) # ((!\Rect2Hex1|cuadrante\(1))))) # (!\Pared|Mux27~2_combout\ & (((\Pared|Mux24~84_combout\ & \Rect2Hex1|cuadrante\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux23~84_combout\,
	datab => \Pared|Mux27~2_combout\,
	datac => \Pared|Mux24~84_combout\,
	datad => \Rect2Hex1|cuadrante\(1),
	combout => \Pared|Mux27~3_combout\);

-- Location: LCCOMB_X24_Y14_N26
\Gen_paredes|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux11~0_combout\ = (\Gen_paredes|Mux15~3_combout\ & (((\Gen_paredes|Mux14~4_combout\) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|Mux15~3_combout\ & (!\Gen_paredes|Mux15~0_combout\ & (\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux15~3_combout\,
	datab => \Gen_paredes|Mux15~0_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux14~4_combout\,
	combout => \Gen_paredes|Mux11~0_combout\);

-- Location: LCCOMB_X23_Y14_N24
\Gen_paredes|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux0~0_combout\ = (\Gen_paredes|Mux4~3_combout\ & (((\Gen_paredes|Mux3~4_combout\)) # (!\Pared|PUNTERO\(3)))) # (!\Gen_paredes|Mux4~3_combout\ & (\Pared|PUNTERO\(3) & ((!\Gen_paredes|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux4~3_combout\,
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux3~4_combout\,
	datad => \Gen_paredes|Mux4~0_combout\,
	combout => \Gen_paredes|Mux0~0_combout\);

-- Location: LCCOMB_X22_Y14_N6
\Gen_paredes|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux23~0_combout\ = (\Pared|PUNTERO\(5) & ((\Pared|PUNTERO\(4)) # ((\Gen_paredes|Mux11~0_combout\)))) # (!\Pared|PUNTERO\(5) & (!\Pared|PUNTERO\(4) & ((\Gen_paredes|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datab => \Pared|PUNTERO\(4),
	datac => \Gen_paredes|Mux11~0_combout\,
	datad => \Gen_paredes|Mux0~0_combout\,
	combout => \Gen_paredes|Mux23~0_combout\);

-- Location: LCCOMB_X22_Y14_N8
\Gen_paredes|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux17~0_combout\ = (\Gen_paredes|Mux21~3_combout\ & (((\Gen_paredes|Mux20~4_combout\) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|Mux21~3_combout\ & (!\Gen_paredes|Mux21~0_combout\ & (\Pared|PUNTERO\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux21~0_combout\,
	datab => \Gen_paredes|Mux21~3_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux20~4_combout\,
	combout => \Gen_paredes|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y13_N30
\Gen_paredes|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux6~0_combout\ = (!\Pared|PUNTERO\(0) & ((\Pared|PUNTERO\(2) & ((!\Gen_paredes|RANDH\(2)) # (!\Pared|PUNTERO\(3)))) # (!\Pared|PUNTERO\(2) & ((\Gen_paredes|RANDH\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Pared|PUNTERO\(3),
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|RANDH\(2),
	combout => \Gen_paredes|Mux6~0_combout\);

-- Location: LCCOMB_X22_Y14_N20
\Gen_paredes|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux6~1_combout\ = (!\Gen_paredes|RANDH\(3) & (!\Pared|PUNTERO\(1) & \Gen_paredes|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(3),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|Mux6~0_combout\,
	combout => \Gen_paredes|Mux6~1_combout\);

-- Location: LCCOMB_X22_Y14_N26
\Gen_paredes|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux23~1_combout\ = (\Gen_paredes|Mux23~0_combout\ & (((\Gen_paredes|Mux17~0_combout\)) # (!\Pared|PUNTERO\(4)))) # (!\Gen_paredes|Mux23~0_combout\ & (\Pared|PUNTERO\(4) & ((\Gen_paredes|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux23~0_combout\,
	datab => \Pared|PUNTERO\(4),
	datac => \Gen_paredes|Mux17~0_combout\,
	datad => \Gen_paredes|Mux6~1_combout\,
	combout => \Gen_paredes|Mux23~1_combout\);

-- Location: LCCOMB_X18_Y15_N18
\Pared|PAREDES_A~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A~132_combout\ = (\Gen_paredes|Mux23~1_combout\ & \Juego_Fsm1|Rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux23~1_combout\,
	datac => \Juego_Fsm1|Rst~q\,
	combout => \Pared|PAREDES_A~132_combout\);

-- Location: FF_X26_Y7_N9
\Pared|PAREDES_A[110][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[110][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[110][5]~q\);

-- Location: FF_X26_Y10_N7
\Pared|PAREDES_A[78][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[78][3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[78][5]~q\);

-- Location: LCCOMB_X26_Y7_N8
\Pared|Mux21~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~49_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[110][5]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[78][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[110][5]~q\,
	datad => \Pared|PAREDES_A[78][5]~q\,
	combout => \Pared|Mux21~49_combout\);

-- Location: FF_X28_Y9_N23
\Pared|PAREDES_A[126][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[126][3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[126][5]~q\);

-- Location: FF_X26_Y10_N29
\Pared|PAREDES_A[94][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[94][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[94][5]~q\);

-- Location: LCCOMB_X28_Y9_N22
\Pared|Mux21~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~50_combout\ = (\Pared|Mux21~49_combout\ & (((\Pared|PAREDES_A[126][5]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux21~49_combout\ & (\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[94][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~49_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[126][5]~q\,
	datad => \Pared|PAREDES_A[94][5]~q\,
	combout => \Pared|Mux21~50_combout\);

-- Location: FF_X24_Y7_N19
\Pared|PAREDES_A[106][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[106][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[106][5]~q\);

-- Location: FF_X22_Y8_N25
\Pared|PAREDES_A[122][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[122][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[122][5]~q\);

-- Location: LCCOMB_X25_Y7_N2
\Pared|PAREDES_A[90][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[90][5]~feeder_combout\ = \Pared|PAREDES_A~132_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~132_combout\,
	combout => \Pared|PAREDES_A[90][5]~feeder_combout\);

-- Location: FF_X25_Y7_N3
\Pared|PAREDES_A[90][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[90][5]~feeder_combout\,
	ena => \Pared|PAREDES_A[90][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[90][5]~q\);

-- Location: FF_X24_Y8_N27
\Pared|PAREDES_A[74][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[74][1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[74][5]~q\);

-- Location: LCCOMB_X24_Y8_N26
\Pared|Mux21~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~42_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[90][5]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[74][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[90][5]~q\,
	datac => \Pared|PAREDES_A[74][5]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux21~42_combout\);

-- Location: LCCOMB_X22_Y8_N24
\Pared|Mux21~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~43_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux21~42_combout\ & ((\Pared|PAREDES_A[122][5]~q\))) # (!\Pared|Mux21~42_combout\ & (\Pared|PAREDES_A[106][5]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux21~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[106][5]~q\,
	datac => \Pared|PAREDES_A[122][5]~q\,
	datad => \Pared|Mux21~42_combout\,
	combout => \Pared|Mux21~43_combout\);

-- Location: FF_X18_Y6_N23
\Pared|PAREDES_A[118][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[118][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[118][5]~q\);

-- Location: FF_X18_Y6_N13
\Pared|PAREDES_A[86][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[86][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[86][5]~q\);

-- Location: FF_X22_Y6_N29
\Pared|PAREDES_A[70][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[70][1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[70][5]~q\);

-- Location: FF_X21_Y6_N1
\Pared|PAREDES_A[102][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[102][2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[102][5]~q\);

-- Location: LCCOMB_X22_Y6_N28
\Pared|Mux21~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~44_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[102][5]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[70][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[70][5]~q\,
	datad => \Pared|PAREDES_A[102][5]~q\,
	combout => \Pared|Mux21~44_combout\);

-- Location: LCCOMB_X18_Y6_N12
\Pared|Mux21~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~45_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux21~44_combout\ & (\Pared|PAREDES_A[118][5]~q\)) # (!\Pared|Mux21~44_combout\ & ((\Pared|PAREDES_A[86][5]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux21~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[118][5]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[86][5]~q\,
	datad => \Pared|Mux21~44_combout\,
	combout => \Pared|Mux21~45_combout\);

-- Location: FF_X21_Y6_N27
\Pared|PAREDES_A[98][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[98][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[98][5]~q\);

-- Location: LCCOMB_X21_Y12_N16
\Pared|PAREDES_A[82][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[82][5]~feeder_combout\ = \Pared|PAREDES_A~132_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~132_combout\,
	combout => \Pared|PAREDES_A[82][5]~feeder_combout\);

-- Location: FF_X21_Y12_N17
\Pared|PAREDES_A[82][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[82][5]~feeder_combout\,
	ena => \Pared|PAREDES_A[82][5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[82][5]~q\);

-- Location: FF_X22_Y6_N31
\Pared|PAREDES_A[66][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[66][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[66][5]~q\);

-- Location: LCCOMB_X22_Y6_N30
\Pared|Mux21~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~46_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[82][5]~q\) # ((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|PAREDES_A[66][5]~q\ & !\Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[82][5]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[66][5]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux21~46_combout\);

-- Location: FF_X18_Y9_N25
\Pared|PAREDES_A[114][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[114][4]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[114][5]~q\);

-- Location: LCCOMB_X18_Y9_N24
\Pared|Mux21~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~47_combout\ = (\Pared|Mux21~46_combout\ & (((\Pared|PAREDES_A[114][5]~q\) # (!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux21~46_combout\ & (\Pared|PAREDES_A[98][5]~q\ & ((\Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[98][5]~q\,
	datab => \Pared|Mux21~46_combout\,
	datac => \Pared|PAREDES_A[114][5]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux21~47_combout\);

-- Location: LCCOMB_X18_Y9_N28
\Pared|Mux21~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~48_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux21~45_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux21~45_combout\,
	datad => \Pared|Mux21~47_combout\,
	combout => \Pared|Mux21~48_combout\);

-- Location: LCCOMB_X16_Y8_N8
\Pared|Mux21~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~51_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux21~48_combout\ & (\Pared|Mux21~50_combout\)) # (!\Pared|Mux21~48_combout\ & ((\Pared|Mux21~43_combout\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux21~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux21~50_combout\,
	datac => \Pared|Mux21~43_combout\,
	datad => \Pared|Mux21~48_combout\,
	combout => \Pared|Mux21~51_combout\);

-- Location: FF_X23_Y7_N15
\Pared|PAREDES_A[123][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[123][2]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[123][5]~q\);

-- Location: FF_X23_Y5_N17
\Pared|PAREDES_A[107][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[107][2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[107][5]~q\);

-- Location: FF_X23_Y8_N3
\Pared|PAREDES_A[91][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[91][4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[91][5]~q\);

-- Location: FF_X23_Y8_N29
\Pared|PAREDES_A[75][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[75][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[75][5]~q\);

-- Location: LCCOMB_X23_Y8_N16
\Pared|Mux21~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~75_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[91][5]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[75][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[91][5]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[75][5]~q\,
	combout => \Pared|Mux21~75_combout\);

-- Location: LCCOMB_X23_Y5_N16
\Pared|Mux21~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~76_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux21~75_combout\ & (\Pared|PAREDES_A[123][5]~q\)) # (!\Pared|Mux21~75_combout\ & ((\Pared|PAREDES_A[107][5]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux21~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[123][5]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[107][5]~q\,
	datad => \Pared|Mux21~75_combout\,
	combout => \Pared|Mux21~76_combout\);

-- Location: FF_X22_Y8_N19
\Pared|PAREDES_A[83][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[83][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[83][5]~q\);

-- Location: FF_X19_Y7_N13
\Pared|PAREDES_A[67][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[67][2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[67][5]~q\);

-- Location: LCCOMB_X19_Y8_N10
\Pared|Mux21~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~77_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[83][5]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[67][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[83][5]~q\,
	datac => \Pared|COFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[67][5]~q\,
	combout => \Pared|Mux21~77_combout\);

-- Location: FF_X19_Y8_N23
\Pared|PAREDES_A[99][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[99][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[99][5]~q\);

-- Location: FF_X19_Y8_N17
\Pared|PAREDES_A[115][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[115][5]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[115][5]~q\);

-- Location: LCCOMB_X19_Y8_N22
\Pared|Mux21~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~78_combout\ = (\Pared|Mux21~77_combout\ & (((\Pared|PAREDES_A[115][5]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux21~77_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[99][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~77_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[99][5]~q\,
	datad => \Pared|PAREDES_A[115][5]~q\,
	combout => \Pared|Mux21~78_combout\);

-- Location: LCCOMB_X14_Y8_N30
\Pared|Mux21~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~79_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux21~76_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|Mux21~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~76_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|COFFSET[8]~6_combout\,
	datad => \Pared|Mux21~78_combout\,
	combout => \Pared|Mux21~79_combout\);

-- Location: FF_X26_Y6_N31
\Pared|PAREDES_A[127][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[127][2]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[127][5]~q\);

-- Location: FF_X28_Y6_N29
\Pared|PAREDES_A[95][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[95][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[95][5]~q\);

-- Location: FF_X28_Y6_N27
\Pared|PAREDES_A[111][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[111][1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[111][5]~q\);

-- Location: FF_X25_Y6_N19
\Pared|PAREDES_A[79][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[79][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[79][5]~q\);

-- Location: LCCOMB_X28_Y6_N26
\Pared|Mux21~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~80_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[111][5]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[79][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[111][5]~q\,
	datad => \Pared|PAREDES_A[79][5]~q\,
	combout => \Pared|Mux21~80_combout\);

-- Location: LCCOMB_X28_Y6_N28
\Pared|Mux21~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~81_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux21~80_combout\ & (\Pared|PAREDES_A[127][5]~q\)) # (!\Pared|Mux21~80_combout\ & ((\Pared|PAREDES_A[95][5]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux21~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[127][5]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[95][5]~q\,
	datad => \Pared|Mux21~80_combout\,
	combout => \Pared|Mux21~81_combout\);

-- Location: FF_X22_Y10_N19
\Pared|PAREDES_A[87][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[87][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[87][5]~q\);

-- Location: FF_X22_Y10_N5
\Pared|PAREDES_A[119][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[119][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[119][5]~q\);

-- Location: FF_X23_Y6_N9
\Pared|PAREDES_A[103][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[103][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[103][5]~q\);

-- Location: FF_X21_Y10_N17
\Pared|PAREDES_A[71][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[71][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[71][5]~q\);

-- Location: LCCOMB_X23_Y6_N26
\Pared|Mux21~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~73_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[103][5]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[71][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[103][5]~q\,
	datad => \Pared|PAREDES_A[71][5]~q\,
	combout => \Pared|Mux21~73_combout\);

-- Location: LCCOMB_X22_Y10_N4
\Pared|Mux21~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~74_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux21~73_combout\ & ((\Pared|PAREDES_A[119][5]~q\))) # (!\Pared|Mux21~73_combout\ & (\Pared|PAREDES_A[87][5]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux21~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[87][5]~q\,
	datac => \Pared|PAREDES_A[119][5]~q\,
	datad => \Pared|Mux21~73_combout\,
	combout => \Pared|Mux21~74_combout\);

-- Location: LCCOMB_X14_Y8_N16
\Pared|Mux21~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~82_combout\ = (\Pared|Mux21~79_combout\ & (((\Pared|Mux21~81_combout\)) # (!\Pared|COFFSET[7]~4_combout\))) # (!\Pared|Mux21~79_combout\ & (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~79_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|Mux21~81_combout\,
	datad => \Pared|Mux21~74_combout\,
	combout => \Pared|Mux21~82_combout\);

-- Location: FF_X19_Y9_N15
\Pared|PAREDES_A[100][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[100][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[100][5]~q\);

-- Location: FF_X21_Y9_N13
\Pared|PAREDES_A[68][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[68][5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[68][5]~q\);

-- Location: LCCOMB_X21_Y9_N12
\Pared|Mux21~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~64_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[100][5]~q\) # ((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[68][5]~q\ & !\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[100][5]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[68][5]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux21~64_combout\);

-- Location: FF_X18_Y10_N27
\Pared|PAREDES_A[116][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[116][4]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[116][5]~q\);

-- Location: FF_X18_Y10_N17
\Pared|PAREDES_A[84][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[84][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[84][5]~q\);

-- Location: LCCOMB_X18_Y10_N26
\Pared|Mux21~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~65_combout\ = (\Pared|Mux21~64_combout\ & (((\Pared|PAREDES_A[116][5]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux21~64_combout\ & (\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[84][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~64_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[116][5]~q\,
	datad => \Pared|PAREDES_A[84][5]~q\,
	combout => \Pared|Mux21~65_combout\);

-- Location: FF_X21_Y9_N31
\Pared|PAREDES_A[64][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[64][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[64][5]~q\);

-- Location: FF_X17_Y9_N21
\Pared|PAREDES_A[80][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[80][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[80][5]~q\);

-- Location: LCCOMB_X21_Y9_N2
\Pared|Mux21~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~66_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[80][5]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[64][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[64][5]~q\,
	datad => \Pared|PAREDES_A[80][5]~q\,
	combout => \Pared|Mux21~66_combout\);

-- Location: FF_X24_Y7_N31
\Pared|PAREDES_A[96][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[96][1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[96][5]~q\);

-- Location: FF_X18_Y9_N27
\Pared|PAREDES_A[112][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[112][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[112][5]~q\);

-- Location: LCCOMB_X24_Y7_N10
\Pared|Mux21~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~67_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux21~66_combout\ & ((\Pared|PAREDES_A[112][5]~q\))) # (!\Pared|Mux21~66_combout\ & (\Pared|PAREDES_A[96][5]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux21~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|Mux21~66_combout\,
	datac => \Pared|PAREDES_A[96][5]~q\,
	datad => \Pared|PAREDES_A[112][5]~q\,
	combout => \Pared|Mux21~67_combout\);

-- Location: LCCOMB_X24_Y8_N22
\Pared|Mux21~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~68_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux21~65_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|Mux21~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux21~65_combout\,
	datac => \Pared|COFFSET[7]~4_combout\,
	datad => \Pared|Mux21~67_combout\,
	combout => \Pared|Mux21~68_combout\);

-- Location: FF_X26_Y8_N15
\Pared|PAREDES_A[124][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[124][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[124][5]~q\);

-- Location: FF_X26_Y8_N29
\Pared|PAREDES_A[92][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[92][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[92][5]~q\);

-- Location: FF_X26_Y7_N3
\Pared|PAREDES_A[108][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[108][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[108][5]~q\);

-- Location: FF_X26_Y9_N11
\Pared|PAREDES_A[76][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[76][5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[76][5]~q\);

-- Location: LCCOMB_X26_Y7_N2
\Pared|Mux21~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~69_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[108][5]~q\)))) # (!\Pared|COFFSET[10]~10_combout\ & (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[76][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[108][5]~q\,
	datad => \Pared|PAREDES_A[76][5]~q\,
	combout => \Pared|Mux21~69_combout\);

-- Location: LCCOMB_X26_Y8_N28
\Pared|Mux21~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~70_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux21~69_combout\ & (\Pared|PAREDES_A[124][5]~q\)) # (!\Pared|Mux21~69_combout\ & ((\Pared|PAREDES_A[92][5]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux21~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[124][5]~q\,
	datac => \Pared|PAREDES_A[92][5]~q\,
	datad => \Pared|Mux21~69_combout\,
	combout => \Pared|Mux21~70_combout\);

-- Location: FF_X22_Y7_N15
\Pared|PAREDES_A[120][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[120][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[120][5]~q\);

-- Location: FF_X24_Y5_N19
\Pared|PAREDES_A[104][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[104][2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[104][5]~q\);

-- Location: FF_X24_Y8_N21
\Pared|PAREDES_A[72][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[72][1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[72][5]~q\);

-- Location: FF_X14_Y7_N13
\Pared|PAREDES_A[88][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[88][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[88][5]~q\);

-- Location: LCCOMB_X24_Y8_N10
\Pared|Mux21~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~62_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|PAREDES_A[88][5]~q\) # (\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[72][5]~q\ & ((!\Pared|COFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[72][5]~q\,
	datac => \Pared|PAREDES_A[88][5]~q\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux21~62_combout\);

-- Location: LCCOMB_X24_Y8_N12
\Pared|Mux21~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~63_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux21~62_combout\ & (\Pared|PAREDES_A[120][5]~q\)) # (!\Pared|Mux21~62_combout\ & ((\Pared|PAREDES_A[104][5]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux21~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[120][5]~q\,
	datac => \Pared|PAREDES_A[104][5]~q\,
	datad => \Pared|Mux21~62_combout\,
	combout => \Pared|Mux21~63_combout\);

-- Location: LCCOMB_X24_Y8_N8
\Pared|Mux21~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~71_combout\ = (\Pared|Mux21~68_combout\ & ((\Pared|Mux21~70_combout\) # ((!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux21~68_combout\ & (((\Pared|COFFSET[8]~6_combout\ & \Pared|Mux21~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~68_combout\,
	datab => \Pared|Mux21~70_combout\,
	datac => \Pared|COFFSET[8]~6_combout\,
	datad => \Pared|Mux21~63_combout\,
	combout => \Pared|Mux21~71_combout\);

-- Location: FF_X23_Y9_N23
\Pared|PAREDES_A[65][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[65][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[65][5]~q\);

-- Location: FF_X22_Y9_N31
\Pared|PAREDES_A[81][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[81][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[81][5]~q\);

-- Location: LCCOMB_X23_Y9_N22
\Pared|Mux21~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~56_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[81][5]~q\)))) # (!\Pared|COFFSET[9]~8_combout\ & (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[65][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[65][5]~q\,
	datad => \Pared|PAREDES_A[81][5]~q\,
	combout => \Pared|Mux21~56_combout\);

-- Location: FF_X22_Y9_N9
\Pared|PAREDES_A[113][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[113][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[113][5]~q\);

-- Location: FF_X23_Y9_N29
\Pared|PAREDES_A[97][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[97][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[97][5]~q\);

-- Location: LCCOMB_X22_Y9_N8
\Pared|Mux21~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~57_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux21~56_combout\ & (\Pared|PAREDES_A[113][5]~q\)) # (!\Pared|Mux21~56_combout\ & ((\Pared|PAREDES_A[97][5]~q\))))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux21~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|Mux21~56_combout\,
	datac => \Pared|PAREDES_A[113][5]~q\,
	datad => \Pared|PAREDES_A[97][5]~q\,
	combout => \Pared|Mux21~57_combout\);

-- Location: FF_X24_Y11_N31
\Pared|PAREDES_A[73][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[73][1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[73][5]~q\);

-- Location: FF_X23_Y11_N15
\Pared|PAREDES_A[89][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[89][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[89][5]~q\);

-- Location: LCCOMB_X24_Y11_N30
\Pared|Mux21~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~54_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[89][5]~q\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[73][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[73][5]~q\,
	datad => \Pared|PAREDES_A[89][5]~q\,
	combout => \Pared|Mux21~54_combout\);

-- Location: FF_X23_Y11_N9
\Pared|PAREDES_A[121][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[121][4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[121][5]~q\);

-- Location: FF_X24_Y11_N5
\Pared|PAREDES_A[105][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[105][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[105][5]~q\);

-- Location: LCCOMB_X23_Y11_N8
\Pared|Mux21~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~55_combout\ = (\Pared|Mux21~54_combout\ & (((\Pared|PAREDES_A[121][5]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux21~54_combout\ & (\Pared|COFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[105][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~54_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[121][5]~q\,
	datad => \Pared|PAREDES_A[105][5]~q\,
	combout => \Pared|Mux21~55_combout\);

-- Location: LCCOMB_X23_Y11_N6
\Pared|Mux21~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~58_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux21~55_combout\) # (\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux21~57_combout\ & ((!\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux21~57_combout\,
	datac => \Pared|Mux21~55_combout\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux21~58_combout\);

-- Location: FF_X30_Y8_N5
\Pared|PAREDES_A[125][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[125][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[125][5]~q\);

-- Location: FF_X29_Y8_N19
\Pared|PAREDES_A[93][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[93][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[93][5]~q\);

-- Location: FF_X30_Y8_N27
\Pared|PAREDES_A[109][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[109][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[109][5]~q\);

-- Location: FF_X29_Y8_N29
\Pared|PAREDES_A[77][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[77][1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[77][5]~q\);

-- Location: LCCOMB_X30_Y8_N26
\Pared|Mux21~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~59_combout\ = (\Pared|COFFSET[9]~8_combout\ & (\Pared|COFFSET[10]~10_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[109][5]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[77][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[109][5]~q\,
	datad => \Pared|PAREDES_A[77][5]~q\,
	combout => \Pared|Mux21~59_combout\);

-- Location: LCCOMB_X29_Y8_N18
\Pared|Mux21~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~60_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux21~59_combout\ & (\Pared|PAREDES_A[125][5]~q\)) # (!\Pared|Mux21~59_combout\ & ((\Pared|PAREDES_A[93][5]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux21~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[125][5]~q\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[93][5]~q\,
	datad => \Pared|Mux21~59_combout\,
	combout => \Pared|Mux21~60_combout\);

-- Location: FF_X19_Y10_N27
\Pared|PAREDES_A[117][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[117][5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[117][5]~q\);

-- Location: FF_X22_Y11_N25
\Pared|PAREDES_A[85][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[85][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[85][5]~q\);

-- Location: FF_X21_Y10_N31
\Pared|PAREDES_A[69][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[69][5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[69][5]~q\);

-- Location: FF_X22_Y11_N11
\Pared|PAREDES_A[101][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[101][3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[101][5]~q\);

-- Location: LCCOMB_X22_Y11_N10
\Pared|Mux21~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~52_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[101][5]~q\) # (\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[69][5]~q\ & ((!\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[69][5]~q\,
	datac => \Pared|PAREDES_A[101][5]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux21~52_combout\);

-- Location: LCCOMB_X22_Y11_N24
\Pared|Mux21~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~53_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux21~52_combout\ & (\Pared|PAREDES_A[117][5]~q\)) # (!\Pared|Mux21~52_combout\ & ((\Pared|PAREDES_A[85][5]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux21~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[117][5]~q\,
	datac => \Pared|PAREDES_A[85][5]~q\,
	datad => \Pared|Mux21~52_combout\,
	combout => \Pared|Mux21~53_combout\);

-- Location: LCCOMB_X29_Y8_N26
\Pared|Mux21~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~61_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~58_combout\ & (\Pared|Mux21~60_combout\)) # (!\Pared|Mux21~58_combout\ & ((\Pared|Mux21~53_combout\))))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux21~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux21~58_combout\,
	datac => \Pared|Mux21~60_combout\,
	datad => \Pared|Mux21~53_combout\,
	combout => \Pared|Mux21~61_combout\);

-- Location: LCCOMB_X24_Y8_N18
\Pared|Mux21~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~72_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|Mux21~61_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux21~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|Mux21~71_combout\,
	datad => \Pared|Mux21~61_combout\,
	combout => \Pared|Mux21~72_combout\);

-- Location: LCCOMB_X24_Y8_N28
\Pared|Mux21~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~83_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux21~72_combout\ & ((\Pared|Mux21~82_combout\))) # (!\Pared|Mux21~72_combout\ & (\Pared|Mux21~51_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux21~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~51_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|Mux21~82_combout\,
	datad => \Pared|Mux21~72_combout\,
	combout => \Pared|Mux21~83_combout\);

-- Location: LCCOMB_X21_Y17_N26
\Gen_paredes|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux18~0_combout\ = (\Gen_paredes|RANDH\(7) & (\Gen_paredes|RANDH\(6) & (\Pared|PUNTERO\(2) $ (!\Pared|PUNTERO\(1))))) # (!\Gen_paredes|RANDH\(7) & ((\Gen_paredes|RANDH\(6) $ (\Pared|PUNTERO\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(2),
	datab => \Gen_paredes|RANDH\(7),
	datac => \Gen_paredes|RANDH\(6),
	datad => \Pared|PUNTERO\(1),
	combout => \Gen_paredes|Mux18~0_combout\);

-- Location: LCCOMB_X21_Y17_N28
\Gen_paredes|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux18~1_combout\ = (\Pared|PUNTERO\(3) & (((\Pared|PUNTERO\(0))))) # (!\Pared|PUNTERO\(3) & ((\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux20~1_combout\))) # (!\Pared|PUNTERO\(0) & (\Gen_paredes|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux18~0_combout\,
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux20~1_combout\,
	datad => \Pared|PUNTERO\(0),
	combout => \Gen_paredes|Mux18~1_combout\);

-- Location: LCCOMB_X21_Y17_N6
\Gen_paredes|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux18~2_combout\ = (\Pared|PUNTERO\(3) & ((\Gen_paredes|Mux18~1_combout\ & ((\Gen_paredes|Mux21~4_combout\))) # (!\Gen_paredes|Mux18~1_combout\ & (\Gen_paredes|Mux20~0_combout\)))) # (!\Pared|PUNTERO\(3) & (((\Gen_paredes|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux20~0_combout\,
	datab => \Gen_paredes|Mux21~4_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux18~1_combout\,
	combout => \Gen_paredes|Mux18~2_combout\);

-- Location: LCCOMB_X24_Y14_N12
\Gen_paredes|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux12~0_combout\ = (\Gen_paredes|RANDH\(4) & (\Pared|PUNTERO\(1) $ (((!\Gen_paredes|RANDH\(5)) # (!\Pared|PUNTERO\(2)))))) # (!\Gen_paredes|RANDH\(4) & (\Pared|PUNTERO\(1) & ((!\Gen_paredes|RANDH\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(1),
	datab => \Gen_paredes|RANDH\(4),
	datac => \Pared|PUNTERO\(2),
	datad => \Gen_paredes|RANDH\(5),
	combout => \Gen_paredes|Mux12~0_combout\);

-- Location: LCCOMB_X24_Y14_N14
\Gen_paredes|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux12~1_combout\ = (\Pared|PUNTERO\(3) & (((\Pared|PUNTERO\(0))))) # (!\Pared|PUNTERO\(3) & ((\Pared|PUNTERO\(0) & (\Gen_paredes|Mux14~1_combout\)) # (!\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux12~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(3),
	datab => \Gen_paredes|Mux14~1_combout\,
	datac => \Pared|PUNTERO\(0),
	datad => \Gen_paredes|Mux12~0_combout\,
	combout => \Gen_paredes|Mux12~1_combout\);

-- Location: LCCOMB_X21_Y14_N14
\Gen_paredes|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux12~2_combout\ = (\Gen_paredes|Mux12~1_combout\ & (((\Gen_paredes|Mux15~4_combout\) # (!\Pared|PUNTERO\(3))))) # (!\Gen_paredes|Mux12~1_combout\ & (\Gen_paredes|Mux14~0_combout\ & ((\Pared|PUNTERO\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux12~1_combout\,
	datab => \Gen_paredes|Mux14~0_combout\,
	datac => \Gen_paredes|Mux15~4_combout\,
	datad => \Pared|PUNTERO\(3),
	combout => \Gen_paredes|Mux12~2_combout\);

-- Location: LCCOMB_X23_Y14_N10
\Gen_paredes|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux1~0_combout\ = (\Gen_paredes|RANDH\(0) & (\Pared|PUNTERO\(1) $ (((!\Pared|PUNTERO\(2)) # (!\Gen_paredes|RANDH\(1)))))) # (!\Gen_paredes|RANDH\(0) & (\Pared|PUNTERO\(1) & (!\Gen_paredes|RANDH\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|RANDH\(0),
	datab => \Pared|PUNTERO\(1),
	datac => \Gen_paredes|RANDH\(1),
	datad => \Pared|PUNTERO\(2),
	combout => \Gen_paredes|Mux1~0_combout\);

-- Location: LCCOMB_X23_Y14_N12
\Gen_paredes|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux1~1_combout\ = (\Pared|PUNTERO\(0) & ((\Gen_paredes|Mux3~1_combout\) # ((\Pared|PUNTERO\(3))))) # (!\Pared|PUNTERO\(0) & (((!\Pared|PUNTERO\(3) & \Gen_paredes|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(0),
	datab => \Gen_paredes|Mux3~1_combout\,
	datac => \Pared|PUNTERO\(3),
	datad => \Gen_paredes|Mux1~0_combout\,
	combout => \Gen_paredes|Mux1~1_combout\);

-- Location: LCCOMB_X23_Y14_N14
\Gen_paredes|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux1~2_combout\ = (\Gen_paredes|Mux1~1_combout\ & (((\Gen_paredes|Mux4~4_combout\)) # (!\Pared|PUNTERO\(3)))) # (!\Gen_paredes|Mux1~1_combout\ & (\Pared|PUNTERO\(3) & (\Gen_paredes|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux1~1_combout\,
	datab => \Pared|PUNTERO\(3),
	datac => \Gen_paredes|Mux3~0_combout\,
	datad => \Gen_paredes|Mux4~4_combout\,
	combout => \Gen_paredes|Mux1~2_combout\);

-- Location: LCCOMB_X22_Y14_N4
\Gen_paredes|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux24~0_combout\ = (\Pared|PUNTERO\(5) & (\Pared|PUNTERO\(4))) # (!\Pared|PUNTERO\(5) & ((\Pared|PUNTERO\(4) & ((!\Gen_paredes|Mux7~1_combout\))) # (!\Pared|PUNTERO\(4) & (\Gen_paredes|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PUNTERO\(5),
	datab => \Pared|PUNTERO\(4),
	datac => \Gen_paredes|Mux1~2_combout\,
	datad => \Gen_paredes|Mux7~1_combout\,
	combout => \Gen_paredes|Mux24~0_combout\);

-- Location: LCCOMB_X21_Y14_N24
\Gen_paredes|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Gen_paredes|Mux24~1_combout\ = (\Pared|PUNTERO\(5) & ((\Gen_paredes|Mux24~0_combout\ & (\Gen_paredes|Mux18~2_combout\)) # (!\Gen_paredes|Mux24~0_combout\ & ((\Gen_paredes|Mux12~2_combout\))))) # (!\Pared|PUNTERO\(5) & (((\Gen_paredes|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_paredes|Mux18~2_combout\,
	datab => \Gen_paredes|Mux12~2_combout\,
	datac => \Pared|PUNTERO\(5),
	datad => \Gen_paredes|Mux24~0_combout\,
	combout => \Gen_paredes|Mux24~1_combout\);

-- Location: LCCOMB_X21_Y14_N26
\Pared|PAREDES_A~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A~133_combout\ = (\Juego_Fsm1|Rst~q\ & \Gen_paredes|Mux24~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Juego_Fsm1|Rst~q\,
	datad => \Gen_paredes|Mux24~1_combout\,
	combout => \Pared|PAREDES_A~133_combout\);

-- Location: FF_X23_Y11_N27
\Pared|PAREDES_A[121][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[121][4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[121][4]~q\);

-- Location: FF_X22_Y7_N3
\Pared|PAREDES_A[120][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[120][0]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[120][4]~q\);

-- Location: LCCOMB_X23_Y11_N26
\Pared|Mux22~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~31_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[121][4]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[120][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[121][4]~q\,
	datad => \Pared|PAREDES_A[120][4]~q\,
	combout => \Pared|Mux22~31_combout\);

-- Location: FF_X22_Y8_N31
\Pared|PAREDES_A[122][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[122][2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[122][4]~q\);

-- Location: FF_X22_Y7_N13
\Pared|PAREDES_A[123][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[123][2]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[123][4]~q\);

-- Location: LCCOMB_X22_Y8_N30
\Pared|Mux22~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~32_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~31_combout\ & ((\Pared|PAREDES_A[123][4]~q\))) # (!\Pared|Mux22~31_combout\ & (\Pared|PAREDES_A[122][4]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux22~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux22~31_combout\,
	datac => \Pared|PAREDES_A[122][4]~q\,
	datad => \Pared|PAREDES_A[123][4]~q\,
	combout => \Pared|Mux22~32_combout\);

-- Location: FF_X29_Y7_N9
\Pared|PAREDES_A[127][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[127][2]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[127][4]~q\);

-- Location: FF_X30_Y8_N17
\Pared|PAREDES_A[125][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[125][0]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[125][4]~q\);

-- Location: FF_X28_Y9_N11
\Pared|PAREDES_A[126][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[126][3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[126][4]~q\);

-- Location: FF_X28_Y9_N13
\Pared|PAREDES_A[124][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[124][0]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[124][4]~q\);

-- Location: LCCOMB_X28_Y9_N10
\Pared|Mux22~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~38_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[126][4]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[124][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[126][4]~q\,
	datad => \Pared|PAREDES_A[124][4]~q\,
	combout => \Pared|Mux22~38_combout\);

-- Location: LCCOMB_X30_Y8_N16
\Pared|Mux22~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~39_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~38_combout\ & (\Pared|PAREDES_A[127][4]~q\)) # (!\Pared|Mux22~38_combout\ & ((\Pared|PAREDES_A[125][4]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux22~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[127][4]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[125][4]~q\,
	datad => \Pared|Mux22~38_combout\,
	combout => \Pared|Mux22~39_combout\);

-- Location: FF_X22_Y10_N1
\Pared|PAREDES_A[119][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[119][4]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[119][4]~q\);

-- Location: FF_X19_Y10_N23
\Pared|PAREDES_A[117][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[117][5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[117][4]~q\);

-- Location: FF_X18_Y6_N3
\Pared|PAREDES_A[118][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[118][5]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[118][4]~q\);

-- Location: FF_X18_Y10_N7
\Pared|PAREDES_A[116][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[116][4]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[116][4]~q\);

-- Location: LCCOMB_X18_Y6_N2
\Pared|Mux22~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~33_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[118][4]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[116][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[118][4]~q\,
	datad => \Pared|PAREDES_A[116][4]~q\,
	combout => \Pared|Mux22~33_combout\);

-- Location: LCCOMB_X19_Y10_N22
\Pared|Mux22~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~34_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~33_combout\ & (\Pared|PAREDES_A[119][4]~q\)) # (!\Pared|Mux22~33_combout\ & ((\Pared|PAREDES_A[117][4]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux22~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[119][4]~q\,
	datac => \Pared|PAREDES_A[117][4]~q\,
	datad => \Pared|Mux22~33_combout\,
	combout => \Pared|Mux22~34_combout\);

-- Location: FF_X18_Y9_N23
\Pared|PAREDES_A[112][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[112][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[112][4]~q\);

-- Location: FF_X22_Y9_N5
\Pared|PAREDES_A[113][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[113][5]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[113][4]~q\);

-- Location: LCCOMB_X22_Y9_N4
\Pared|Mux22~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~35_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[113][4]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[112][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[112][4]~q\,
	datac => \Pared|PAREDES_A[113][4]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux22~35_combout\);

-- Location: FF_X14_Y9_N17
\Pared|PAREDES_A[114][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[114][4]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[114][4]~q\);

-- Location: FF_X14_Y9_N19
\Pared|PAREDES_A[115][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[115][5]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[115][4]~q\);

-- Location: LCCOMB_X14_Y9_N16
\Pared|Mux22~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~36_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~35_combout\ & ((\Pared|PAREDES_A[115][4]~q\))) # (!\Pared|Mux22~35_combout\ & (\Pared|PAREDES_A[114][4]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux22~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux22~35_combout\,
	datac => \Pared|PAREDES_A[114][4]~q\,
	datad => \Pared|PAREDES_A[115][4]~q\,
	combout => \Pared|Mux22~36_combout\);

-- Location: LCCOMB_X18_Y8_N28
\Pared|Mux22~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~37_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|Mux22~34_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux22~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|Mux22~34_combout\,
	datad => \Pared|Mux22~36_combout\,
	combout => \Pared|Mux22~37_combout\);

-- Location: LCCOMB_X22_Y8_N28
\Pared|Mux22~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~40_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux22~37_combout\ & ((\Pared|Mux22~39_combout\))) # (!\Pared|Mux22~37_combout\ & (\Pared|Mux22~32_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux22~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~32_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|Mux22~39_combout\,
	datad => \Pared|Mux22~37_combout\,
	combout => \Pared|Mux22~40_combout\);

-- Location: FF_X21_Y9_N25
\Pared|PAREDES_A[68][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[68][5]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[68][4]~q\);

-- Location: FF_X21_Y9_N11
\Pared|PAREDES_A[64][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[64][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[64][4]~q\);

-- Location: LCCOMB_X21_Y9_N24
\Pared|Mux22~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~24_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[68][4]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[64][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[68][4]~q\,
	datad => \Pared|PAREDES_A[64][4]~q\,
	combout => \Pared|Mux22~24_combout\);

-- Location: FF_X25_Y9_N13
\Pared|PAREDES_A[72][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[72][1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[72][4]~q\);

-- Location: FF_X26_Y9_N27
\Pared|PAREDES_A[76][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[76][5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[76][4]~q\);

-- Location: LCCOMB_X25_Y9_N12
\Pared|Mux22~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~25_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux22~24_combout\ & ((\Pared|PAREDES_A[76][4]~q\))) # (!\Pared|Mux22~24_combout\ & (\Pared|PAREDES_A[72][4]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux22~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux22~24_combout\,
	datac => \Pared|PAREDES_A[72][4]~q\,
	datad => \Pared|PAREDES_A[76][4]~q\,
	combout => \Pared|Mux22~25_combout\);

-- Location: FF_X26_Y9_N1
\Pared|PAREDES_A[78][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[78][3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[78][4]~q\);

-- Location: FF_X25_Y9_N11
\Pared|PAREDES_A[74][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[74][1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[74][4]~q\);

-- Location: FF_X22_Y6_N19
\Pared|PAREDES_A[66][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[66][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[66][4]~q\);

-- Location: FF_X22_Y6_N17
\Pared|PAREDES_A[70][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[70][1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[70][4]~q\);

-- Location: LCCOMB_X22_Y6_N16
\Pared|Mux22~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~22_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[70][4]~q\) # (\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[66][4]~q\ & ((!\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[66][4]~q\,
	datac => \Pared|PAREDES_A[70][4]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux22~22_combout\);

-- Location: LCCOMB_X25_Y9_N10
\Pared|Mux22~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~23_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux22~22_combout\ & (\Pared|PAREDES_A[78][4]~q\)) # (!\Pared|Mux22~22_combout\ & ((\Pared|PAREDES_A[74][4]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux22~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[78][4]~q\,
	datac => \Pared|PAREDES_A[74][4]~q\,
	datad => \Pared|Mux22~22_combout\,
	combout => \Pared|Mux22~23_combout\);

-- Location: LCCOMB_X25_Y9_N30
\Pared|Mux22~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~26_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\) # (\Pared|Mux22~23_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux22~25_combout\ & (!\Pared|COFFSET[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~25_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux22~23_combout\,
	combout => \Pared|Mux22~26_combout\);

-- Location: FF_X26_Y13_N17
\Pared|PAREDES_A[75][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[75][0]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[75][4]~q\);

-- Location: FF_X26_Y13_N19
\Pared|PAREDES_A[67][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[67][2]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[67][4]~q\);

-- Location: LCCOMB_X26_Y13_N16
\Pared|Mux22~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~27_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[75][4]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[67][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[75][4]~q\,
	datad => \Pared|PAREDES_A[67][4]~q\,
	combout => \Pared|Mux22~27_combout\);

-- Location: FF_X25_Y6_N23
\Pared|PAREDES_A[71][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[71][0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[71][4]~q\);

-- Location: FF_X25_Y6_N17
\Pared|PAREDES_A[79][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[79][2]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[79][4]~q\);

-- Location: LCCOMB_X25_Y6_N22
\Pared|Mux22~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~28_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux22~27_combout\ & ((\Pared|PAREDES_A[79][4]~q\))) # (!\Pared|Mux22~27_combout\ & (\Pared|PAREDES_A[71][4]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux22~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux22~27_combout\,
	datac => \Pared|PAREDES_A[71][4]~q\,
	datad => \Pared|PAREDES_A[79][4]~q\,
	combout => \Pared|Mux22~28_combout\);

-- Location: FF_X29_Y8_N25
\Pared|PAREDES_A[77][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[77][1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[77][4]~q\);

-- Location: FF_X25_Y11_N13
\Pared|PAREDES_A[69][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[69][5]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[69][4]~q\);

-- Location: FF_X24_Y11_N3
\Pared|PAREDES_A[73][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[73][1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[73][4]~q\);

-- Location: FF_X23_Y9_N27
\Pared|PAREDES_A[65][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[65][0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[65][4]~q\);

-- Location: LCCOMB_X24_Y11_N2
\Pared|Mux22~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~20_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[73][4]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[65][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[73][4]~q\,
	datad => \Pared|PAREDES_A[65][4]~q\,
	combout => \Pared|Mux22~20_combout\);

-- Location: LCCOMB_X25_Y11_N12
\Pared|Mux22~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~21_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux22~20_combout\ & (\Pared|PAREDES_A[77][4]~q\)) # (!\Pared|Mux22~20_combout\ & ((\Pared|PAREDES_A[69][4]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux22~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[77][4]~q\,
	datac => \Pared|PAREDES_A[69][4]~q\,
	datad => \Pared|Mux22~20_combout\,
	combout => \Pared|Mux22~21_combout\);

-- Location: LCCOMB_X25_Y11_N20
\Pared|Mux22~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~29_combout\ = (\Pared|Mux22~26_combout\ & ((\Pared|Mux22~28_combout\) # ((!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux22~26_combout\ & (((\Pared|COFFSET[5]~0_combout\ & \Pared|Mux22~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~26_combout\,
	datab => \Pared|Mux22~28_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux22~21_combout\,
	combout => \Pared|Mux22~29_combout\);

-- Location: FF_X30_Y8_N31
\Pared|PAREDES_A[109][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[109][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[109][4]~q\);

-- Location: FF_X25_Y11_N11
\Pared|PAREDES_A[101][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[101][3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[101][4]~q\);

-- Location: FF_X24_Y11_N25
\Pared|PAREDES_A[105][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[105][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[105][4]~q\);

-- Location: FF_X23_Y9_N9
\Pared|PAREDES_A[97][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[97][5]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[97][4]~q\);

-- Location: LCCOMB_X24_Y11_N24
\Pared|Mux22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~10_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[105][4]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[97][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[105][4]~q\,
	datad => \Pared|PAREDES_A[97][4]~q\,
	combout => \Pared|Mux22~10_combout\);

-- Location: LCCOMB_X25_Y11_N10
\Pared|Mux22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~11_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux22~10_combout\ & (\Pared|PAREDES_A[109][4]~q\)) # (!\Pared|Mux22~10_combout\ & ((\Pared|PAREDES_A[101][4]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[109][4]~q\,
	datac => \Pared|PAREDES_A[101][4]~q\,
	datad => \Pared|Mux22~10_combout\,
	combout => \Pared|Mux22~11_combout\);

-- Location: FF_X23_Y6_N31
\Pared|PAREDES_A[111][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[111][1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[111][4]~q\);

-- Location: FF_X23_Y6_N13
\Pared|PAREDES_A[103][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[103][5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[103][4]~q\);

-- Location: FF_X23_Y5_N21
\Pared|PAREDES_A[107][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[107][2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[107][4]~q\);

-- Location: FF_X23_Y5_N7
\Pared|PAREDES_A[99][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[99][1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[99][4]~q\);

-- Location: LCCOMB_X23_Y5_N20
\Pared|Mux22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~17_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[107][4]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[99][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[107][4]~q\,
	datad => \Pared|PAREDES_A[99][4]~q\,
	combout => \Pared|Mux22~17_combout\);

-- Location: LCCOMB_X23_Y6_N12
\Pared|Mux22~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~18_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux22~17_combout\ & (\Pared|PAREDES_A[111][4]~q\)) # (!\Pared|Mux22~17_combout\ & ((\Pared|PAREDES_A[103][4]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[111][4]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[103][4]~q\,
	datad => \Pared|Mux22~17_combout\,
	combout => \Pared|Mux22~18_combout\);

-- Location: FF_X19_Y11_N19
\Pared|PAREDES_A[100][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[100][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[100][4]~q\);

-- Location: FF_X19_Y11_N13
\Pared|PAREDES_A[96][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[96][1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[96][4]~q\);

-- Location: LCCOMB_X19_Y11_N18
\Pared|Mux22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~14_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[100][4]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[96][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[100][4]~q\,
	datad => \Pared|PAREDES_A[96][4]~q\,
	combout => \Pared|Mux22~14_combout\);

-- Location: FF_X24_Y5_N25
\Pared|PAREDES_A[104][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[104][2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[104][4]~q\);

-- Location: FF_X26_Y7_N11
\Pared|PAREDES_A[108][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[108][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[108][4]~q\);

-- Location: LCCOMB_X24_Y5_N24
\Pared|Mux22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~15_combout\ = (\Pared|Mux22~14_combout\ & (((\Pared|PAREDES_A[108][4]~q\)) # (!\Pared|COFFSET[8]~6_combout\))) # (!\Pared|Mux22~14_combout\ & (\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[104][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~14_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[104][4]~q\,
	datad => \Pared|PAREDES_A[108][4]~q\,
	combout => \Pared|Mux22~15_combout\);

-- Location: FF_X26_Y7_N17
\Pared|PAREDES_A[110][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[110][3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[110][4]~q\);

-- Location: FF_X25_Y7_N17
\Pared|PAREDES_A[106][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[106][4]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[106][4]~q\);

-- Location: FF_X21_Y6_N7
\Pared|PAREDES_A[98][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[98][4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[98][4]~q\);

-- Location: FF_X21_Y6_N21
\Pared|PAREDES_A[102][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[102][2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[102][4]~q\);

-- Location: LCCOMB_X21_Y6_N20
\Pared|Mux22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~12_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[102][4]~q\))) # (!\Pared|COFFSET[7]~4_combout\ & 
-- (\Pared|PAREDES_A[98][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[98][4]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[102][4]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux22~12_combout\);

-- Location: LCCOMB_X25_Y7_N16
\Pared|Mux22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~13_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux22~12_combout\ & (\Pared|PAREDES_A[110][4]~q\)) # (!\Pared|Mux22~12_combout\ & ((\Pared|PAREDES_A[106][4]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[110][4]~q\,
	datac => \Pared|PAREDES_A[106][4]~q\,
	datad => \Pared|Mux22~12_combout\,
	combout => \Pared|Mux22~13_combout\);

-- Location: LCCOMB_X25_Y11_N24
\Pared|Mux22~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~16_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\) # (\Pared|Mux22~13_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux22~15_combout\ & (!\Pared|COFFSET[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux22~15_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux22~13_combout\,
	combout => \Pared|Mux22~16_combout\);

-- Location: LCCOMB_X25_Y11_N18
\Pared|Mux22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~19_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~16_combout\ & ((\Pared|Mux22~18_combout\))) # (!\Pared|Mux22~16_combout\ & (\Pared|Mux22~11_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~11_combout\,
	datab => \Pared|Mux22~18_combout\,
	datac => \Pared|COFFSET[5]~0_combout\,
	datad => \Pared|Mux22~16_combout\,
	combout => \Pared|Mux22~19_combout\);

-- Location: LCCOMB_X25_Y11_N22
\Pared|Mux22~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~30_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux22~19_combout\))) # (!\Pared|COFFSET[10]~10_combout\ & 
-- (\Pared|Mux22~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~29_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux22~19_combout\,
	combout => \Pared|Mux22~30_combout\);

-- Location: FF_X26_Y8_N17
\Pared|PAREDES_A[92][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[92][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[92][4]~q\);

-- Location: FF_X14_Y7_N27
\Pared|PAREDES_A[88][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[88][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[88][4]~q\);

-- Location: FF_X17_Y9_N1
\Pared|PAREDES_A[84][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[84][1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[84][4]~q\);

-- Location: FF_X17_Y9_N11
\Pared|PAREDES_A[80][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[80][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[80][4]~q\);

-- Location: LCCOMB_X17_Y9_N0
\Pared|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~4_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[84][4]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[80][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[84][4]~q\,
	datad => \Pared|PAREDES_A[80][4]~q\,
	combout => \Pared|Mux22~4_combout\);

-- Location: LCCOMB_X14_Y7_N26
\Pared|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~5_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux22~4_combout\ & (\Pared|PAREDES_A[92][4]~q\)) # (!\Pared|Mux22~4_combout\ & ((\Pared|PAREDES_A[88][4]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[92][4]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[88][4]~q\,
	datad => \Pared|Mux22~4_combout\,
	combout => \Pared|Mux22~5_combout\);

-- Location: FF_X29_Y8_N23
\Pared|PAREDES_A[93][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[93][2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[93][4]~q\);

-- Location: FF_X22_Y11_N7
\Pared|PAREDES_A[85][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[85][1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[85][4]~q\);

-- Location: FF_X22_Y9_N3
\Pared|PAREDES_A[81][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[81][5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[81][4]~q\);

-- Location: FF_X23_Y11_N25
\Pared|PAREDES_A[89][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[89][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[89][4]~q\);

-- Location: LCCOMB_X23_Y11_N24
\Pared|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~2_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|PAREDES_A[89][4]~q\) # (\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[81][4]~q\ & ((!\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[81][4]~q\,
	datac => \Pared|PAREDES_A[89][4]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux22~2_combout\);

-- Location: LCCOMB_X22_Y11_N6
\Pared|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~3_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux22~2_combout\ & (\Pared|PAREDES_A[93][4]~q\)) # (!\Pared|Mux22~2_combout\ & ((\Pared|PAREDES_A[85][4]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[93][4]~q\,
	datac => \Pared|PAREDES_A[85][4]~q\,
	datad => \Pared|Mux22~2_combout\,
	combout => \Pared|Mux22~3_combout\);

-- Location: LCCOMB_X22_Y11_N4
\Pared|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~6_combout\ = (\Pared|COFFSET[6]~2_combout\ & (\Pared|COFFSET[5]~0_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~3_combout\))) # (!\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|Mux22~5_combout\,
	datad => \Pared|Mux22~3_combout\,
	combout => \Pared|Mux22~6_combout\);

-- Location: FF_X23_Y8_N9
\Pared|PAREDES_A[91][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[91][4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[91][4]~q\);

-- Location: FF_X22_Y8_N13
\Pared|PAREDES_A[83][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[83][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[83][4]~q\);

-- Location: LCCOMB_X23_Y8_N8
\Pared|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~7_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[91][4]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[83][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[91][4]~q\,
	datad => \Pared|PAREDES_A[83][4]~q\,
	combout => \Pared|Mux22~7_combout\);

-- Location: FF_X28_Y6_N25
\Pared|PAREDES_A[95][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[95][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[95][4]~q\);

-- Location: FF_X23_Y12_N31
\Pared|PAREDES_A[87][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[87][4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[87][4]~q\);

-- Location: LCCOMB_X23_Y12_N30
\Pared|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~8_combout\ = (\Pared|Mux22~7_combout\ & ((\Pared|PAREDES_A[95][4]~q\) # ((!\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|Mux22~7_combout\ & (((\Pared|PAREDES_A[87][4]~q\ & \Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~7_combout\,
	datab => \Pared|PAREDES_A[95][4]~q\,
	datac => \Pared|PAREDES_A[87][4]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux22~8_combout\);

-- Location: FF_X25_Y7_N15
\Pared|PAREDES_A[90][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[90][2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[90][4]~q\);

-- Location: FF_X21_Y11_N7
\Pared|PAREDES_A[86][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[86][1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[86][4]~q\);

-- Location: FF_X21_Y11_N25
\Pared|PAREDES_A[82][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[82][5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[82][4]~q\);

-- Location: LCCOMB_X21_Y11_N6
\Pared|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~0_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[86][4]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[82][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[86][4]~q\,
	datad => \Pared|PAREDES_A[82][4]~q\,
	combout => \Pared|Mux22~0_combout\);

-- Location: FF_X26_Y10_N27
\Pared|PAREDES_A[94][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[94][5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[94][4]~q\);

-- Location: LCCOMB_X26_Y10_N26
\Pared|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~1_combout\ = (\Pared|Mux22~0_combout\ & (((\Pared|PAREDES_A[94][4]~q\) # (!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux22~0_combout\ & (\Pared|PAREDES_A[90][4]~q\ & ((\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[90][4]~q\,
	datab => \Pared|Mux22~0_combout\,
	datac => \Pared|PAREDES_A[94][4]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux22~1_combout\);

-- Location: LCCOMB_X25_Y11_N6
\Pared|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~9_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~6_combout\ & (\Pared|Mux22~8_combout\)) # (!\Pared|Mux22~6_combout\ & ((\Pared|Mux22~1_combout\))))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux22~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux22~6_combout\,
	datac => \Pared|Mux22~8_combout\,
	datad => \Pared|Mux22~1_combout\,
	combout => \Pared|Mux22~9_combout\);

-- Location: LCCOMB_X25_Y11_N0
\Pared|Mux22~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~41_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux22~30_combout\ & (\Pared|Mux22~40_combout\)) # (!\Pared|Mux22~30_combout\ & ((\Pared|Mux22~9_combout\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux22~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~40_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux22~30_combout\,
	datad => \Pared|Mux22~9_combout\,
	combout => \Pared|Mux22~41_combout\);

-- Location: LCCOMB_X19_Y15_N8
\Pared|PAREDES_A[63][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[63][4]~feeder_combout\ = \Pared|PAREDES_A~133_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~133_combout\,
	combout => \Pared|PAREDES_A[63][4]~feeder_combout\);

-- Location: FF_X19_Y15_N9
\Pared|PAREDES_A[63][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[63][4]~feeder_combout\,
	ena => \Pared|PAREDES_A[63][0]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[63][4]~q\);

-- Location: FF_X18_Y17_N17
\Pared|PAREDES_A[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[31][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[31][4]~q\);

-- Location: FF_X17_Y17_N31
\Pared|PAREDES_A[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[15][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[15][4]~q\);

-- Location: LCCOMB_X18_Y17_N16
\Pared|Mux22~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~80_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[31][4]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[15][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[31][4]~q\,
	datad => \Pared|PAREDES_A[15][4]~q\,
	combout => \Pared|Mux22~80_combout\);

-- Location: FF_X17_Y17_N29
\Pared|PAREDES_A[47][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[47][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[47][4]~q\);

-- Location: LCCOMB_X17_Y17_N20
\Pared|Mux22~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~81_combout\ = (\Pared|Mux22~80_combout\ & ((\Pared|PAREDES_A[63][4]~q\) # ((!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux22~80_combout\ & (((\Pared|COFFSET[10]~10_combout\ & \Pared|PAREDES_A[47][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[63][4]~q\,
	datab => \Pared|Mux22~80_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[47][4]~q\,
	combout => \Pared|Mux22~81_combout\);

-- Location: FF_X12_Y11_N3
\Pared|PAREDES_A[62][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[62][5]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[62][4]~q\);

-- Location: FF_X12_Y7_N17
\Pared|PAREDES_A[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[30][5]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[30][4]~q\);

-- Location: FF_X13_Y13_N1
\Pared|PAREDES_A[46][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[46][3]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[46][4]~q\);

-- Location: FF_X12_Y15_N31
\Pared|PAREDES_A[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[14][3]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[14][4]~q\);

-- Location: LCCOMB_X13_Y13_N0
\Pared|Mux22~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~73_combout\ = (\Pared|COFFSET[9]~8_combout\ & (\Pared|COFFSET[10]~10_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[46][4]~q\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[14][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[46][4]~q\,
	datad => \Pared|PAREDES_A[14][4]~q\,
	combout => \Pared|Mux22~73_combout\);

-- Location: LCCOMB_X12_Y7_N16
\Pared|Mux22~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~74_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux22~73_combout\ & (\Pared|PAREDES_A[62][4]~q\)) # (!\Pared|Mux22~73_combout\ & ((\Pared|PAREDES_A[30][4]~q\))))) # (!\Pared|COFFSET[9]~8_combout\ & (((\Pared|Mux22~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[62][4]~q\,
	datac => \Pared|PAREDES_A[30][4]~q\,
	datad => \Pared|Mux22~73_combout\,
	combout => \Pared|Mux22~74_combout\);

-- Location: FF_X18_Y14_N13
\Pared|PAREDES_A[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[12][3]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[12][4]~q\);

-- Location: FF_X19_Y14_N23
\Pared|PAREDES_A[44][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[44][5]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[44][4]~q\);

-- Location: LCCOMB_X19_Y14_N22
\Pared|Mux22~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~77_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[44][4]~q\) # (\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[12][4]~q\ & ((!\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[12][4]~q\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[44][4]~q\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux22~77_combout\);

-- Location: FF_X16_Y17_N27
\Pared|PAREDES_A[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[28][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[28][4]~q\);

-- Location: FF_X16_Y14_N19
\Pared|PAREDES_A[60][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[60][4]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[60][4]~q\);

-- Location: LCCOMB_X16_Y17_N26
\Pared|Mux22~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~78_combout\ = (\Pared|Mux22~77_combout\ & (((\Pared|PAREDES_A[60][4]~q\)) # (!\Pared|COFFSET[9]~8_combout\))) # (!\Pared|Mux22~77_combout\ & (\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[28][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~77_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[28][4]~q\,
	datad => \Pared|PAREDES_A[60][4]~q\,
	combout => \Pared|Mux22~78_combout\);

-- Location: FF_X13_Y15_N23
\Pared|PAREDES_A[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[29][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[29][4]~q\);

-- Location: FF_X17_Y13_N29
\Pared|PAREDES_A[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[13][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[13][4]~q\);

-- Location: LCCOMB_X13_Y15_N22
\Pared|Mux22~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~75_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|PAREDES_A[29][4]~q\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[13][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[29][4]~q\,
	datad => \Pared|PAREDES_A[13][4]~q\,
	combout => \Pared|Mux22~75_combout\);

-- Location: FF_X18_Y13_N11
\Pared|PAREDES_A[45][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[45][2]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[45][4]~q\);

-- Location: FF_X17_Y13_N15
\Pared|PAREDES_A[61][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[61][5]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[61][4]~q\);

-- Location: LCCOMB_X18_Y13_N10
\Pared|Mux22~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~76_combout\ = (\Pared|Mux22~75_combout\ & (((\Pared|PAREDES_A[61][4]~q\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux22~75_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|PAREDES_A[45][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~75_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[45][4]~q\,
	datad => \Pared|PAREDES_A[61][4]~q\,
	combout => \Pared|Mux22~76_combout\);

-- Location: LCCOMB_X17_Y17_N26
\Pared|Mux22~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~79_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\) # (\Pared|Mux22~76_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux22~78_combout\ & (!\Pared|COFFSET[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~78_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux22~76_combout\,
	combout => \Pared|Mux22~79_combout\);

-- Location: LCCOMB_X16_Y17_N30
\Pared|Mux22~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~82_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~79_combout\ & (\Pared|Mux22~81_combout\)) # (!\Pared|Mux22~79_combout\ & ((\Pared|Mux22~74_combout\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux22~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~81_combout\,
	datab => \Pared|Mux22~74_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|Mux22~79_combout\,
	combout => \Pared|Mux22~82_combout\);

-- Location: FF_X16_Y15_N29
\Pared|PAREDES_A[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[23][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[23][4]~q\);

-- Location: FF_X13_Y15_N21
\Pared|PAREDES_A[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[21][2]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[21][4]~q\);

-- Location: FF_X13_Y14_N29
\Pared|PAREDES_A[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[20][2]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[20][4]~q\);

-- Location: FF_X13_Y11_N5
\Pared|PAREDES_A[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[22][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[22][4]~q\);

-- Location: LCCOMB_X13_Y11_N4
\Pared|Mux22~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~52_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[22][4]~q\) # (\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[20][4]~q\ & ((!\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[20][4]~q\,
	datac => \Pared|PAREDES_A[22][4]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux22~52_combout\);

-- Location: LCCOMB_X13_Y15_N20
\Pared|Mux22~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~53_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~52_combout\ & (\Pared|PAREDES_A[23][4]~q\)) # (!\Pared|Mux22~52_combout\ & ((\Pared|PAREDES_A[21][4]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux22~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[23][4]~q\,
	datac => \Pared|PAREDES_A[21][4]~q\,
	datad => \Pared|Mux22~52_combout\,
	combout => \Pared|Mux22~53_combout\);

-- Location: FF_X16_Y13_N21
\Pared|PAREDES_A[55][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[55][3]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[55][4]~q\);

-- Location: FF_X16_Y11_N9
\Pared|PAREDES_A[53][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[53][3]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[53][4]~q\);

-- Location: FF_X16_Y11_N11
\Pared|PAREDES_A[54][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[54][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[54][4]~q\);

-- Location: FF_X16_Y13_N11
\Pared|PAREDES_A[52][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[52][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[52][4]~q\);

-- Location: LCCOMB_X16_Y11_N10
\Pared|Mux22~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~59_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[54][4]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[52][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[54][4]~q\,
	datad => \Pared|PAREDES_A[52][4]~q\,
	combout => \Pared|Mux22~59_combout\);

-- Location: LCCOMB_X16_Y11_N8
\Pared|Mux22~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~60_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~59_combout\ & (\Pared|PAREDES_A[55][4]~q\)) # (!\Pared|Mux22~59_combout\ & ((\Pared|PAREDES_A[53][4]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux22~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[55][4]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[53][4]~q\,
	datad => \Pared|Mux22~59_combout\,
	combout => \Pared|Mux22~60_combout\);

-- Location: FF_X13_Y17_N31
\Pared|PAREDES_A[39][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[39][3]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[39][4]~q\);

-- Location: FF_X14_Y13_N19
\Pared|PAREDES_A[38][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[38][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[38][4]~q\);

-- Location: FF_X14_Y14_N13
\Pared|PAREDES_A[37][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[37][1]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[37][4]~q\);

-- Location: FF_X14_Y14_N7
\Pared|PAREDES_A[36][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[36][2]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[36][4]~q\);

-- Location: LCCOMB_X14_Y14_N12
\Pared|Mux22~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~54_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[37][4]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[36][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[37][4]~q\,
	datad => \Pared|PAREDES_A[36][4]~q\,
	combout => \Pared|Mux22~54_combout\);

-- Location: LCCOMB_X14_Y13_N18
\Pared|Mux22~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~55_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~54_combout\ & (\Pared|PAREDES_A[39][4]~q\)) # (!\Pared|Mux22~54_combout\ & ((\Pared|PAREDES_A[38][4]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux22~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[39][4]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[38][4]~q\,
	datad => \Pared|Mux22~54_combout\,
	combout => \Pared|Mux22~55_combout\);

-- Location: FF_X12_Y14_N13
\Pared|PAREDES_A[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[5][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[5][4]~q\);

-- Location: FF_X13_Y14_N23
\Pared|PAREDES_A[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[4][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[4][4]~q\);

-- Location: LCCOMB_X12_Y14_N12
\Pared|Mux22~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~56_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[5][4]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[5][4]~q\,
	datad => \Pared|PAREDES_A[4][4]~q\,
	combout => \Pared|Mux22~56_combout\);

-- Location: FF_X12_Y16_N21
\Pared|PAREDES_A[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[6][3]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[6][4]~q\);

-- Location: FF_X13_Y17_N25
\Pared|PAREDES_A[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[7][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[7][4]~q\);

-- Location: LCCOMB_X12_Y16_N20
\Pared|Mux22~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~57_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~56_combout\ & ((\Pared|PAREDES_A[7][4]~q\))) # (!\Pared|Mux22~56_combout\ & (\Pared|PAREDES_A[6][4]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux22~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux22~56_combout\,
	datac => \Pared|PAREDES_A[6][4]~q\,
	datad => \Pared|PAREDES_A[7][4]~q\,
	combout => \Pared|Mux22~57_combout\);

-- Location: LCCOMB_X13_Y13_N18
\Pared|Mux22~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~58_combout\ = (\Pared|COFFSET[9]~8_combout\ & (((\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux22~55_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & 
-- ((\Pared|Mux22~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|Mux22~55_combout\,
	datac => \Pared|Mux22~57_combout\,
	datad => \Pared|COFFSET[10]~10_combout\,
	combout => \Pared|Mux22~58_combout\);

-- Location: LCCOMB_X13_Y12_N20
\Pared|Mux22~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~61_combout\ = (\Pared|Mux22~58_combout\ & (((\Pared|Mux22~60_combout\) # (!\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|Mux22~58_combout\ & (\Pared|Mux22~53_combout\ & ((\Pared|COFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~53_combout\,
	datab => \Pared|Mux22~60_combout\,
	datac => \Pared|Mux22~58_combout\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux22~61_combout\);

-- Location: FF_X18_Y15_N29
\Pared|PAREDES_A[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[3][4]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[3][4]~q\);

-- Location: FF_X12_Y16_N31
\Pared|PAREDES_A[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[2][3]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[2][4]~q\);

-- Location: FF_X12_Y14_N7
\Pared|PAREDES_A[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[1][4]~q\);

-- Location: FF_X18_Y15_N11
\Pared|PAREDES_A[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[0][2]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[0][4]~q\);

-- Location: LCCOMB_X12_Y14_N6
\Pared|Mux22~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~66_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[1][4]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[1][4]~q\,
	datad => \Pared|PAREDES_A[0][4]~q\,
	combout => \Pared|Mux22~66_combout\);

-- Location: LCCOMB_X12_Y16_N30
\Pared|Mux22~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~67_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~66_combout\ & (\Pared|PAREDES_A[3][4]~q\)) # (!\Pared|Mux22~66_combout\ & ((\Pared|PAREDES_A[2][4]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux22~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[3][4]~q\,
	datac => \Pared|PAREDES_A[2][4]~q\,
	datad => \Pared|Mux22~66_combout\,
	combout => \Pared|Mux22~67_combout\);

-- Location: FF_X14_Y18_N9
\Pared|PAREDES_A[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[19][1]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[19][4]~q\);

-- Location: FF_X11_Y15_N29
\Pared|PAREDES_A[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[17][5]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[17][4]~q\);

-- Location: FF_X16_Y17_N9
\Pared|PAREDES_A[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[16][5]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[16][4]~q\);

-- Location: FF_X13_Y11_N7
\Pared|PAREDES_A[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[18][3]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[18][4]~q\);

-- Location: LCCOMB_X13_Y11_N6
\Pared|Mux22~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~64_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[18][4]~q\))) # (!\Pared|COFFSET[6]~2_combout\ & 
-- (\Pared|PAREDES_A[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[16][4]~q\,
	datac => \Pared|PAREDES_A[18][4]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux22~64_combout\);

-- Location: LCCOMB_X11_Y15_N28
\Pared|Mux22~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~65_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~64_combout\ & (\Pared|PAREDES_A[19][4]~q\)) # (!\Pared|Mux22~64_combout\ & ((\Pared|PAREDES_A[17][4]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux22~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[19][4]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[17][4]~q\,
	datad => \Pared|Mux22~64_combout\,
	combout => \Pared|Mux22~65_combout\);

-- Location: LCCOMB_X11_Y15_N14
\Pared|Mux22~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~68_combout\ = (\Pared|COFFSET[10]~10_combout\ & (\Pared|COFFSET[9]~8_combout\)) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & ((\Pared|Mux22~65_combout\))) # (!\Pared|COFFSET[9]~8_combout\ & 
-- (\Pared|Mux22~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[10]~10_combout\,
	datab => \Pared|COFFSET[9]~8_combout\,
	datac => \Pared|Mux22~67_combout\,
	datad => \Pared|Mux22~65_combout\,
	combout => \Pared|Mux22~68_combout\);

-- Location: FF_X14_Y12_N5
\Pared|PAREDES_A[35][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[35][3]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[35][4]~q\);

-- Location: FF_X14_Y10_N19
\Pared|PAREDES_A[33][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[33][2]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[33][4]~q\);

-- Location: FF_X14_Y17_N17
\Pared|PAREDES_A[32][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[32][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[32][4]~q\);

-- Location: LCCOMB_X14_Y10_N18
\Pared|Mux22~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~62_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[33][4]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[32][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[33][4]~q\,
	datad => \Pared|PAREDES_A[32][4]~q\,
	combout => \Pared|Mux22~62_combout\);

-- Location: FF_X13_Y13_N31
\Pared|PAREDES_A[34][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[34][3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[34][4]~q\);

-- Location: LCCOMB_X13_Y13_N30
\Pared|Mux22~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~63_combout\ = (\Pared|Mux22~62_combout\ & ((\Pared|PAREDES_A[35][4]~q\) # ((!\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|Mux22~62_combout\ & (((\Pared|PAREDES_A[34][4]~q\ & \Pared|COFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[35][4]~q\,
	datab => \Pared|Mux22~62_combout\,
	datac => \Pared|PAREDES_A[34][4]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux22~63_combout\);

-- Location: FF_X17_Y11_N9
\Pared|PAREDES_A[48][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[48][5]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[48][4]~q\);

-- Location: FF_X17_Y11_N31
\Pared|PAREDES_A[50][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[50][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[50][4]~q\);

-- Location: LCCOMB_X17_Y11_N30
\Pared|Mux22~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~69_combout\ = (\Pared|COFFSET[5]~0_combout\ & (((\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[50][4]~q\))) # (!\Pared|COFFSET[6]~2_combout\ & 
-- (\Pared|PAREDES_A[48][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[48][4]~q\,
	datac => \Pared|PAREDES_A[50][4]~q\,
	datad => \Pared|COFFSET[6]~2_combout\,
	combout => \Pared|Mux22~69_combout\);

-- Location: FF_X17_Y12_N9
\Pared|PAREDES_A[49][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[49][1]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[49][4]~q\);

-- Location: FF_X17_Y12_N3
\Pared|PAREDES_A[51][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[51][4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[51][4]~q\);

-- Location: LCCOMB_X17_Y12_N8
\Pared|Mux22~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~70_combout\ = (\Pared|Mux22~69_combout\ & (((\Pared|PAREDES_A[51][4]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux22~69_combout\ & (\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[49][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~69_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[49][4]~q\,
	datad => \Pared|PAREDES_A[51][4]~q\,
	combout => \Pared|Mux22~70_combout\);

-- Location: LCCOMB_X13_Y12_N14
\Pared|Mux22~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~71_combout\ = (\Pared|Mux22~68_combout\ & (((\Pared|Mux22~70_combout\)) # (!\Pared|COFFSET[10]~10_combout\))) # (!\Pared|Mux22~68_combout\ & (\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux22~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~68_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux22~63_combout\,
	datad => \Pared|Mux22~70_combout\,
	combout => \Pared|Mux22~71_combout\);

-- Location: LCCOMB_X13_Y12_N0
\Pared|Mux22~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~72_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux22~61_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|Mux22~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux22~61_combout\,
	datac => \Pared|Mux22~71_combout\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux22~72_combout\);

-- Location: FF_X13_Y10_N17
\Pared|PAREDES_A[40][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[40][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[40][4]~q\);

-- Location: FF_X14_Y10_N25
\Pared|PAREDES_A[41][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[41][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[41][4]~q\);

-- Location: LCCOMB_X14_Y10_N24
\Pared|Mux22~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~42_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[41][4]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[40][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[40][4]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[41][4]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux22~42_combout\);

-- Location: FF_X13_Y12_N31
\Pared|PAREDES_A[43][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[43][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[43][4]~q\);

-- Location: FF_X13_Y12_N29
\Pared|PAREDES_A[42][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[42][3]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[42][4]~q\);

-- Location: LCCOMB_X13_Y12_N30
\Pared|Mux22~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~43_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~42_combout\ & (\Pared|PAREDES_A[43][4]~q\)) # (!\Pared|Mux22~42_combout\ & ((\Pared|PAREDES_A[42][4]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|Mux22~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux22~42_combout\,
	datac => \Pared|PAREDES_A[43][4]~q\,
	datad => \Pared|PAREDES_A[42][4]~q\,
	combout => \Pared|Mux22~43_combout\);

-- Location: FF_X14_Y8_N11
\Pared|PAREDES_A[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[27][5]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[27][4]~q\);

-- Location: FF_X12_Y9_N17
\Pared|PAREDES_A[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[25][4]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[25][4]~q\);

-- Location: FF_X12_Y8_N11
\Pared|PAREDES_A[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[26][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[26][4]~q\);

-- Location: FF_X12_Y8_N13
\Pared|PAREDES_A[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[24][1]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[24][4]~q\);

-- Location: LCCOMB_X12_Y8_N10
\Pared|Mux22~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~44_combout\ = (\Pared|COFFSET[5]~0_combout\ & (\Pared|COFFSET[6]~2_combout\)) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[26][4]~q\)) # (!\Pared|COFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[24][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[26][4]~q\,
	datad => \Pared|PAREDES_A[24][4]~q\,
	combout => \Pared|Mux22~44_combout\);

-- Location: LCCOMB_X12_Y9_N16
\Pared|Mux22~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~45_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~44_combout\ & (\Pared|PAREDES_A[27][4]~q\)) # (!\Pared|Mux22~44_combout\ & ((\Pared|PAREDES_A[25][4]~q\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux22~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[27][4]~q\,
	datac => \Pared|PAREDES_A[25][4]~q\,
	datad => \Pared|Mux22~44_combout\,
	combout => \Pared|Mux22~45_combout\);

-- Location: FF_X12_Y12_N17
\Pared|PAREDES_A[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[11][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[11][4]~q\);

-- Location: FF_X12_Y12_N31
\Pared|PAREDES_A[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[10][1]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[10][4]~q\);

-- Location: FF_X12_Y10_N9
\Pared|PAREDES_A[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[9][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[9][4]~q\);

-- Location: FF_X13_Y10_N19
\Pared|PAREDES_A[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[8][2]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[8][4]~q\);

-- Location: LCCOMB_X12_Y10_N8
\Pared|Mux22~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~46_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[9][4]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[9][4]~q\,
	datad => \Pared|PAREDES_A[8][4]~q\,
	combout => \Pared|Mux22~46_combout\);

-- Location: LCCOMB_X12_Y12_N30
\Pared|Mux22~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~47_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux22~46_combout\ & (\Pared|PAREDES_A[11][4]~q\)) # (!\Pared|Mux22~46_combout\ & ((\Pared|PAREDES_A[10][4]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux22~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[11][4]~q\,
	datac => \Pared|PAREDES_A[10][4]~q\,
	datad => \Pared|Mux22~46_combout\,
	combout => \Pared|Mux22~47_combout\);

-- Location: LCCOMB_X13_Y12_N8
\Pared|Mux22~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~48_combout\ = (\Pared|COFFSET[10]~10_combout\ & (((\Pared|COFFSET[9]~8_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & ((\Pared|COFFSET[9]~8_combout\ & (\Pared|Mux22~45_combout\)) # (!\Pared|COFFSET[9]~8_combout\ & 
-- ((\Pared|Mux22~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~45_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux22~47_combout\,
	datad => \Pared|COFFSET[9]~8_combout\,
	combout => \Pared|Mux22~48_combout\);

-- Location: FF_X18_Y14_N11
\Pared|PAREDES_A[56][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[56][4]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[56][4]~q\);

-- Location: FF_X17_Y14_N29
\Pared|PAREDES_A[58][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[58][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[58][4]~q\);

-- Location: LCCOMB_X17_Y14_N28
\Pared|Mux22~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~49_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[58][4]~q\) # (\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[56][4]~q\ & ((!\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[56][4]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[58][4]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux22~49_combout\);

-- Location: FF_X19_Y12_N31
\Pared|PAREDES_A[57][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[57][5]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[57][4]~q\);

-- Location: FF_X18_Y12_N19
\Pared|PAREDES_A[59][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~133_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[59][2]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[59][4]~q\);

-- Location: LCCOMB_X19_Y12_N30
\Pared|Mux22~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~50_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux22~49_combout\ & ((\Pared|PAREDES_A[59][4]~q\))) # (!\Pared|Mux22~49_combout\ & (\Pared|PAREDES_A[57][4]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux22~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|Mux22~49_combout\,
	datac => \Pared|PAREDES_A[57][4]~q\,
	datad => \Pared|PAREDES_A[59][4]~q\,
	combout => \Pared|Mux22~50_combout\);

-- Location: LCCOMB_X13_Y12_N10
\Pared|Mux22~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~51_combout\ = (\Pared|COFFSET[10]~10_combout\ & ((\Pared|Mux22~48_combout\ & ((\Pared|Mux22~50_combout\))) # (!\Pared|Mux22~48_combout\ & (\Pared|Mux22~43_combout\)))) # (!\Pared|COFFSET[10]~10_combout\ & (((\Pared|Mux22~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~43_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux22~48_combout\,
	datad => \Pared|Mux22~50_combout\,
	combout => \Pared|Mux22~51_combout\);

-- Location: LCCOMB_X13_Y12_N26
\Pared|Mux22~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux22~83_combout\ = (\Pared|Mux22~72_combout\ & ((\Pared|Mux22~82_combout\) # ((!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux22~72_combout\ & (((\Pared|COFFSET[8]~6_combout\ & \Pared|Mux22~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~82_combout\,
	datab => \Pared|Mux22~72_combout\,
	datac => \Pared|COFFSET[8]~6_combout\,
	datad => \Pared|Mux22~51_combout\,
	combout => \Pared|Mux22~83_combout\);

-- Location: LCCOMB_X21_Y12_N28
\Pared|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux27~0_combout\ = (\Pared|COFFSET[11]~12_combout\ & ((\Pared|Mux22~41_combout\) # ((\Rect2Hex1|cuadrante\(0))))) # (!\Pared|COFFSET[11]~12_combout\ & (((\Pared|Mux22~83_combout\ & !\Rect2Hex1|cuadrante\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux22~41_combout\,
	datab => \Pared|COFFSET[11]~12_combout\,
	datac => \Pared|Mux22~83_combout\,
	datad => \Rect2Hex1|cuadrante\(0),
	combout => \Pared|Mux27~0_combout\);

-- Location: FF_X13_Y17_N3
\Pared|PAREDES_A[39][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[39][3]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[39][5]~q\);

-- Location: FF_X14_Y13_N31
\Pared|PAREDES_A[38][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[38][4]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[38][5]~q\);

-- Location: FF_X14_Y14_N9
\Pared|PAREDES_A[37][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[37][1]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[37][5]~q\);

-- Location: FF_X14_Y14_N11
\Pared|PAREDES_A[36][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[36][2]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[36][5]~q\);

-- Location: LCCOMB_X14_Y14_N8
\Pared|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~0_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[37][5]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[36][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[37][5]~q\,
	datad => \Pared|PAREDES_A[36][5]~q\,
	combout => \Pared|Mux21~0_combout\);

-- Location: LCCOMB_X14_Y13_N30
\Pared|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~1_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux21~0_combout\ & (\Pared|PAREDES_A[39][5]~q\)) # (!\Pared|Mux21~0_combout\ & ((\Pared|PAREDES_A[38][5]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[39][5]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[38][5]~q\,
	datad => \Pared|Mux21~0_combout\,
	combout => \Pared|Mux21~1_combout\);

-- Location: FF_X13_Y13_N3
\Pared|PAREDES_A[46][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[46][3]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[46][5]~q\);

-- Location: FF_X18_Y13_N25
\Pared|PAREDES_A[45][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[45][2]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[45][5]~q\);

-- Location: FF_X14_Y17_N23
\Pared|PAREDES_A[44][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[44][5]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[44][5]~q\);

-- Location: LCCOMB_X14_Y17_N22
\Pared|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~7_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[45][5]~q\)) # (!\Pared|COFFSET[5]~0_combout\ & 
-- ((\Pared|PAREDES_A[44][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[45][5]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[44][5]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux21~7_combout\);

-- Location: FF_X17_Y17_N9
\Pared|PAREDES_A[47][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[47][5]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[47][5]~q\);

-- Location: LCCOMB_X16_Y17_N4
\Pared|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~8_combout\ = (\Pared|Mux21~7_combout\ & (((\Pared|PAREDES_A[47][5]~q\) # (!\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|Mux21~7_combout\ & (\Pared|PAREDES_A[46][5]~q\ & (\Pared|COFFSET[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[46][5]~q\,
	datab => \Pared|Mux21~7_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|PAREDES_A[47][5]~q\,
	combout => \Pared|Mux21~8_combout\);

-- Location: FF_X14_Y10_N23
\Pared|PAREDES_A[33][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[33][2]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[33][5]~q\);

-- Location: FF_X14_Y12_N27
\Pared|PAREDES_A[35][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[35][3]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[35][5]~q\);

-- Location: FF_X13_Y13_N17
\Pared|PAREDES_A[34][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[34][3]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[34][5]~q\);

-- Location: FF_X14_Y17_N21
\Pared|PAREDES_A[32][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[32][1]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[32][5]~q\);

-- Location: LCCOMB_X14_Y17_N20
\Pared|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~4_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[34][5]~q\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[32][5]~q\ & !\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[34][5]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[32][5]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux21~4_combout\);

-- Location: LCCOMB_X14_Y12_N26
\Pared|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~5_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux21~4_combout\ & ((\Pared|PAREDES_A[35][5]~q\))) # (!\Pared|Mux21~4_combout\ & (\Pared|PAREDES_A[33][5]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[33][5]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[35][5]~q\,
	datad => \Pared|Mux21~4_combout\,
	combout => \Pared|Mux21~5_combout\);

-- Location: FF_X13_Y10_N13
\Pared|PAREDES_A[40][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[40][1]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[40][5]~q\);

-- Location: FF_X14_Y13_N17
\Pared|PAREDES_A[42][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[42][3]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[42][5]~q\);

-- Location: LCCOMB_X13_Y10_N12
\Pared|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~2_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[42][5]~q\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & (\Pared|PAREDES_A[40][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[40][5]~q\,
	datad => \Pared|PAREDES_A[42][5]~q\,
	combout => \Pared|Mux21~2_combout\);

-- Location: FF_X14_Y12_N25
\Pared|PAREDES_A[43][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[43][1]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[43][5]~q\);

-- Location: FF_X13_Y9_N17
\Pared|PAREDES_A[41][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[41][2]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[41][5]~q\);

-- Location: LCCOMB_X14_Y12_N24
\Pared|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~3_combout\ = (\Pared|Mux21~2_combout\ & (((\Pared|PAREDES_A[43][5]~q\)) # (!\Pared|COFFSET[5]~0_combout\))) # (!\Pared|Mux21~2_combout\ & (\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[41][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[43][5]~q\,
	datad => \Pared|PAREDES_A[41][5]~q\,
	combout => \Pared|Mux21~3_combout\);

-- Location: LCCOMB_X14_Y12_N16
\Pared|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~6_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux21~3_combout\))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~5_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|COFFSET[8]~6_combout\,
	datad => \Pared|Mux21~3_combout\,
	combout => \Pared|Mux21~6_combout\);

-- Location: LCCOMB_X16_Y9_N26
\Pared|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~9_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~6_combout\ & ((\Pared|Mux21~8_combout\))) # (!\Pared|Mux21~6_combout\ & (\Pared|Mux21~1_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux21~1_combout\,
	datac => \Pared|Mux21~8_combout\,
	datad => \Pared|Mux21~6_combout\,
	combout => \Pared|Mux21~9_combout\);

-- Location: FF_X17_Y13_N1
\Pared|PAREDES_A[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[13][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[13][5]~q\);

-- Location: FF_X12_Y15_N21
\Pared|PAREDES_A[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[14][3]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[14][5]~q\);

-- Location: FF_X18_Y18_N29
\Pared|PAREDES_A[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[12][3]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[12][5]~q\);

-- Location: LCCOMB_X17_Y17_N24
\Pared|Mux21~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~27_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[14][5]~q\) # ((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[12][5]~q\ & !\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[14][5]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[12][5]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux21~27_combout\);

-- Location: FF_X17_Y17_N19
\Pared|PAREDES_A[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[15][1]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[15][5]~q\);

-- Location: LCCOMB_X17_Y17_N18
\Pared|Mux21~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~28_combout\ = (\Pared|Mux21~27_combout\ & (((\Pared|PAREDES_A[15][5]~q\) # (!\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|Mux21~27_combout\ & (\Pared|PAREDES_A[13][5]~q\ & ((\Pared|COFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[13][5]~q\,
	datab => \Pared|Mux21~27_combout\,
	datac => \Pared|PAREDES_A[15][5]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux21~28_combout\);

-- Location: FF_X12_Y14_N17
\Pared|PAREDES_A[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[5][2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[5][5]~q\);

-- Location: FF_X13_Y17_N13
\Pared|PAREDES_A[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[7][5]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[7][5]~q\);

-- Location: FF_X13_Y14_N19
\Pared|PAREDES_A[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[4][2]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[4][5]~q\);

-- Location: FF_X12_Y16_N9
\Pared|PAREDES_A[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[6][3]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[6][5]~q\);

-- Location: LCCOMB_X13_Y14_N18
\Pared|Mux21~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~22_combout\ = (\Pared|COFFSET[5]~0_combout\ & (\Pared|COFFSET[6]~2_combout\)) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[6][5]~q\))) # (!\Pared|COFFSET[6]~2_combout\ & (\Pared|PAREDES_A[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[4][5]~q\,
	datad => \Pared|PAREDES_A[6][5]~q\,
	combout => \Pared|Mux21~22_combout\);

-- Location: LCCOMB_X13_Y17_N12
\Pared|Mux21~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~23_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux21~22_combout\ & ((\Pared|PAREDES_A[7][5]~q\))) # (!\Pared|Mux21~22_combout\ & (\Pared|PAREDES_A[5][5]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux21~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[5][5]~q\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[7][5]~q\,
	datad => \Pared|Mux21~22_combout\,
	combout => \Pared|Mux21~23_combout\);

-- Location: FF_X16_Y12_N13
\Pared|PAREDES_A[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[3][4]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[3][5]~q\);

-- Location: FF_X12_Y14_N11
\Pared|PAREDES_A[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[1][2]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[1][5]~q\);

-- Location: FF_X13_Y18_N11
\Pared|PAREDES_A[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[0][2]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[0][5]~q\);

-- Location: LCCOMB_X12_Y14_N10
\Pared|Mux21~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~24_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|COFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[1][5]~q\)))) # (!\Pared|COFFSET[5]~0_combout\ & (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[5]~0_combout\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[1][5]~q\,
	datad => \Pared|PAREDES_A[0][5]~q\,
	combout => \Pared|Mux21~24_combout\);

-- Location: FF_X12_Y16_N3
\Pared|PAREDES_A[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[2][3]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[2][5]~q\);

-- Location: LCCOMB_X12_Y16_N12
\Pared|Mux21~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~25_combout\ = (\Pared|Mux21~24_combout\ & ((\Pared|PAREDES_A[3][5]~q\) # ((!\Pared|COFFSET[6]~2_combout\)))) # (!\Pared|Mux21~24_combout\ & (((\Pared|COFFSET[6]~2_combout\ & \Pared|PAREDES_A[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[3][5]~q\,
	datab => \Pared|Mux21~24_combout\,
	datac => \Pared|COFFSET[6]~2_combout\,
	datad => \Pared|PAREDES_A[2][5]~q\,
	combout => \Pared|Mux21~25_combout\);

-- Location: LCCOMB_X12_Y16_N6
\Pared|Mux21~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~26_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~23_combout\) # ((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((!\Pared|COFFSET[8]~6_combout\ & \Pared|Mux21~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux21~23_combout\,
	datac => \Pared|COFFSET[8]~6_combout\,
	datad => \Pared|Mux21~25_combout\,
	combout => \Pared|Mux21~26_combout\);

-- Location: FF_X18_Y12_N7
\Pared|PAREDES_A[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[11][0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[11][5]~q\);

-- Location: FF_X12_Y15_N11
\Pared|PAREDES_A[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[10][1]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[10][5]~q\);

-- Location: FF_X13_Y10_N31
\Pared|PAREDES_A[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[8][2]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[8][5]~q\);

-- Location: FF_X13_Y9_N19
\Pared|PAREDES_A[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[9][3]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[9][5]~q\);

-- Location: LCCOMB_X13_Y9_N18
\Pared|Mux21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~20_combout\ = (\Pared|COFFSET[6]~2_combout\ & (((\Pared|COFFSET[5]~0_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[9][5]~q\))) # (!\Pared|COFFSET[5]~0_combout\ & 
-- (\Pared|PAREDES_A[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[8][5]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[9][5]~q\,
	datad => \Pared|COFFSET[5]~0_combout\,
	combout => \Pared|Mux21~20_combout\);

-- Location: LCCOMB_X12_Y15_N10
\Pared|Mux21~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~21_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux21~20_combout\ & (\Pared|PAREDES_A[11][5]~q\)) # (!\Pared|Mux21~20_combout\ & ((\Pared|PAREDES_A[10][5]~q\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[11][5]~q\,
	datab => \Pared|COFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[10][5]~q\,
	datad => \Pared|Mux21~20_combout\,
	combout => \Pared|Mux21~21_combout\);

-- Location: LCCOMB_X13_Y15_N28
\Pared|Mux21~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~29_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux21~26_combout\ & (\Pared|Mux21~28_combout\)) # (!\Pared|Mux21~26_combout\ & ((\Pared|Mux21~21_combout\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux21~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|Mux21~28_combout\,
	datac => \Pared|Mux21~26_combout\,
	datad => \Pared|Mux21~21_combout\,
	combout => \Pared|Mux21~29_combout\);

-- Location: FF_X14_Y8_N25
\Pared|PAREDES_A[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[27][5]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[27][5]~q\);

-- Location: FF_X16_Y10_N19
\Pared|PAREDES_A[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[31][3]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[31][5]~q\);

-- Location: FF_X19_Y13_N9
\Pared|PAREDES_A[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[23][2]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[23][5]~q\);

-- Location: FF_X16_Y10_N25
\Pared|PAREDES_A[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[19][1]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[19][5]~q\);

-- Location: LCCOMB_X16_Y10_N24
\Pared|Mux21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~17_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[23][5]~q\) # ((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[19][5]~q\ & !\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[23][5]~q\,
	datac => \Pared|PAREDES_A[19][5]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux21~17_combout\);

-- Location: LCCOMB_X16_Y10_N18
\Pared|Mux21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~18_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux21~17_combout\ & ((\Pared|PAREDES_A[31][5]~q\))) # (!\Pared|Mux21~17_combout\ & (\Pared|PAREDES_A[27][5]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[27][5]~q\,
	datac => \Pared|PAREDES_A[31][5]~q\,
	datad => \Pared|Mux21~17_combout\,
	combout => \Pared|Mux21~18_combout\);

-- Location: FF_X14_Y11_N23
\Pared|PAREDES_A[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[30][5]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[30][5]~q\);

-- Location: FF_X13_Y11_N1
\Pared|PAREDES_A[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[22][3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[22][5]~q\);

-- Location: FF_X13_Y11_N3
\Pared|PAREDES_A[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[18][3]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[18][5]~q\);

-- Location: FF_X14_Y11_N21
\Pared|PAREDES_A[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[26][1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[26][5]~q\);

-- Location: LCCOMB_X14_Y11_N20
\Pared|Mux21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~10_combout\ = (\Pared|COFFSET[8]~6_combout\ & (((\Pared|PAREDES_A[26][5]~q\) # (\Pared|COFFSET[7]~4_combout\)))) # (!\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[18][5]~q\ & ((!\Pared|COFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[18][5]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[26][5]~q\,
	datad => \Pared|COFFSET[7]~4_combout\,
	combout => \Pared|Mux21~10_combout\);

-- Location: LCCOMB_X13_Y11_N0
\Pared|Mux21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~11_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~10_combout\ & (\Pared|PAREDES_A[30][5]~q\)) # (!\Pared|Mux21~10_combout\ & ((\Pared|PAREDES_A[22][5]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[30][5]~q\,
	datac => \Pared|PAREDES_A[22][5]~q\,
	datad => \Pared|Mux21~10_combout\,
	combout => \Pared|Mux21~11_combout\);

-- Location: FF_X12_Y9_N21
\Pared|PAREDES_A[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[25][4]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[25][5]~q\);

-- Location: FF_X18_Y8_N11
\Pared|PAREDES_A[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[29][3]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[29][5]~q\);

-- Location: FF_X18_Y8_N25
\Pared|PAREDES_A[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[17][5]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[17][5]~q\);

-- Location: LCCOMB_X13_Y15_N26
\Pared|PAREDES_A[21][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|PAREDES_A[21][5]~feeder_combout\ = \Pared|PAREDES_A~132_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Pared|PAREDES_A~132_combout\,
	combout => \Pared|PAREDES_A[21][5]~feeder_combout\);

-- Location: FF_X13_Y15_N27
\Pared|PAREDES_A[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|PAREDES_A[21][5]~feeder_combout\,
	ena => \Pared|PAREDES_A[21][2]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[21][5]~q\);

-- Location: LCCOMB_X18_Y8_N24
\Pared|Mux21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~12_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[21][5]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (!\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[17][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[17][5]~q\,
	datad => \Pared|PAREDES_A[21][5]~q\,
	combout => \Pared|Mux21~12_combout\);

-- Location: LCCOMB_X18_Y8_N10
\Pared|Mux21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~13_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux21~12_combout\ & ((\Pared|PAREDES_A[29][5]~q\))) # (!\Pared|Mux21~12_combout\ & (\Pared|PAREDES_A[25][5]~q\)))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[25][5]~q\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[29][5]~q\,
	datad => \Pared|Mux21~12_combout\,
	combout => \Pared|Mux21~13_combout\);

-- Location: FF_X13_Y14_N9
\Pared|PAREDES_A[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[20][2]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[20][5]~q\);

-- Location: FF_X14_Y15_N29
\Pared|PAREDES_A[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[28][2]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[28][5]~q\);

-- Location: FF_X14_Y15_N19
\Pared|PAREDES_A[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[16][5]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[16][5]~q\);

-- Location: FF_X12_Y9_N23
\Pared|PAREDES_A[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[24][1]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[24][5]~q\);

-- Location: LCCOMB_X14_Y15_N18
\Pared|Mux21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~14_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[24][5]~q\))) # (!\Pared|COFFSET[8]~6_combout\ & 
-- (\Pared|PAREDES_A[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[16][5]~q\,
	datad => \Pared|PAREDES_A[24][5]~q\,
	combout => \Pared|Mux21~14_combout\);

-- Location: LCCOMB_X14_Y15_N28
\Pared|Mux21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~15_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~14_combout\ & ((\Pared|PAREDES_A[28][5]~q\))) # (!\Pared|Mux21~14_combout\ & (\Pared|PAREDES_A[20][5]~q\)))) # (!\Pared|COFFSET[7]~4_combout\ & (((\Pared|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[20][5]~q\,
	datac => \Pared|PAREDES_A[28][5]~q\,
	datad => \Pared|Mux21~14_combout\,
	combout => \Pared|Mux21~15_combout\);

-- Location: LCCOMB_X13_Y10_N24
\Pared|Mux21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~16_combout\ = (\Pared|COFFSET[6]~2_combout\ & (\Pared|COFFSET[5]~0_combout\)) # (!\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\ & (\Pared|Mux21~13_combout\)) # (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|Mux21~13_combout\,
	datad => \Pared|Mux21~15_combout\,
	combout => \Pared|Mux21~16_combout\);

-- Location: LCCOMB_X13_Y10_N2
\Pared|Mux21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~19_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|Mux21~16_combout\ & (\Pared|Mux21~18_combout\)) # (!\Pared|Mux21~16_combout\ & ((\Pared|Mux21~11_combout\))))) # (!\Pared|COFFSET[6]~2_combout\ & (((\Pared|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|Mux21~18_combout\,
	datac => \Pared|Mux21~11_combout\,
	datad => \Pared|Mux21~16_combout\,
	combout => \Pared|Mux21~19_combout\);

-- Location: LCCOMB_X13_Y10_N20
\Pared|Mux21~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~30_combout\ = (\Pared|COFFSET[9]~8_combout\ & ((\Pared|COFFSET[10]~10_combout\) # ((\Pared|Mux21~19_combout\)))) # (!\Pared|COFFSET[9]~8_combout\ & (!\Pared|COFFSET[10]~10_combout\ & (\Pared|Mux21~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[9]~8_combout\,
	datab => \Pared|COFFSET[10]~10_combout\,
	datac => \Pared|Mux21~29_combout\,
	datad => \Pared|Mux21~19_combout\,
	combout => \Pared|Mux21~30_combout\);

-- Location: FF_X18_Y12_N25
\Pared|PAREDES_A[59][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[59][2]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[59][5]~q\);

-- Location: FF_X17_Y12_N5
\Pared|PAREDES_A[51][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[51][4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[51][5]~q\);

-- Location: LCCOMB_X17_Y12_N10
\Pared|Mux21~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~38_combout\ = (\Pared|COFFSET[7]~4_combout\ & (\Pared|COFFSET[8]~6_combout\)) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & (\Pared|PAREDES_A[59][5]~q\)) # (!\Pared|COFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[51][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|COFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[59][5]~q\,
	datad => \Pared|PAREDES_A[51][5]~q\,
	combout => \Pared|Mux21~38_combout\);

-- Location: FF_X16_Y13_N9
\Pared|PAREDES_A[55][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[55][3]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[55][5]~q\);

-- Location: FF_X19_Y13_N27
\Pared|PAREDES_A[63][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[63][0]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[63][5]~q\);

-- Location: LCCOMB_X16_Y13_N8
\Pared|Mux21~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~39_combout\ = (\Pared|Mux21~38_combout\ & (((\Pared|PAREDES_A[63][5]~q\)) # (!\Pared|COFFSET[7]~4_combout\))) # (!\Pared|Mux21~38_combout\ & (\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[55][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~38_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[55][5]~q\,
	datad => \Pared|PAREDES_A[63][5]~q\,
	combout => \Pared|Mux21~39_combout\);

-- Location: FF_X17_Y14_N27
\Pared|PAREDES_A[62][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[62][5]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[62][5]~q\);

-- Location: FF_X16_Y11_N23
\Pared|PAREDES_A[54][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[54][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[54][5]~q\);

-- Location: FF_X17_Y11_N19
\Pared|PAREDES_A[50][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[50][0]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[50][5]~q\);

-- Location: LCCOMB_X16_Y11_N22
\Pared|Mux21~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~33_combout\ = (\Pared|COFFSET[8]~6_combout\ & (\Pared|COFFSET[7]~4_combout\)) # (!\Pared|COFFSET[8]~6_combout\ & ((\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[54][5]~q\)) # (!\Pared|COFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[50][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[54][5]~q\,
	datad => \Pared|PAREDES_A[50][5]~q\,
	combout => \Pared|Mux21~33_combout\);

-- Location: FF_X17_Y14_N25
\Pared|PAREDES_A[58][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[58][0]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[58][5]~q\);

-- Location: LCCOMB_X17_Y14_N24
\Pared|Mux21~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~34_combout\ = (\Pared|Mux21~33_combout\ & ((\Pared|PAREDES_A[62][5]~q\) # ((!\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|Mux21~33_combout\ & (((\Pared|PAREDES_A[58][5]~q\ & \Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[62][5]~q\,
	datab => \Pared|Mux21~33_combout\,
	datac => \Pared|PAREDES_A[58][5]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux21~34_combout\);

-- Location: FF_X18_Y18_N31
\Pared|PAREDES_A[60][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[60][4]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[60][5]~q\);

-- Location: FF_X18_Y14_N7
\Pared|PAREDES_A[56][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[56][4]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[56][5]~q\);

-- Location: FF_X17_Y11_N29
\Pared|PAREDES_A[48][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[48][5]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[48][5]~q\);

-- Location: FF_X10_Y10_N19
\Pared|PAREDES_A[52][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[52][1]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[52][5]~q\);

-- Location: LCCOMB_X10_Y10_N18
\Pared|Mux21~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~35_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[52][5]~q\) # (\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|PAREDES_A[48][5]~q\ & ((!\Pared|COFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[48][5]~q\,
	datac => \Pared|PAREDES_A[52][5]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux21~35_combout\);

-- Location: LCCOMB_X11_Y10_N26
\Pared|Mux21~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~36_combout\ = (\Pared|COFFSET[8]~6_combout\ & ((\Pared|Mux21~35_combout\ & (\Pared|PAREDES_A[60][5]~q\)) # (!\Pared|Mux21~35_combout\ & ((\Pared|PAREDES_A[56][5]~q\))))) # (!\Pared|COFFSET[8]~6_combout\ & (((\Pared|Mux21~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[60][5]~q\,
	datac => \Pared|PAREDES_A[56][5]~q\,
	datad => \Pared|Mux21~35_combout\,
	combout => \Pared|Mux21~36_combout\);

-- Location: LCCOMB_X17_Y9_N4
\Pared|Mux21~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~37_combout\ = (\Pared|COFFSET[6]~2_combout\ & ((\Pared|COFFSET[5]~0_combout\) # ((\Pared|Mux21~34_combout\)))) # (!\Pared|COFFSET[6]~2_combout\ & (!\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux21~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[6]~2_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|Mux21~34_combout\,
	datad => \Pared|Mux21~36_combout\,
	combout => \Pared|Mux21~37_combout\);

-- Location: FF_X19_Y12_N27
\Pared|PAREDES_A[49][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[49][1]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[49][5]~q\);

-- Location: FF_X19_Y12_N17
\Pared|PAREDES_A[57][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[57][5]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[57][5]~q\);

-- Location: LCCOMB_X19_Y12_N16
\Pared|Mux21~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~31_combout\ = (\Pared|COFFSET[7]~4_combout\ & (((\Pared|COFFSET[8]~6_combout\)))) # (!\Pared|COFFSET[7]~4_combout\ & ((\Pared|COFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[57][5]~q\))) # (!\Pared|COFFSET[8]~6_combout\ & 
-- (\Pared|PAREDES_A[49][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[49][5]~q\,
	datab => \Pared|COFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[57][5]~q\,
	datad => \Pared|COFFSET[8]~6_combout\,
	combout => \Pared|Mux21~31_combout\);

-- Location: FF_X17_Y13_N19
\Pared|PAREDES_A[61][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[61][5]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[61][5]~q\);

-- Location: FF_X16_Y11_N21
\Pared|PAREDES_A[53][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Pared|PAREDES_A~132_combout\,
	sload => VCC,
	ena => \Pared|PAREDES_A[53][3]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|PAREDES_A[53][5]~q\);

-- Location: LCCOMB_X17_Y13_N18
\Pared|Mux21~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~32_combout\ = (\Pared|COFFSET[7]~4_combout\ & ((\Pared|Mux21~31_combout\ & (\Pared|PAREDES_A[61][5]~q\)) # (!\Pared|Mux21~31_combout\ & ((\Pared|PAREDES_A[53][5]~q\))))) # (!\Pared|COFFSET[7]~4_combout\ & (\Pared|Mux21~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|COFFSET[7]~4_combout\,
	datab => \Pared|Mux21~31_combout\,
	datac => \Pared|PAREDES_A[61][5]~q\,
	datad => \Pared|PAREDES_A[53][5]~q\,
	combout => \Pared|Mux21~32_combout\);

-- Location: LCCOMB_X17_Y9_N22
\Pared|Mux21~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~40_combout\ = (\Pared|COFFSET[5]~0_combout\ & ((\Pared|Mux21~37_combout\ & (\Pared|Mux21~39_combout\)) # (!\Pared|Mux21~37_combout\ & ((\Pared|Mux21~32_combout\))))) # (!\Pared|COFFSET[5]~0_combout\ & (((\Pared|Mux21~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~39_combout\,
	datab => \Pared|COFFSET[5]~0_combout\,
	datac => \Pared|Mux21~37_combout\,
	datad => \Pared|Mux21~32_combout\,
	combout => \Pared|Mux21~40_combout\);

-- Location: LCCOMB_X17_Y9_N16
\Pared|Mux21~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux21~41_combout\ = (\Pared|Mux21~30_combout\ & (((\Pared|Mux21~40_combout\) # (!\Pared|COFFSET[10]~10_combout\)))) # (!\Pared|Mux21~30_combout\ & (\Pared|Mux21~9_combout\ & (\Pared|COFFSET[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~9_combout\,
	datab => \Pared|Mux21~30_combout\,
	datac => \Pared|COFFSET[10]~10_combout\,
	datad => \Pared|Mux21~40_combout\,
	combout => \Pared|Mux21~41_combout\);

-- Location: LCCOMB_X21_Y12_N30
\Pared|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux27~1_combout\ = (\Pared|Mux27~0_combout\ & ((\Pared|Mux21~83_combout\) # ((!\Rect2Hex1|cuadrante\(0))))) # (!\Pared|Mux27~0_combout\ & (((\Pared|Mux21~41_combout\ & \Rect2Hex1|cuadrante\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux21~83_combout\,
	datab => \Pared|Mux27~0_combout\,
	datac => \Pared|Mux21~41_combout\,
	datad => \Rect2Hex1|cuadrante\(0),
	combout => \Pared|Mux27~1_combout\);

-- Location: LCCOMB_X21_Y20_N14
\ControlGiro1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add1~0_combout\ = \GeneradorAleatorio|LFSR:11:i64:bit32|Q~q\ $ (GND)
-- \ControlGiro1|Add1~1\ = CARRY(!\GeneradorAleatorio|LFSR:11:i64:bit32|Q~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GeneradorAleatorio|LFSR:11:i64:bit32|Q~q\,
	datad => VCC,
	combout => \ControlGiro1|Add1~0_combout\,
	cout => \ControlGiro1|Add1~1\);

-- Location: LCCOMB_X21_Y20_N16
\ControlGiro1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add1~2_combout\ = (\GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\ & (!\ControlGiro1|Add1~1\)) # (!\GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\ & (\ControlGiro1|Add1~1\ & VCC))
-- \ControlGiro1|Add1~3\ = CARRY((\GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\ & !\ControlGiro1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GeneradorAleatorio|LFSR:12:i64:bit32|Q~q\,
	datad => VCC,
	cin => \ControlGiro1|Add1~1\,
	combout => \ControlGiro1|Add1~2_combout\,
	cout => \ControlGiro1|Add1~3\);

-- Location: LCCOMB_X21_Y20_N18
\ControlGiro1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add1~4_combout\ = (\GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\ & (\ControlGiro1|Add1~3\ $ (GND))) # (!\GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\ & ((GND) # (!\ControlGiro1|Add1~3\)))
-- \ControlGiro1|Add1~5\ = CARRY((!\ControlGiro1|Add1~3\) # (!\GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GeneradorAleatorio|LFSR:13:i64:bit32|Q~q\,
	datad => VCC,
	cin => \ControlGiro1|Add1~3\,
	combout => \ControlGiro1|Add1~4_combout\,
	cout => \ControlGiro1|Add1~5\);

-- Location: LCCOMB_X21_Y20_N20
\ControlGiro1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add1~6_combout\ = (\GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\ & (!\ControlGiro1|Add1~5\)) # (!\GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\ & (\ControlGiro1|Add1~5\ & VCC))
-- \ControlGiro1|Add1~7\ = CARRY((\GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\ & !\ControlGiro1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GeneradorAleatorio|LFSR:14:i64:bit32|Q~q\,
	datad => VCC,
	cin => \ControlGiro1|Add1~5\,
	combout => \ControlGiro1|Add1~6_combout\,
	cout => \ControlGiro1|Add1~7\);

-- Location: LCCOMB_X21_Y20_N22
\ControlGiro1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add1~8_combout\ = (\GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\ & (!\ControlGiro1|Add1~7\ & VCC)) # (!\GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\ & (\ControlGiro1|Add1~7\ $ (GND)))
-- \ControlGiro1|Add1~9\ = CARRY((!\GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\ & !\ControlGiro1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GeneradorAleatorio|LFSR:15:i64:bit32|Q~q\,
	datad => VCC,
	cin => \ControlGiro1|Add1~7\,
	combout => \ControlGiro1|Add1~8_combout\,
	cout => \ControlGiro1|Add1~9\);

-- Location: LCCOMB_X21_Y20_N24
\ControlGiro1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add1~10_combout\ = (\GeneradorAleatorio|LFSR:16:i64:bit32|Q~q\ & ((\ControlGiro1|Add1~9\) # (GND))) # (!\GeneradorAleatorio|LFSR:16:i64:bit32|Q~q\ & (!\ControlGiro1|Add1~9\))
-- \ControlGiro1|Add1~11\ = CARRY((\GeneradorAleatorio|LFSR:16:i64:bit32|Q~q\) # (!\ControlGiro1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GeneradorAleatorio|LFSR:16:i64:bit32|Q~q\,
	datad => VCC,
	cin => \ControlGiro1|Add1~9\,
	combout => \ControlGiro1|Add1~10_combout\,
	cout => \ControlGiro1|Add1~11\);

-- Location: LCCOMB_X21_Y20_N26
\ControlGiro1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add1~12_combout\ = !\ControlGiro1|Add1~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ControlGiro1|Add1~11\,
	combout => \ControlGiro1|Add1~12_combout\);

-- Location: LCCOMB_X22_Y20_N8
\ControlGiro1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~0_combout\ = \ControlGiro1|cambiar_giro\(0) $ (VCC)
-- \ControlGiro1|Add2~1\ = CARRY(\ControlGiro1|cambiar_giro\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|cambiar_giro\(0),
	datad => VCC,
	combout => \ControlGiro1|Add2~0_combout\,
	cout => \ControlGiro1|Add2~1\);

-- Location: LCCOMB_X21_Y20_N8
\ControlGiro1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~2_combout\ = (\ControlGiro1|Equal0~2_combout\ & (!\GeneradorAleatorio|LFSR:9:i64:bit32|Q~q\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GeneradorAleatorio|LFSR:9:i64:bit32|Q~q\,
	datac => \ControlGiro1|Add2~0_combout\,
	datad => \ControlGiro1|Equal0~2_combout\,
	combout => \ControlGiro1|Add2~2_combout\);

-- Location: FF_X21_Y20_N9
\ControlGiro1|cambiar_giro[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~2_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(0));

-- Location: LCCOMB_X22_Y20_N10
\ControlGiro1|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~3_combout\ = (\ControlGiro1|cambiar_giro\(1) & (\ControlGiro1|Add2~1\ & VCC)) # (!\ControlGiro1|cambiar_giro\(1) & (!\ControlGiro1|Add2~1\))
-- \ControlGiro1|Add2~4\ = CARRY((!\ControlGiro1|cambiar_giro\(1) & !\ControlGiro1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|cambiar_giro\(1),
	datad => VCC,
	cin => \ControlGiro1|Add2~1\,
	combout => \ControlGiro1|Add2~3_combout\,
	cout => \ControlGiro1|Add2~4\);

-- Location: LCCOMB_X22_Y20_N0
\ControlGiro1|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~5_combout\ = (\ControlGiro1|Equal0~2_combout\ & (!\GeneradorAleatorio|LFSR:10:i64:bit32|Q~q\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Equal0~2_combout\,
	datab => \GeneradorAleatorio|LFSR:10:i64:bit32|Q~q\,
	datad => \ControlGiro1|Add2~3_combout\,
	combout => \ControlGiro1|Add2~5_combout\);

-- Location: FF_X22_Y20_N1
\ControlGiro1|cambiar_giro[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~5_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(1));

-- Location: LCCOMB_X22_Y20_N12
\ControlGiro1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~6_combout\ = (\ControlGiro1|cambiar_giro\(2) & ((GND) # (!\ControlGiro1|Add2~4\))) # (!\ControlGiro1|cambiar_giro\(2) & (\ControlGiro1|Add2~4\ $ (GND)))
-- \ControlGiro1|Add2~7\ = CARRY((\ControlGiro1|cambiar_giro\(2)) # (!\ControlGiro1|Add2~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|cambiar_giro\(2),
	datad => VCC,
	cin => \ControlGiro1|Add2~4\,
	combout => \ControlGiro1|Add2~6_combout\,
	cout => \ControlGiro1|Add2~7\);

-- Location: LCCOMB_X22_Y20_N2
\ControlGiro1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~8_combout\ = (\ControlGiro1|Equal0~2_combout\ & (\ControlGiro1|Add1~0_combout\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Add1~0_combout\,
	datac => \ControlGiro1|Add2~6_combout\,
	datad => \ControlGiro1|Equal0~2_combout\,
	combout => \ControlGiro1|Add2~8_combout\);

-- Location: FF_X22_Y20_N3
\ControlGiro1|cambiar_giro[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~8_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(2));

-- Location: LCCOMB_X22_Y20_N14
\ControlGiro1|Add2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~9_combout\ = (\ControlGiro1|cambiar_giro\(3) & (\ControlGiro1|Add2~7\ & VCC)) # (!\ControlGiro1|cambiar_giro\(3) & (!\ControlGiro1|Add2~7\))
-- \ControlGiro1|Add2~10\ = CARRY((!\ControlGiro1|cambiar_giro\(3) & !\ControlGiro1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|cambiar_giro\(3),
	datad => VCC,
	cin => \ControlGiro1|Add2~7\,
	combout => \ControlGiro1|Add2~9_combout\,
	cout => \ControlGiro1|Add2~10\);

-- Location: LCCOMB_X21_Y20_N2
\ControlGiro1|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~11_combout\ = (\ControlGiro1|Equal0~2_combout\ & (\ControlGiro1|Add1~2_combout\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|Add1~2_combout\,
	datac => \ControlGiro1|Add2~9_combout\,
	datad => \ControlGiro1|Equal0~2_combout\,
	combout => \ControlGiro1|Add2~11_combout\);

-- Location: FF_X21_Y20_N3
\ControlGiro1|cambiar_giro[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~11_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(3));

-- Location: LCCOMB_X22_Y20_N16
\ControlGiro1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~12_combout\ = (\ControlGiro1|cambiar_giro\(4) & ((GND) # (!\ControlGiro1|Add2~10\))) # (!\ControlGiro1|cambiar_giro\(4) & (\ControlGiro1|Add2~10\ $ (GND)))
-- \ControlGiro1|Add2~13\ = CARRY((\ControlGiro1|cambiar_giro\(4)) # (!\ControlGiro1|Add2~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|cambiar_giro\(4),
	datad => VCC,
	cin => \ControlGiro1|Add2~10\,
	combout => \ControlGiro1|Add2~12_combout\,
	cout => \ControlGiro1|Add2~13\);

-- Location: LCCOMB_X22_Y20_N28
\ControlGiro1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~14_combout\ = (\ControlGiro1|Equal0~2_combout\ & (\ControlGiro1|Add1~4_combout\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Equal0~2_combout\,
	datab => \ControlGiro1|Add1~4_combout\,
	datad => \ControlGiro1|Add2~12_combout\,
	combout => \ControlGiro1|Add2~14_combout\);

-- Location: FF_X22_Y20_N29
\ControlGiro1|cambiar_giro[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~14_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(4));

-- Location: LCCOMB_X22_Y20_N18
\ControlGiro1|Add2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~15_combout\ = (\ControlGiro1|cambiar_giro\(5) & (\ControlGiro1|Add2~13\ & VCC)) # (!\ControlGiro1|cambiar_giro\(5) & (!\ControlGiro1|Add2~13\))
-- \ControlGiro1|Add2~16\ = CARRY((!\ControlGiro1|cambiar_giro\(5) & !\ControlGiro1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|cambiar_giro\(5),
	datad => VCC,
	cin => \ControlGiro1|Add2~13\,
	combout => \ControlGiro1|Add2~15_combout\,
	cout => \ControlGiro1|Add2~16\);

-- Location: LCCOMB_X22_Y20_N6
\ControlGiro1|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~17_combout\ = (\ControlGiro1|Equal0~2_combout\ & (\ControlGiro1|Add1~6_combout\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Equal0~2_combout\,
	datab => \ControlGiro1|Add1~6_combout\,
	datad => \ControlGiro1|Add2~15_combout\,
	combout => \ControlGiro1|Add2~17_combout\);

-- Location: FF_X22_Y20_N7
\ControlGiro1|cambiar_giro[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~17_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(5));

-- Location: LCCOMB_X22_Y20_N20
\ControlGiro1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~18_combout\ = (\ControlGiro1|cambiar_giro\(6) & ((GND) # (!\ControlGiro1|Add2~16\))) # (!\ControlGiro1|cambiar_giro\(6) & (\ControlGiro1|Add2~16\ $ (GND)))
-- \ControlGiro1|Add2~19\ = CARRY((\ControlGiro1|cambiar_giro\(6)) # (!\ControlGiro1|Add2~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|cambiar_giro\(6),
	datad => VCC,
	cin => \ControlGiro1|Add2~16\,
	combout => \ControlGiro1|Add2~18_combout\,
	cout => \ControlGiro1|Add2~19\);

-- Location: LCCOMB_X22_Y20_N26
\ControlGiro1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~20_combout\ = (\ControlGiro1|Equal0~2_combout\ & (\ControlGiro1|Add1~8_combout\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Equal0~2_combout\,
	datab => \ControlGiro1|Add1~8_combout\,
	datad => \ControlGiro1|Add2~18_combout\,
	combout => \ControlGiro1|Add2~20_combout\);

-- Location: FF_X22_Y20_N27
\ControlGiro1|cambiar_giro[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~20_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(6));

-- Location: LCCOMB_X22_Y20_N22
\ControlGiro1|Add2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~21_combout\ = (\ControlGiro1|cambiar_giro\(7) & (\ControlGiro1|Add2~19\ & VCC)) # (!\ControlGiro1|cambiar_giro\(7) & (!\ControlGiro1|Add2~19\))
-- \ControlGiro1|Add2~22\ = CARRY((!\ControlGiro1|cambiar_giro\(7) & !\ControlGiro1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|cambiar_giro\(7),
	datad => VCC,
	cin => \ControlGiro1|Add2~19\,
	combout => \ControlGiro1|Add2~21_combout\,
	cout => \ControlGiro1|Add2~22\);

-- Location: LCCOMB_X21_Y20_N28
\ControlGiro1|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~23_combout\ = (\ControlGiro1|Equal0~2_combout\ & (\ControlGiro1|Add1~10_combout\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Equal0~2_combout\,
	datab => \ControlGiro1|Add1~10_combout\,
	datad => \ControlGiro1|Add2~21_combout\,
	combout => \ControlGiro1|Add2~23_combout\);

-- Location: FF_X21_Y20_N29
\ControlGiro1|cambiar_giro[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~23_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(7));

-- Location: LCCOMB_X22_Y20_N24
\ControlGiro1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~24_combout\ = \ControlGiro1|cambiar_giro\(8) $ (\ControlGiro1|Add2~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|cambiar_giro\(8),
	cin => \ControlGiro1|Add2~22\,
	combout => \ControlGiro1|Add2~24_combout\);

-- Location: LCCOMB_X21_Y20_N6
\ControlGiro1|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add2~26_combout\ = (\ControlGiro1|Equal0~2_combout\ & (\ControlGiro1|Add1~12_combout\)) # (!\ControlGiro1|Equal0~2_combout\ & ((\ControlGiro1|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Equal0~2_combout\,
	datac => \ControlGiro1|Add1~12_combout\,
	datad => \ControlGiro1|Add2~24_combout\,
	combout => \ControlGiro1|Add2~26_combout\);

-- Location: FF_X21_Y20_N7
\ControlGiro1|cambiar_giro[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|Add2~26_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|cambiar_giro\(8));

-- Location: LCCOMB_X22_Y20_N30
\ControlGiro1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Equal0~1_combout\ = (!\ControlGiro1|cambiar_giro\(5) & (!\ControlGiro1|cambiar_giro\(7) & (!\ControlGiro1|cambiar_giro\(6) & !\ControlGiro1|cambiar_giro\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|cambiar_giro\(5),
	datab => \ControlGiro1|cambiar_giro\(7),
	datac => \ControlGiro1|cambiar_giro\(6),
	datad => \ControlGiro1|cambiar_giro\(4),
	combout => \ControlGiro1|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y20_N4
\ControlGiro1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Equal0~0_combout\ = (!\ControlGiro1|cambiar_giro\(0) & (!\ControlGiro1|cambiar_giro\(2) & (!\ControlGiro1|cambiar_giro\(3) & !\ControlGiro1|cambiar_giro\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|cambiar_giro\(0),
	datab => \ControlGiro1|cambiar_giro\(2),
	datac => \ControlGiro1|cambiar_giro\(3),
	datad => \ControlGiro1|cambiar_giro\(1),
	combout => \ControlGiro1|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y20_N12
\ControlGiro1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Equal0~2_combout\ = (!\ControlGiro1|cambiar_giro\(8) & (\ControlGiro1|Equal0~1_combout\ & \ControlGiro1|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|cambiar_giro\(8),
	datac => \ControlGiro1|Equal0~1_combout\,
	datad => \ControlGiro1|Equal0~0_combout\,
	combout => \ControlGiro1|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y20_N10
\ControlGiro1|direccion~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|direccion~0_combout\ = \ControlGiro1|direccion~q\ $ (((\Juego_Fsm1|Rst~q\ & (\Juego_Fsm1|Actualizar~q\ & \ControlGiro1|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Rst~q\,
	datab => \Juego_Fsm1|Actualizar~q\,
	datac => \ControlGiro1|direccion~q\,
	datad => \ControlGiro1|Equal0~2_combout\,
	combout => \ControlGiro1|direccion~0_combout\);

-- Location: FF_X21_Y20_N11
\ControlGiro1|direccion\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|direccion~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|direccion~q\);

-- Location: LCCOMB_X17_Y21_N2
\ControlGiro1|velocidad[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[0]~10_combout\ = (\ContSpeedUp|ovf~q\ & (\ControlGiro1|velocidad\(0) $ (VCC))) # (!\ContSpeedUp|ovf~q\ & (\ControlGiro1|velocidad\(0) & VCC))
-- \ControlGiro1|velocidad[0]~11\ = CARRY((\ContSpeedUp|ovf~q\ & \ControlGiro1|velocidad\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|ovf~q\,
	datab => \ControlGiro1|velocidad\(0),
	datad => VCC,
	combout => \ControlGiro1|velocidad[0]~10_combout\,
	cout => \ControlGiro1|velocidad[0]~11\);

-- Location: FF_X17_Y21_N3
\ControlGiro1|velocidad[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[0]~10_combout\,
	asdata => VCC,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(0));

-- Location: LCCOMB_X17_Y21_N24
\ControlGiro1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~0_combout\ = \ControlGiro1|direccion~q\ $ (\ControlGiro1|velocidad\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ControlGiro1|direccion~q\,
	datad => \ControlGiro1|velocidad\(0),
	combout => \ControlGiro1|Add3~0_combout\);

-- Location: LCCOMB_X16_Y21_N4
\ControlGiro1|angulo_aux[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[0]~12_cout\ = CARRY(!\ControlGiro1|direccion~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|direccion~q\,
	datad => VCC,
	cout => \ControlGiro1|angulo_aux[0]~12_cout\);

-- Location: LCCOMB_X16_Y21_N6
\ControlGiro1|angulo_aux[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[0]~13_combout\ = (\ControlGiro1|angulo_aux\(0) & ((\ControlGiro1|Add3~0_combout\ & (!\ControlGiro1|angulo_aux[0]~12_cout\)) # (!\ControlGiro1|Add3~0_combout\ & (\ControlGiro1|angulo_aux[0]~12_cout\ & VCC)))) # 
-- (!\ControlGiro1|angulo_aux\(0) & ((\ControlGiro1|Add3~0_combout\ & ((\ControlGiro1|angulo_aux[0]~12_cout\) # (GND))) # (!\ControlGiro1|Add3~0_combout\ & (!\ControlGiro1|angulo_aux[0]~12_cout\))))
-- \ControlGiro1|angulo_aux[0]~14\ = CARRY((\ControlGiro1|angulo_aux\(0) & (\ControlGiro1|Add3~0_combout\ & !\ControlGiro1|angulo_aux[0]~12_cout\)) # (!\ControlGiro1|angulo_aux\(0) & ((\ControlGiro1|Add3~0_combout\) # 
-- (!\ControlGiro1|angulo_aux[0]~12_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|angulo_aux\(0),
	datab => \ControlGiro1|Add3~0_combout\,
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[0]~12_cout\,
	combout => \ControlGiro1|angulo_aux[0]~13_combout\,
	cout => \ControlGiro1|angulo_aux[0]~14\);

-- Location: FF_X16_Y21_N7
\ControlGiro1|angulo_aux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[0]~13_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(0));

-- Location: LCCOMB_X17_Y21_N4
\ControlGiro1|velocidad[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[1]~12_combout\ = (\ControlGiro1|velocidad\(1) & (!\ControlGiro1|velocidad[0]~11\)) # (!\ControlGiro1|velocidad\(1) & ((\ControlGiro1|velocidad[0]~11\) # (GND)))
-- \ControlGiro1|velocidad[1]~13\ = CARRY((!\ControlGiro1|velocidad[0]~11\) # (!\ControlGiro1|velocidad\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|velocidad\(1),
	datad => VCC,
	cin => \ControlGiro1|velocidad[0]~11\,
	combout => \ControlGiro1|velocidad[1]~12_combout\,
	cout => \ControlGiro1|velocidad[1]~13\);

-- Location: FF_X17_Y21_N5
\ControlGiro1|velocidad[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[1]~12_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(1));

-- Location: LCCOMB_X17_Y21_N22
\ControlGiro1|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~1_combout\ = \ControlGiro1|direccion~q\ $ (\ControlGiro1|velocidad\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|direccion~q\,
	datac => \ControlGiro1|velocidad\(1),
	combout => \ControlGiro1|Add3~1_combout\);

-- Location: LCCOMB_X16_Y21_N8
\ControlGiro1|angulo_aux[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[1]~15_combout\ = ((\ControlGiro1|Add3~1_combout\ $ (\ControlGiro1|angulo_aux\(1) $ (\ControlGiro1|angulo_aux[0]~14\)))) # (GND)
-- \ControlGiro1|angulo_aux[1]~16\ = CARRY((\ControlGiro1|Add3~1_combout\ & (\ControlGiro1|angulo_aux\(1) & !\ControlGiro1|angulo_aux[0]~14\)) # (!\ControlGiro1|Add3~1_combout\ & ((\ControlGiro1|angulo_aux\(1)) # (!\ControlGiro1|angulo_aux[0]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Add3~1_combout\,
	datab => \ControlGiro1|angulo_aux\(1),
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[0]~14\,
	combout => \ControlGiro1|angulo_aux[1]~15_combout\,
	cout => \ControlGiro1|angulo_aux[1]~16\);

-- Location: FF_X16_Y21_N9
\ControlGiro1|angulo_aux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[1]~15_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(1));

-- Location: LCCOMB_X17_Y21_N6
\ControlGiro1|velocidad[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[2]~14_combout\ = (\ControlGiro1|velocidad\(2) & (\ControlGiro1|velocidad[1]~13\ $ (GND))) # (!\ControlGiro1|velocidad\(2) & (!\ControlGiro1|velocidad[1]~13\ & VCC))
-- \ControlGiro1|velocidad[2]~15\ = CARRY((\ControlGiro1|velocidad\(2) & !\ControlGiro1|velocidad[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|velocidad\(2),
	datad => VCC,
	cin => \ControlGiro1|velocidad[1]~13\,
	combout => \ControlGiro1|velocidad[2]~14_combout\,
	cout => \ControlGiro1|velocidad[2]~15\);

-- Location: FF_X17_Y21_N7
\ControlGiro1|velocidad[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[2]~14_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(2));

-- Location: LCCOMB_X17_Y21_N0
\ControlGiro1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~2_combout\ = \ControlGiro1|direccion~q\ $ (\ControlGiro1|velocidad\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ControlGiro1|direccion~q\,
	datad => \ControlGiro1|velocidad\(2),
	combout => \ControlGiro1|Add3~2_combout\);

-- Location: LCCOMB_X16_Y21_N10
\ControlGiro1|angulo_aux[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[2]~17_combout\ = (\ControlGiro1|angulo_aux\(2) & ((\ControlGiro1|Add3~2_combout\ & (!\ControlGiro1|angulo_aux[1]~16\)) # (!\ControlGiro1|Add3~2_combout\ & (\ControlGiro1|angulo_aux[1]~16\ & VCC)))) # (!\ControlGiro1|angulo_aux\(2) 
-- & ((\ControlGiro1|Add3~2_combout\ & ((\ControlGiro1|angulo_aux[1]~16\) # (GND))) # (!\ControlGiro1|Add3~2_combout\ & (!\ControlGiro1|angulo_aux[1]~16\))))
-- \ControlGiro1|angulo_aux[2]~18\ = CARRY((\ControlGiro1|angulo_aux\(2) & (\ControlGiro1|Add3~2_combout\ & !\ControlGiro1|angulo_aux[1]~16\)) # (!\ControlGiro1|angulo_aux\(2) & ((\ControlGiro1|Add3~2_combout\) # (!\ControlGiro1|angulo_aux[1]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|angulo_aux\(2),
	datab => \ControlGiro1|Add3~2_combout\,
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[1]~16\,
	combout => \ControlGiro1|angulo_aux[2]~17_combout\,
	cout => \ControlGiro1|angulo_aux[2]~18\);

-- Location: FF_X16_Y21_N11
\ControlGiro1|angulo_aux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[2]~17_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(2));

-- Location: LCCOMB_X17_Y21_N8
\ControlGiro1|velocidad[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[3]~16_combout\ = (\ControlGiro1|velocidad\(3) & (!\ControlGiro1|velocidad[2]~15\)) # (!\ControlGiro1|velocidad\(3) & ((\ControlGiro1|velocidad[2]~15\) # (GND)))
-- \ControlGiro1|velocidad[3]~17\ = CARRY((!\ControlGiro1|velocidad[2]~15\) # (!\ControlGiro1|velocidad\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|velocidad\(3),
	datad => VCC,
	cin => \ControlGiro1|velocidad[2]~15\,
	combout => \ControlGiro1|velocidad[3]~16_combout\,
	cout => \ControlGiro1|velocidad[3]~17\);

-- Location: FF_X17_Y21_N9
\ControlGiro1|velocidad[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[3]~16_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(3));

-- Location: LCCOMB_X17_Y21_N26
\ControlGiro1|Add3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~3_combout\ = \ControlGiro1|direccion~q\ $ (\ControlGiro1|velocidad\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|direccion~q\,
	datac => \ControlGiro1|velocidad\(3),
	combout => \ControlGiro1|Add3~3_combout\);

-- Location: LCCOMB_X16_Y21_N12
\ControlGiro1|angulo_aux[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[3]~19_combout\ = ((\ControlGiro1|angulo_aux\(3) $ (\ControlGiro1|Add3~3_combout\ $ (\ControlGiro1|angulo_aux[2]~18\)))) # (GND)
-- \ControlGiro1|angulo_aux[3]~20\ = CARRY((\ControlGiro1|angulo_aux\(3) & ((!\ControlGiro1|angulo_aux[2]~18\) # (!\ControlGiro1|Add3~3_combout\))) # (!\ControlGiro1|angulo_aux\(3) & (!\ControlGiro1|Add3~3_combout\ & !\ControlGiro1|angulo_aux[2]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|angulo_aux\(3),
	datab => \ControlGiro1|Add3~3_combout\,
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[2]~18\,
	combout => \ControlGiro1|angulo_aux[3]~19_combout\,
	cout => \ControlGiro1|angulo_aux[3]~20\);

-- Location: FF_X16_Y21_N13
\ControlGiro1|angulo_aux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[3]~19_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(3));

-- Location: LCCOMB_X17_Y21_N10
\ControlGiro1|velocidad[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[4]~18_combout\ = (\ControlGiro1|velocidad\(4) & (\ControlGiro1|velocidad[3]~17\ $ (GND))) # (!\ControlGiro1|velocidad\(4) & (!\ControlGiro1|velocidad[3]~17\ & VCC))
-- \ControlGiro1|velocidad[4]~19\ = CARRY((\ControlGiro1|velocidad\(4) & !\ControlGiro1|velocidad[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|velocidad\(4),
	datad => VCC,
	cin => \ControlGiro1|velocidad[3]~17\,
	combout => \ControlGiro1|velocidad[4]~18_combout\,
	cout => \ControlGiro1|velocidad[4]~19\);

-- Location: FF_X17_Y21_N11
\ControlGiro1|velocidad[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[4]~18_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(4));

-- Location: LCCOMB_X16_Y21_N0
\ControlGiro1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~4_combout\ = \ControlGiro1|velocidad\(4) $ (\ControlGiro1|direccion~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ControlGiro1|velocidad\(4),
	datad => \ControlGiro1|direccion~q\,
	combout => \ControlGiro1|Add3~4_combout\);

-- Location: LCCOMB_X16_Y21_N14
\ControlGiro1|angulo_aux[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[4]~21_combout\ = (\ControlGiro1|angulo_aux\(4) & ((\ControlGiro1|Add3~4_combout\ & (!\ControlGiro1|angulo_aux[3]~20\)) # (!\ControlGiro1|Add3~4_combout\ & (\ControlGiro1|angulo_aux[3]~20\ & VCC)))) # (!\ControlGiro1|angulo_aux\(4) 
-- & ((\ControlGiro1|Add3~4_combout\ & ((\ControlGiro1|angulo_aux[3]~20\) # (GND))) # (!\ControlGiro1|Add3~4_combout\ & (!\ControlGiro1|angulo_aux[3]~20\))))
-- \ControlGiro1|angulo_aux[4]~22\ = CARRY((\ControlGiro1|angulo_aux\(4) & (\ControlGiro1|Add3~4_combout\ & !\ControlGiro1|angulo_aux[3]~20\)) # (!\ControlGiro1|angulo_aux\(4) & ((\ControlGiro1|Add3~4_combout\) # (!\ControlGiro1|angulo_aux[3]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|angulo_aux\(4),
	datab => \ControlGiro1|Add3~4_combout\,
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[3]~20\,
	combout => \ControlGiro1|angulo_aux[4]~21_combout\,
	cout => \ControlGiro1|angulo_aux[4]~22\);

-- Location: FF_X16_Y21_N15
\ControlGiro1|angulo_aux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[4]~21_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(4));

-- Location: LCCOMB_X17_Y21_N12
\ControlGiro1|velocidad[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[5]~20_combout\ = (\ControlGiro1|velocidad\(5) & (!\ControlGiro1|velocidad[4]~19\)) # (!\ControlGiro1|velocidad\(5) & ((\ControlGiro1|velocidad[4]~19\) # (GND)))
-- \ControlGiro1|velocidad[5]~21\ = CARRY((!\ControlGiro1|velocidad[4]~19\) # (!\ControlGiro1|velocidad\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|velocidad\(5),
	datad => VCC,
	cin => \ControlGiro1|velocidad[4]~19\,
	combout => \ControlGiro1|velocidad[5]~20_combout\,
	cout => \ControlGiro1|velocidad[5]~21\);

-- Location: FF_X17_Y21_N13
\ControlGiro1|velocidad[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[5]~20_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(5));

-- Location: LCCOMB_X16_Y21_N2
\ControlGiro1|Add3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~5_combout\ = \ControlGiro1|velocidad\(5) $ (\ControlGiro1|direccion~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ControlGiro1|velocidad\(5),
	datad => \ControlGiro1|direccion~q\,
	combout => \ControlGiro1|Add3~5_combout\);

-- Location: LCCOMB_X16_Y21_N16
\ControlGiro1|angulo_aux[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[5]~23_combout\ = ((\ControlGiro1|angulo_aux\(5) $ (\ControlGiro1|Add3~5_combout\ $ (\ControlGiro1|angulo_aux[4]~22\)))) # (GND)
-- \ControlGiro1|angulo_aux[5]~24\ = CARRY((\ControlGiro1|angulo_aux\(5) & ((!\ControlGiro1|angulo_aux[4]~22\) # (!\ControlGiro1|Add3~5_combout\))) # (!\ControlGiro1|angulo_aux\(5) & (!\ControlGiro1|Add3~5_combout\ & !\ControlGiro1|angulo_aux[4]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|angulo_aux\(5),
	datab => \ControlGiro1|Add3~5_combout\,
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[4]~22\,
	combout => \ControlGiro1|angulo_aux[5]~23_combout\,
	cout => \ControlGiro1|angulo_aux[5]~24\);

-- Location: FF_X16_Y21_N17
\ControlGiro1|angulo_aux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[5]~23_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(5));

-- Location: LCCOMB_X17_Y21_N14
\ControlGiro1|velocidad[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[6]~22_combout\ = (\ControlGiro1|velocidad\(6) & (\ControlGiro1|velocidad[5]~21\ $ (GND))) # (!\ControlGiro1|velocidad\(6) & (!\ControlGiro1|velocidad[5]~21\ & VCC))
-- \ControlGiro1|velocidad[6]~23\ = CARRY((\ControlGiro1|velocidad\(6) & !\ControlGiro1|velocidad[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|velocidad\(6),
	datad => VCC,
	cin => \ControlGiro1|velocidad[5]~21\,
	combout => \ControlGiro1|velocidad[6]~22_combout\,
	cout => \ControlGiro1|velocidad[6]~23\);

-- Location: FF_X17_Y21_N15
\ControlGiro1|velocidad[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[6]~22_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(6));

-- Location: LCCOMB_X16_Y21_N26
\ControlGiro1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~6_combout\ = \ControlGiro1|velocidad\(6) $ (\ControlGiro1|direccion~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ControlGiro1|velocidad\(6),
	datad => \ControlGiro1|direccion~q\,
	combout => \ControlGiro1|Add3~6_combout\);

-- Location: LCCOMB_X16_Y21_N18
\ControlGiro1|angulo_aux[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[6]~25_combout\ = (\ControlGiro1|Add3~6_combout\ & ((\ControlGiro1|angulo_aux\(6) & (!\ControlGiro1|angulo_aux[5]~24\)) # (!\ControlGiro1|angulo_aux\(6) & ((\ControlGiro1|angulo_aux[5]~24\) # (GND))))) # 
-- (!\ControlGiro1|Add3~6_combout\ & ((\ControlGiro1|angulo_aux\(6) & (\ControlGiro1|angulo_aux[5]~24\ & VCC)) # (!\ControlGiro1|angulo_aux\(6) & (!\ControlGiro1|angulo_aux[5]~24\))))
-- \ControlGiro1|angulo_aux[6]~26\ = CARRY((\ControlGiro1|Add3~6_combout\ & ((!\ControlGiro1|angulo_aux[5]~24\) # (!\ControlGiro1|angulo_aux\(6)))) # (!\ControlGiro1|Add3~6_combout\ & (!\ControlGiro1|angulo_aux\(6) & !\ControlGiro1|angulo_aux[5]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Add3~6_combout\,
	datab => \ControlGiro1|angulo_aux\(6),
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[5]~24\,
	combout => \ControlGiro1|angulo_aux[6]~25_combout\,
	cout => \ControlGiro1|angulo_aux[6]~26\);

-- Location: FF_X16_Y21_N19
\ControlGiro1|angulo_aux[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[6]~25_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(6));

-- Location: LCCOMB_X17_Y21_N16
\ControlGiro1|velocidad[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[7]~24_combout\ = (\ControlGiro1|velocidad\(7) & (!\ControlGiro1|velocidad[6]~23\)) # (!\ControlGiro1|velocidad\(7) & ((\ControlGiro1|velocidad[6]~23\) # (GND)))
-- \ControlGiro1|velocidad[7]~25\ = CARRY((!\ControlGiro1|velocidad[6]~23\) # (!\ControlGiro1|velocidad\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|velocidad\(7),
	datad => VCC,
	cin => \ControlGiro1|velocidad[6]~23\,
	combout => \ControlGiro1|velocidad[7]~24_combout\,
	cout => \ControlGiro1|velocidad[7]~25\);

-- Location: FF_X17_Y21_N17
\ControlGiro1|velocidad[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[7]~24_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(7));

-- Location: LCCOMB_X16_Y21_N28
\ControlGiro1|Add3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~7_combout\ = \ControlGiro1|direccion~q\ $ (\ControlGiro1|velocidad\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|direccion~q\,
	datad => \ControlGiro1|velocidad\(7),
	combout => \ControlGiro1|Add3~7_combout\);

-- Location: LCCOMB_X16_Y21_N20
\ControlGiro1|angulo_aux[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[7]~27_combout\ = ((\ControlGiro1|angulo_aux\(7) $ (\ControlGiro1|Add3~7_combout\ $ (\ControlGiro1|angulo_aux[6]~26\)))) # (GND)
-- \ControlGiro1|angulo_aux[7]~28\ = CARRY((\ControlGiro1|angulo_aux\(7) & ((!\ControlGiro1|angulo_aux[6]~26\) # (!\ControlGiro1|Add3~7_combout\))) # (!\ControlGiro1|angulo_aux\(7) & (!\ControlGiro1|Add3~7_combout\ & !\ControlGiro1|angulo_aux[6]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|angulo_aux\(7),
	datab => \ControlGiro1|Add3~7_combout\,
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[6]~26\,
	combout => \ControlGiro1|angulo_aux[7]~27_combout\,
	cout => \ControlGiro1|angulo_aux[7]~28\);

-- Location: FF_X16_Y21_N21
\ControlGiro1|angulo_aux[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[7]~27_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(7));

-- Location: LCCOMB_X17_Y21_N18
\ControlGiro1|velocidad[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[8]~26_combout\ = (\ControlGiro1|velocidad\(8) & (\ControlGiro1|velocidad[7]~25\ $ (GND))) # (!\ControlGiro1|velocidad\(8) & (!\ControlGiro1|velocidad[7]~25\ & VCC))
-- \ControlGiro1|velocidad[8]~27\ = CARRY((\ControlGiro1|velocidad\(8) & !\ControlGiro1|velocidad[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|velocidad\(8),
	datad => VCC,
	cin => \ControlGiro1|velocidad[7]~25\,
	combout => \ControlGiro1|velocidad[8]~26_combout\,
	cout => \ControlGiro1|velocidad[8]~27\);

-- Location: FF_X17_Y21_N19
\ControlGiro1|velocidad[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[8]~26_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(8));

-- Location: LCCOMB_X16_Y21_N30
\ControlGiro1|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~8_combout\ = \ControlGiro1|direccion~q\ $ (\ControlGiro1|velocidad\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|direccion~q\,
	datad => \ControlGiro1|velocidad\(8),
	combout => \ControlGiro1|Add3~8_combout\);

-- Location: LCCOMB_X16_Y21_N22
\ControlGiro1|angulo_aux[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[8]~29_combout\ = (\ControlGiro1|Add3~8_combout\ & ((\ControlGiro1|angulo_aux\(8) & (!\ControlGiro1|angulo_aux[7]~28\)) # (!\ControlGiro1|angulo_aux\(8) & ((\ControlGiro1|angulo_aux[7]~28\) # (GND))))) # 
-- (!\ControlGiro1|Add3~8_combout\ & ((\ControlGiro1|angulo_aux\(8) & (\ControlGiro1|angulo_aux[7]~28\ & VCC)) # (!\ControlGiro1|angulo_aux\(8) & (!\ControlGiro1|angulo_aux[7]~28\))))
-- \ControlGiro1|angulo_aux[8]~30\ = CARRY((\ControlGiro1|Add3~8_combout\ & ((!\ControlGiro1|angulo_aux[7]~28\) # (!\ControlGiro1|angulo_aux\(8)))) # (!\ControlGiro1|Add3~8_combout\ & (!\ControlGiro1|angulo_aux\(8) & !\ControlGiro1|angulo_aux[7]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ControlGiro1|Add3~8_combout\,
	datab => \ControlGiro1|angulo_aux\(8),
	datad => VCC,
	cin => \ControlGiro1|angulo_aux[7]~28\,
	combout => \ControlGiro1|angulo_aux[8]~29_combout\,
	cout => \ControlGiro1|angulo_aux[8]~30\);

-- Location: FF_X16_Y21_N23
\ControlGiro1|angulo_aux[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[8]~29_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(8));

-- Location: LCCOMB_X17_Y21_N20
\ControlGiro1|velocidad[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|velocidad[9]~28_combout\ = \ControlGiro1|velocidad[8]~27\ $ (\ControlGiro1|velocidad\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ControlGiro1|velocidad\(9),
	cin => \ControlGiro1|velocidad[8]~27\,
	combout => \ControlGiro1|velocidad[9]~28_combout\);

-- Location: FF_X17_Y21_N21
\ControlGiro1|velocidad[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|velocidad[9]~28_combout\,
	asdata => \~GND~combout\,
	sload => \Juego_Fsm1|ALT_INV_Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|velocidad\(9));

-- Location: LCCOMB_X17_Y21_N28
\ControlGiro1|Add3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|Add3~9_combout\ = \ControlGiro1|direccion~q\ $ (\ControlGiro1|velocidad\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ControlGiro1|direccion~q\,
	datad => \ControlGiro1|velocidad\(9),
	combout => \ControlGiro1|Add3~9_combout\);

-- Location: LCCOMB_X16_Y21_N24
\ControlGiro1|angulo_aux[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ControlGiro1|angulo_aux[9]~31_combout\ = \ControlGiro1|angulo_aux\(9) $ (\ControlGiro1|angulo_aux[8]~30\ $ (\ControlGiro1|Add3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|angulo_aux\(9),
	datad => \ControlGiro1|Add3~9_combout\,
	cin => \ControlGiro1|angulo_aux[8]~30\,
	combout => \ControlGiro1|angulo_aux[9]~31_combout\);

-- Location: FF_X16_Y21_N25
\ControlGiro1|angulo_aux[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ControlGiro1|angulo_aux[9]~31_combout\,
	sclr => \Juego_Fsm1|ALT_INV_Rst~q\,
	ena => \ControlGiro1|angulo_aux[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ControlGiro1|angulo_aux\(9));

-- Location: M9K_X15_Y20_N0
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"7D7CFDAE770D6AA8CEA3D057635D74A1441C8AE3C1203FE7D9E0EA72777AED165B177D38992B04C204D44F1B07C0DEDEAEF3498DBAD72892C8A3F1C8CC5B2790E6F2B0F05210FD78F91B5CF61EDB58A1CA628FE72B4576A0471D0C4481B87417F1EE72B639EC35C6B94B9947610F57132D6EA2471E4CA501F0A82C03F7F6793B",
	mem_init3 => X"4D163AF169ABD06651F84BE9CAD7602CD3C8D3F1ACB24A1B8982805FAF93ADC2D9E8F2385BAD92AD469ACA6370B7CBB9B8D260ADD489A449F4E4612A128762E1185013FCF8F93B7CEE16D759A2CBE230577B4D8AA94FA0CE265248EC5E17017CBC1D0E06C34190C05D2C950A44F2591A8B409FCEA7234190C4592A94C9446210FC7636190B85627100803E190C0582213060381209050140A060100C060201008060301008020503014120A0403C1A120805436180E08C4626150B866371D0F8844724944AC5830198D2733A9FD028A4725138A6552C170C064341B0E074BC5F70384C523D2498CEE814EAAD8ED574C1E2B29A1D76DB87CCECF93E3FC0585846",
	mem_init2 => X"2E1C124AC61389F9109B52AD980D26EBBDF7098CCAA6D44AAD96EB87C9E8B65C0EAF97E8060B8986A4B2D1A4FC8F4E2CD82D672BEE151D99D06A96ABD63343B5E5F6FDC020B0A07A51331E91EA35B325C0F58547E6149AF5CB0B9ED8727BFF1058706C48311D11EA15CB49C8FD8BCA2835BB761739B7E5783F210150FCAE6E4327168CC723F2292CA2D76E98CD2EF7ADEF0307C6C4D3420132B26538DF31596D1EBF75C8EA787DBF80304E3E2A1C514A35C355DD068ECEAA569C2E7F6FCDF4804363324994FC9656B29C4F98A4BE8D5DBC64B57C0EE7DC1E2520964E68B50AF5AAEF8347A6B50B460735B3E578FF41116910B87546A9178D4764123934A758AF",
	mem_init1 => X"793D5703B3F00507C684D331ED22A861B55D9068CCC6975CBB62345B4E7F87F60D120E89A663D23548BB67385F10D914DE975EB96173BB0E375BD5FF09894724C311C9089957AF5A4E37AC2A332F9E54EC571C365F4BBAE5F6BD1FD068705C3E2797CDA7D46A715CBA64B65D6F782C5A41329ED3EB16ABAE17259DD66EB8FD2EFFA3F2040887056321F124A862359D1048B4AA8950B75EB21A4D872BBDEEFD84C423120944C27140A553AA95CB35AAE37BBEE1F1392CA67345A5D6ECF6DBADF70F8FCAE774BAFDBEE783CFE5F47BBDBF3F87DBEBF9FD7E7FBFEFF7FFFFFEFF7FBFFFFFF7FBFBFDFF7E7F3FAFA7DFE3F2F67B7D7E4F278FBFDAEB74B9FCBE370B",
	mem_init0 => X"7DBBDAEC75DA4D067B2B93C4E1EFB7AB95A2C95EAB53291409C4C251208CC4616FF7ABB1CCD868B2D78B654A8D2C88419D8D0612B1287E30148702204FDFABBFD2E26E75D9DC8E1AE96BACD3A793290C5E0EF574B6994B856A751A7F379789C3C1687419FEF5F6B93BBD36570D73B054E7B2E8CC2DECE169AF5589A431C0C24D1D89C25FEF57538BB1CF61AE75FA54D6410D7D38D98B953238F266260E44E0DFDF839DB4D1622EF5DA4CCA310577B5182AB491E4C84F1B07013F0ED70F5792BD58299348E411D8D45EA9518742E9145C13FD78F95B1CC602D3529B47E0AED6AAFD4689389648627067D3BFC2D4646F55FA24B62CFA70B295C953E99C96310C80",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SuperHexagon2.PRUEBA_PLAYER1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rotar:Rotar1|senocoseno:SC|altsyncram:Mux10_rtl_0|altsyncram_du01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y17_N0
\Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F070381C0E070381C0E070381C0E070381C0E070381C0E070341A0D068341A0D068341A0D068341A0D068341A0D06834180C06030180C06030180C06030180C06030180C06030180C0602C160B0582C160B0582C160B0582C160B0582C160B0582C160B0582C140A0502",
	mem_init3 => X"8140A05028140A05028140A05028140A05028140A05028140A050281209048241209048241209048241209048241209048241209048241209048241209048241209048201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201209048",
	mem_init2 => X"24120904824120904824120904824120904824120904824120904824120904824120904828140A05028140A05028140A05028140A05028140A05028140A05028140A0502C160B0582C160B0582C160B0582C160B0582C160B0582C160B0582C180C06030180C06030180C06030180C06030180C06030180C060341A0D068341A0D068341A0D068341A0D068341A0D068341C0E070381C0E070381C0E070381C0E070381C0E070381C0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0000000000000000000000000000000000000000000000000804020100804020100804020100804020100804020100808040201008040201008040201008040201",
	mem_init1 => X"00804020100806030180C06030180C06030180C06030180C06030180C0603018100804020100804020100804020100804020100804020100804020100A05028140A05028140A05028140A05028140A05028140A05028140A05028140C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C060301C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070",
	mem_init0 => X"381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0E070381C0C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030140A05028140A05028140A05028140A05028140A05028140A05028140A050281008040201008040201008040201008040201008040201008040201006030180C06030180C06030180C06030180C06030180C0603018080402010080402010080402010080402010080402010080201008040201008040201008040201008040201008040200000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SuperHexagon2.PRUEBA_PLAYER1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rotar:Rotar1|senocoseno:SC|altsyncram:Mux10_rtl_0|altsyncram_du01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Rotar1|SC|Mux10_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: DSPMULT_X20_Y16_N0
\Rotar1|Mult2|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Rotar1|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Rotar1|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y16_N2
\Rotar1|Mult2|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X16_Y20_N16
\Rotar1|SC|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|SC|Add0~0_combout\ = \ControlGiro1|angulo_aux\(8) $ (\ControlGiro1|angulo_aux\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ControlGiro1|angulo_aux\(8),
	datac => \ControlGiro1|angulo_aux\(9),
	combout => \Rotar1|SC|Add0~0_combout\);

-- Location: M9K_X15_Y18_N0
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"000000000000040201010080403018100805030180E0804024140B060341C0F0804424140A85830190D0703A1F100884625138A4542C170C064341B0E0743C1F100844523924984E2814CAA582D174C062329A0D66D381CCEC793E1FD04854422D1C924AA61389F5129952AD582D16EBB5F3098CCA66B45AAD96EB85C8E8763C",
	mem_init3 => X"1EAF97EC060B0986C4A2D1A8FC8E4F2C984D6733EA151E9950AAD6ABD63B45B6E576BDE030B8AC7E53339ED1EA35BB2DC6F785C7E674BAFDCF0F9FD9F2FBFF0040706848301D118A05C341C8FC8A4A28158B661339B4E4783F211148F4AA6D42A756ACD72BF62B2DA2D76EB8DD2EF7ABEE030786C4E3520934B265389F5169751ABD76C96AB85DAF983C4E3F2B9CD16A35DB5DDF078FCEEA76BC3E7F6FCFF400FD7CFDBE7F0F6BA9CEE3F0777B5D76A3459CCAE3F1383BE5DAE16AB2576AF51A5D167D38994B24D208D44E1B0780BEDEAEF74B8DBAD768B2D8ABF5CACD5AA750A6D2A8F45210FC78391B4CE612D958A04A228FC7234170A0461D0C0481A07017",
	mem_init2 => X"F3EFF2F679FC3DCEBF4B99C7E16F771B2D6EA3479ECCE531F8AC2E02F776B95B6D163AF56AAB50A651E853E9CCD6612C93C8E3F1A8B44A1B0982C05FAF97ABC1D8E872385BAD96AB459ACA633097CBB5BAD160AD54A99449F4E2612A924722D1085411FCF8793B1CCE06D359A0CA6230174B4582A94CA04E261248E45211007C3C1D0E06C34190C05C2C150A44E2511888401F0E87034190C0582A1409044200F07034180B050241008038180C05020100603010080401008040000000000000FFFFFFFFFFFFFFFFFEFF7FBFBFDFE7F3F7FBFD7E7F3F8FBFDBEBF4F9FCBE3F0F7FBBDBECF5FA7D1E7F2F93C5E1EFF7BB9DAECF5FABD3E97439DCCE57238DC4E1",
	mem_init1 => X"6FF7BBBDCEDB69B2D7EB755A8D2E8B419DCD6632B92C7E331587C2606FD7ABBDD2E36EB5D9EC961AED6AAD53A7D329145A0CF67536994BA572791C7E371789C3E170781BFDF4F6793B9D2E570B71B0D467B2D8CC25EAE168AF55A99429C4C24D1C89421FCF475389B0CE612E15CA44D2410C7C38198B852230F064260E0480FFDF8F9FB7D1E2EEF5FA5CCE370777B5D86AB499ECCE4F1B87C15F2ED70B5592BD58A9D368F419DCD65F2991C762F1185C11FCF8793B1CCE06D3519AC760AED6AAF54289389648225067D3B9C0D4642F15CA24B228F87032158943E19090300C000303024190F89456321C0F88A4B2895CBC64351C0EE7D41A2520964E28950AF5",
	mem_init0 => X"AAED82C766B51B4E0733B1E4F87F41217118BC76472997CD67741A3D36A758AF592D570BB5F30587C6E4F339ED26AB61B5DDF078DCCE975FBBE2F47B7E7F8FF00C120E098643C23148B866381F10C904D2915CB861339B0E2753D1FD08894724D309C50A9956AF5A2E17AC26332D9ED46C371C2E574BB9E4F67D3FE070785C3E27178DC7E472795CBA65369D4F68345A45329F53AB56ABB61B259ED76EB8DD2EF7ABF6070987C56331F92CAE63359DD068B4BA8D56B75FB2DA6DB73BBDEEFF85C4E372395CCE7743A5D3EAF5FB3DAEE77BBFE1F1793CBE7F47A7D7ECF6FBBDFF0F8FCBE7F4FAFDBEFF8FCFE7F5FBFDFF3F9FDFEFFBFDFEFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SuperHexagon2.PRUEBA_PLAYER0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rotar:Rotar1|senocoseno:SC|altsyncram:Mux22_rtl_0|altsyncram_au01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y21_N0
\Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100",
	mem_init3 => X"804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100806030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06000180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C0603018",
	mem_init2 => X"08040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040200804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100804020100",
	mem_init1 => X"80402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201008040201",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SuperHexagon2.PRUEBA_PLAYER0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rotar:Rotar1|senocoseno:SC|altsyncram:Mux22_rtl_0|altsyncram_au01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 11,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Rotar1|SC|Mux22_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: DSPMULT_X20_Y19_N0
\Rotar1|Mult3|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Rotar1|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Rotar1|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y19_N2
\Rotar1|Mult3|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X21_Y16_N10
\Rotar1|Y_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~11_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~dataout\ & \Rotar1|Mult3|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~dataout\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~dataout\,
	datad => VCC,
	cout => \Rotar1|Y_out[0]~11_cout\);

-- Location: LCCOMB_X21_Y16_N12
\Rotar1|Y_out[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~13_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT1\ & (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT1\ & !\Rotar1|Y_out[0]~11_cout\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT1\ & ((!\Rotar1|Y_out[0]~11_cout\) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT1\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~11_cout\,
	cout => \Rotar1|Y_out[0]~13_cout\);

-- Location: LCCOMB_X21_Y16_N14
\Rotar1|Y_out[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~15_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT2\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT2\) # (!\Rotar1|Y_out[0]~13_cout\))) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT2\ & 
-- (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT2\ & !\Rotar1|Y_out[0]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT2\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~13_cout\,
	cout => \Rotar1|Y_out[0]~15_cout\);

-- Location: LCCOMB_X21_Y16_N16
\Rotar1|Y_out[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~17_cout\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT3\ & (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT3\ & !\Rotar1|Y_out[0]~15_cout\)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT3\ & ((!\Rotar1|Y_out[0]~15_cout\) # 
-- (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT3\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~15_cout\,
	cout => \Rotar1|Y_out[0]~17_cout\);

-- Location: LCCOMB_X21_Y16_N18
\Rotar1|Y_out[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~19_cout\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT4\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT4\) # (!\Rotar1|Y_out[0]~17_cout\))) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT4\ & 
-- (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT4\ & !\Rotar1|Y_out[0]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT4\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~17_cout\,
	cout => \Rotar1|Y_out[0]~19_cout\);

-- Location: LCCOMB_X21_Y16_N20
\Rotar1|Y_out[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~21_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT5\ & (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT5\ & !\Rotar1|Y_out[0]~19_cout\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT5\ & ((!\Rotar1|Y_out[0]~19_cout\) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT5\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~19_cout\,
	cout => \Rotar1|Y_out[0]~21_cout\);

-- Location: LCCOMB_X21_Y16_N22
\Rotar1|Y_out[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~23_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT6\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT6\) # (!\Rotar1|Y_out[0]~21_cout\))) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT6\ & 
-- (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT6\ & !\Rotar1|Y_out[0]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT6\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~21_cout\,
	cout => \Rotar1|Y_out[0]~23_cout\);

-- Location: LCCOMB_X21_Y16_N24
\Rotar1|Y_out[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~25_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT7\ & (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT7\ & !\Rotar1|Y_out[0]~23_cout\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT7\ & ((!\Rotar1|Y_out[0]~23_cout\) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT7\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~23_cout\,
	cout => \Rotar1|Y_out[0]~25_cout\);

-- Location: LCCOMB_X21_Y16_N26
\Rotar1|Y_out[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~27_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT8\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT8\) # (!\Rotar1|Y_out[0]~25_cout\))) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT8\ & 
-- (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT8\ & !\Rotar1|Y_out[0]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT8\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~25_cout\,
	cout => \Rotar1|Y_out[0]~27_cout\);

-- Location: LCCOMB_X21_Y16_N28
\Rotar1|Y_out[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~29_cout\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT9\ & (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT9\ & !\Rotar1|Y_out[0]~27_cout\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT9\ & ((!\Rotar1|Y_out[0]~27_cout\) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT9\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~27_cout\,
	cout => \Rotar1|Y_out[0]~29_cout\);

-- Location: LCCOMB_X21_Y16_N30
\Rotar1|Y_out[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~31_cout\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT10\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT10\) # (!\Rotar1|Y_out[0]~29_cout\))) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT10\ & 
-- (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT10\ & !\Rotar1|Y_out[0]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT10\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~29_cout\,
	cout => \Rotar1|Y_out[0]~31_cout\);

-- Location: LCCOMB_X21_Y15_N0
\Rotar1|Y_out[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~33_cout\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT11\ & (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT11\ & !\Rotar1|Y_out[0]~31_cout\)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT11\ & ((!\Rotar1|Y_out[0]~31_cout\) # 
-- (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT11\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~31_cout\,
	cout => \Rotar1|Y_out[0]~33_cout\);

-- Location: LCCOMB_X21_Y15_N2
\Rotar1|Y_out[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[0]~34_combout\ = ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT12\ $ (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT12\ $ (!\Rotar1|Y_out[0]~33_cout\)))) # (GND)
-- \Rotar1|Y_out[0]~35\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT12\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT12\) # (!\Rotar1|Y_out[0]~33_cout\))) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT12\ & 
-- (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT12\ & !\Rotar1|Y_out[0]~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT12\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~33_cout\,
	combout => \Rotar1|Y_out[0]~34_combout\,
	cout => \Rotar1|Y_out[0]~35\);

-- Location: LCCOMB_X21_Y15_N4
\Rotar1|Y_out[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[1]~36_combout\ = (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\ & (\Rotar1|Y_out[0]~35\ & VCC)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\Rotar1|Y_out[0]~35\)))) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\ & (!\Rotar1|Y_out[0]~35\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\ & ((\Rotar1|Y_out[0]~35\) # (GND)))))
-- \Rotar1|Y_out[1]~37\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT13\ & (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\ & !\Rotar1|Y_out[0]~35\)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT13\ & ((!\Rotar1|Y_out[0]~35\) # 
-- (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT13\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \Rotar1|Y_out[0]~35\,
	combout => \Rotar1|Y_out[1]~36_combout\,
	cout => \Rotar1|Y_out[1]~37\);

-- Location: LCCOMB_X21_Y15_N6
\Rotar1|Y_out[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[2]~38_combout\ = ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT14\ $ (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT14\ $ (!\Rotar1|Y_out[1]~37\)))) # (GND)
-- \Rotar1|Y_out[2]~39\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT14\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT14\) # (!\Rotar1|Y_out[1]~37\))) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT14\ & 
-- (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT14\ & !\Rotar1|Y_out[1]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT14\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \Rotar1|Y_out[1]~37\,
	combout => \Rotar1|Y_out[2]~38_combout\,
	cout => \Rotar1|Y_out[2]~39\);

-- Location: LCCOMB_X21_Y15_N8
\Rotar1|Y_out[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[3]~40_combout\ = (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\ & (\Rotar1|Y_out[2]~39\ & VCC)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\Rotar1|Y_out[2]~39\)))) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\ & (!\Rotar1|Y_out[2]~39\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\ & ((\Rotar1|Y_out[2]~39\) # (GND)))))
-- \Rotar1|Y_out[3]~41\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT15\ & (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\ & !\Rotar1|Y_out[2]~39\)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT15\ & ((!\Rotar1|Y_out[2]~39\) # 
-- (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT15\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \Rotar1|Y_out[2]~39\,
	combout => \Rotar1|Y_out[3]~40_combout\,
	cout => \Rotar1|Y_out[3]~41\);

-- Location: LCCOMB_X21_Y15_N10
\Rotar1|Y_out[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[4]~42_combout\ = ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT16\ $ (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT16\ $ (!\Rotar1|Y_out[3]~41\)))) # (GND)
-- \Rotar1|Y_out[4]~43\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT16\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT16\) # (!\Rotar1|Y_out[3]~41\))) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT16\ & 
-- (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT16\ & !\Rotar1|Y_out[3]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT16\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \Rotar1|Y_out[3]~41\,
	combout => \Rotar1|Y_out[4]~42_combout\,
	cout => \Rotar1|Y_out[4]~43\);

-- Location: LCCOMB_X21_Y15_N12
\Rotar1|Y_out[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[5]~44_combout\ = (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT17\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\ & (\Rotar1|Y_out[4]~43\ & VCC)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\ & (!\Rotar1|Y_out[4]~43\)))) # 
-- (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT17\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\ & (!\Rotar1|Y_out[4]~43\)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\ & ((\Rotar1|Y_out[4]~43\) # (GND)))))
-- \Rotar1|Y_out[5]~45\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT17\ & (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\ & !\Rotar1|Y_out[4]~43\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT17\ & ((!\Rotar1|Y_out[4]~43\) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT17\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \Rotar1|Y_out[4]~43\,
	combout => \Rotar1|Y_out[5]~44_combout\,
	cout => \Rotar1|Y_out[5]~45\);

-- Location: LCCOMB_X21_Y15_N14
\Rotar1|Y_out[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[6]~46_combout\ = ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT18\ $ (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT18\ $ (!\Rotar1|Y_out[5]~45\)))) # (GND)
-- \Rotar1|Y_out[6]~47\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT18\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT18\) # (!\Rotar1|Y_out[5]~45\))) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT18\ & 
-- (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT18\ & !\Rotar1|Y_out[5]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT18\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \Rotar1|Y_out[5]~45\,
	combout => \Rotar1|Y_out[6]~46_combout\,
	cout => \Rotar1|Y_out[6]~47\);

-- Location: LCCOMB_X21_Y15_N16
\Rotar1|Y_out[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[7]~48_combout\ = (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\ & (\Rotar1|Y_out[6]~47\ & VCC)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\Rotar1|Y_out[6]~47\)))) # 
-- (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\Rotar1|Y_out[6]~47\)) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\Rotar1|Y_out[6]~47\) # (GND)))))
-- \Rotar1|Y_out[7]~49\ = CARRY((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\ & !\Rotar1|Y_out[6]~47\)) # (!\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT19\ & ((!\Rotar1|Y_out[6]~47\) # 
-- (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datab => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \Rotar1|Y_out[6]~47\,
	combout => \Rotar1|Y_out[7]~48_combout\,
	cout => \Rotar1|Y_out[7]~49\);

-- Location: LCCOMB_X21_Y15_N18
\Rotar1|Y_out[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[8]~50_combout\ = ((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT20\ $ (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (!\Rotar1|Y_out[7]~49\)))) # (GND)
-- \Rotar1|Y_out[8]~51\ = CARRY((\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT20\ & ((\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT20\) # (!\Rotar1|Y_out[7]~49\))) # (!\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT20\ & 
-- (\Rotar1|Mult2|auto_generated|mac_out2~DATAOUT20\ & !\Rotar1|Y_out[7]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT20\,
	datab => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \Rotar1|Y_out[7]~49\,
	combout => \Rotar1|Y_out[8]~50_combout\,
	cout => \Rotar1|Y_out[8]~51\);

-- Location: LCCOMB_X21_Y15_N20
\Rotar1|Y_out[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|Y_out[9]~52_combout\ = \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT21\ $ (\Rotar1|Y_out[8]~51\ $ (\Rotar1|Mult3|auto_generated|mac_out2~DATAOUT21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datad => \Rotar1|Mult3|auto_generated|mac_out2~DATAOUT21\,
	cin => \Rotar1|Y_out[8]~51\,
	combout => \Rotar1|Y_out[9]~52_combout\);

-- Location: FF_X21_Y15_N21
\Rotar1|Y_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[9]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(9));

-- Location: FF_X21_Y15_N19
\Rotar1|Y_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[8]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(8));

-- Location: FF_X21_Y15_N5
\Rotar1|Y_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(1));

-- Location: FF_X21_Y15_N7
\Rotar1|Y_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[2]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(2));

-- Location: FF_X21_Y15_N9
\Rotar1|Y_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(3));

-- Location: FF_X21_Y15_N3
\Rotar1|Y_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(0));

-- Location: LCCOMB_X11_Y12_N26
\Rect2Hex2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan0~0_combout\ = (\Rotar1|Y_out\(1)) # ((\Rotar1|Y_out\(2)) # ((\Rotar1|Y_out\(3)) # (\Rotar1|Y_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datab => \Rotar1|Y_out\(2),
	datac => \Rotar1|Y_out\(3),
	datad => \Rotar1|Y_out\(0),
	combout => \Rect2Hex2|LessThan0~0_combout\);

-- Location: FF_X21_Y15_N11
\Rotar1|Y_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[4]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(4));

-- Location: FF_X21_Y15_N13
\Rotar1|Y_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(5));

-- Location: FF_X21_Y15_N17
\Rotar1|Y_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(7));

-- Location: FF_X21_Y15_N15
\Rotar1|Y_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|Y_out[6]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|Y_out\(6));

-- Location: LCCOMB_X11_Y12_N28
\Rect2Hex2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan0~1_combout\ = (\Rotar1|Y_out\(4)) # ((\Rotar1|Y_out\(5)) # ((\Rotar1|Y_out\(7)) # (\Rotar1|Y_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(4),
	datab => \Rotar1|Y_out\(5),
	datac => \Rotar1|Y_out\(7),
	datad => \Rotar1|Y_out\(6),
	combout => \Rect2Hex2|LessThan0~1_combout\);

-- Location: LCCOMB_X11_Y12_N30
\Rect2Hex2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan0~2_combout\ = (!\Rotar1|Y_out\(9) & ((\Rotar1|Y_out\(8)) # ((\Rect2Hex2|LessThan0~0_combout\) # (\Rect2Hex2|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datab => \Rotar1|Y_out\(8),
	datac => \Rect2Hex2|LessThan0~0_combout\,
	datad => \Rect2Hex2|LessThan0~1_combout\,
	combout => \Rect2Hex2|LessThan0~2_combout\);

-- Location: LCCOMB_X11_Y12_N2
\Rect2Hex2|Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~1_cout\ = CARRY(!\Rotar1|Y_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(0),
	datad => VCC,
	cout => \Rect2Hex2|Add6~1_cout\);

-- Location: LCCOMB_X11_Y12_N4
\Rect2Hex2|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~2_combout\ = (\Rotar1|Y_out\(1) & ((\Rect2Hex2|Add6~1_cout\) # (GND))) # (!\Rotar1|Y_out\(1) & (!\Rect2Hex2|Add6~1_cout\))
-- \Rect2Hex2|Add6~3\ = CARRY((\Rotar1|Y_out\(1)) # (!\Rect2Hex2|Add6~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datad => VCC,
	cin => \Rect2Hex2|Add6~1_cout\,
	combout => \Rect2Hex2|Add6~2_combout\,
	cout => \Rect2Hex2|Add6~3\);

-- Location: LCCOMB_X11_Y12_N6
\Rect2Hex2|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~4_combout\ = (\Rotar1|Y_out\(2) & (!\Rect2Hex2|Add6~3\ & VCC)) # (!\Rotar1|Y_out\(2) & (\Rect2Hex2|Add6~3\ $ (GND)))
-- \Rect2Hex2|Add6~5\ = CARRY((!\Rotar1|Y_out\(2) & !\Rect2Hex2|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(2),
	datad => VCC,
	cin => \Rect2Hex2|Add6~3\,
	combout => \Rect2Hex2|Add6~4_combout\,
	cout => \Rect2Hex2|Add6~5\);

-- Location: LCCOMB_X11_Y12_N8
\Rect2Hex2|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~6_combout\ = (\Rotar1|Y_out\(3) & ((\Rect2Hex2|Add6~5\) # (GND))) # (!\Rotar1|Y_out\(3) & (!\Rect2Hex2|Add6~5\))
-- \Rect2Hex2|Add6~7\ = CARRY((\Rotar1|Y_out\(3)) # (!\Rect2Hex2|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(3),
	datad => VCC,
	cin => \Rect2Hex2|Add6~5\,
	combout => \Rect2Hex2|Add6~6_combout\,
	cout => \Rect2Hex2|Add6~7\);

-- Location: LCCOMB_X11_Y12_N10
\Rect2Hex2|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~8_combout\ = (\Rotar1|Y_out\(4) & (!\Rect2Hex2|Add6~7\ & VCC)) # (!\Rotar1|Y_out\(4) & (\Rect2Hex2|Add6~7\ $ (GND)))
-- \Rect2Hex2|Add6~9\ = CARRY((!\Rotar1|Y_out\(4) & !\Rect2Hex2|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(4),
	datad => VCC,
	cin => \Rect2Hex2|Add6~7\,
	combout => \Rect2Hex2|Add6~8_combout\,
	cout => \Rect2Hex2|Add6~9\);

-- Location: LCCOMB_X11_Y12_N12
\Rect2Hex2|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~10_combout\ = (\Rotar1|Y_out\(5) & ((\Rect2Hex2|Add6~9\) # (GND))) # (!\Rotar1|Y_out\(5) & (!\Rect2Hex2|Add6~9\))
-- \Rect2Hex2|Add6~11\ = CARRY((\Rotar1|Y_out\(5)) # (!\Rect2Hex2|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(5),
	datad => VCC,
	cin => \Rect2Hex2|Add6~9\,
	combout => \Rect2Hex2|Add6~10_combout\,
	cout => \Rect2Hex2|Add6~11\);

-- Location: LCCOMB_X10_Y12_N20
\Rect2Hex2|radio[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[5]~3_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (\Rotar1|Y_out\(5))) # (!\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan0~2_combout\,
	datab => \Rotar1|Y_out\(5),
	datad => \Rect2Hex2|Add6~10_combout\,
	combout => \Rect2Hex2|radio[5]~3_combout\);

-- Location: DSPMULT_X20_Y18_N0
\Rotar1|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Rotar1|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Rotar1|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y18_N2
\Rotar1|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPMULT_X20_Y17_N0
\Rotar1|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Rotar1|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Rotar1|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y17_N2
\Rotar1|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Rotar1|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N10
\Rotar1|X_out[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~11_cout\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~dataout\) # (!\Rotar1|Mult1|auto_generated|mac_out2~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~dataout\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~dataout\,
	datad => VCC,
	cout => \Rotar1|X_out[0]~11_cout\);

-- Location: LCCOMB_X19_Y18_N12
\Rotar1|X_out[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~13_cout\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT1\ & ((!\Rotar1|X_out[0]~11_cout\) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT1\))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT1\ & 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT1\ & !\Rotar1|X_out[0]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT1\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~11_cout\,
	cout => \Rotar1|X_out[0]~13_cout\);

-- Location: LCCOMB_X19_Y18_N14
\Rotar1|X_out[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~15_cout\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT2\ & ((!\Rotar1|X_out[0]~13_cout\) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT2\))) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT2\ & !\Rotar1|X_out[0]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~13_cout\,
	cout => \Rotar1|X_out[0]~15_cout\);

-- Location: LCCOMB_X19_Y18_N16
\Rotar1|X_out[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~17_cout\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT3\ & ((!\Rotar1|X_out[0]~15_cout\) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT3\))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT3\ & 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\Rotar1|X_out[0]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT3\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~15_cout\,
	cout => \Rotar1|X_out[0]~17_cout\);

-- Location: LCCOMB_X19_Y18_N18
\Rotar1|X_out[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~19_cout\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((!\Rotar1|X_out[0]~17_cout\) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT4\))) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT4\ & 
-- (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT4\ & !\Rotar1|X_out[0]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~17_cout\,
	cout => \Rotar1|X_out[0]~19_cout\);

-- Location: LCCOMB_X19_Y18_N20
\Rotar1|X_out[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~21_cout\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((!\Rotar1|X_out[0]~19_cout\) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT5\))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT5\ & 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT5\ & !\Rotar1|X_out[0]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT5\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~19_cout\,
	cout => \Rotar1|X_out[0]~21_cout\);

-- Location: LCCOMB_X19_Y18_N22
\Rotar1|X_out[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~23_cout\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT6\ & (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT6\ & !\Rotar1|X_out[0]~21_cout\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT6\ & 
-- ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT6\) # (!\Rotar1|X_out[0]~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT6\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~21_cout\,
	cout => \Rotar1|X_out[0]~23_cout\);

-- Location: LCCOMB_X19_Y18_N24
\Rotar1|X_out[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~25_cout\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT7\ & !\Rotar1|X_out[0]~23_cout\)) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT7\) # (!\Rotar1|X_out[0]~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~23_cout\,
	cout => \Rotar1|X_out[0]~25_cout\);

-- Location: LCCOMB_X19_Y18_N26
\Rotar1|X_out[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~27_cout\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT8\ & (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT8\ & !\Rotar1|X_out[0]~25_cout\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT8\ & 
-- ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT8\) # (!\Rotar1|X_out[0]~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT8\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~25_cout\,
	cout => \Rotar1|X_out[0]~27_cout\);

-- Location: LCCOMB_X19_Y18_N28
\Rotar1|X_out[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~29_cout\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT9\ & (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT9\ & !\Rotar1|X_out[0]~27_cout\)) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT9\ & 
-- ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT9\) # (!\Rotar1|X_out[0]~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~27_cout\,
	cout => \Rotar1|X_out[0]~29_cout\);

-- Location: LCCOMB_X19_Y18_N30
\Rotar1|X_out[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~31_cout\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((!\Rotar1|X_out[0]~29_cout\) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT10\))) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT10\ & !\Rotar1|X_out[0]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~29_cout\,
	cout => \Rotar1|X_out[0]~31_cout\);

-- Location: LCCOMB_X19_Y17_N0
\Rotar1|X_out[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~33_cout\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((!\Rotar1|X_out[0]~31_cout\) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT11\ & 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\Rotar1|X_out[0]~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT11\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~31_cout\,
	cout => \Rotar1|X_out[0]~33_cout\);

-- Location: LCCOMB_X19_Y17_N2
\Rotar1|X_out[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[0]~34_combout\ = ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT12\ $ (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (\Rotar1|X_out[0]~33_cout\)))) # (GND)
-- \Rotar1|X_out[0]~35\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT12\ & (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\Rotar1|X_out[0]~33_cout\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT12\ & 
-- ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\Rotar1|X_out[0]~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT12\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~33_cout\,
	combout => \Rotar1|X_out[0]~34_combout\,
	cout => \Rotar1|X_out[0]~35\);

-- Location: LCCOMB_X19_Y17_N4
\Rotar1|X_out[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[1]~36_combout\ = (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\Rotar1|X_out[0]~35\)) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\Rotar1|X_out[0]~35\) # (GND))))) # 
-- (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\Rotar1|X_out[0]~35\ & VCC)) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\Rotar1|X_out[0]~35\))))
-- \Rotar1|X_out[1]~37\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((!\Rotar1|X_out[0]~35\) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT13\ & 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\Rotar1|X_out[0]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT13\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \Rotar1|X_out[0]~35\,
	combout => \Rotar1|X_out[1]~36_combout\,
	cout => \Rotar1|X_out[1]~37\);

-- Location: LCCOMB_X19_Y17_N6
\Rotar1|X_out[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[2]~38_combout\ = ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT14\ $ (\Rotar1|X_out[1]~37\)))) # (GND)
-- \Rotar1|X_out[2]~39\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT14\ & ((!\Rotar1|X_out[1]~37\) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT14\))) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT14\ & !\Rotar1|X_out[1]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \Rotar1|X_out[1]~37\,
	combout => \Rotar1|X_out[2]~38_combout\,
	cout => \Rotar1|X_out[2]~39\);

-- Location: LCCOMB_X19_Y17_N8
\Rotar1|X_out[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[3]~40_combout\ = (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\Rotar1|X_out[2]~39\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\ & (\Rotar1|X_out[2]~39\ & VCC)))) # 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\Rotar1|X_out[2]~39\) # (GND))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\Rotar1|X_out[2]~39\))))
-- \Rotar1|X_out[3]~41\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\ & !\Rotar1|X_out[2]~39\)) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT15\ & 
-- ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\) # (!\Rotar1|X_out[2]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \Rotar1|X_out[2]~39\,
	combout => \Rotar1|X_out[3]~40_combout\,
	cout => \Rotar1|X_out[3]~41\);

-- Location: LCCOMB_X19_Y17_N10
\Rotar1|X_out[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[4]~42_combout\ = ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT16\ $ (\Rotar1|X_out[3]~41\)))) # (GND)
-- \Rotar1|X_out[4]~43\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT16\ & ((!\Rotar1|X_out[3]~41\) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT16\))) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT16\ & 
-- (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT16\ & !\Rotar1|X_out[3]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \Rotar1|X_out[3]~41\,
	combout => \Rotar1|X_out[4]~42_combout\,
	cout => \Rotar1|X_out[4]~43\);

-- Location: LCCOMB_X19_Y17_N12
\Rotar1|X_out[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[5]~44_combout\ = (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\ & (!\Rotar1|X_out[4]~43\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\ & (\Rotar1|X_out[4]~43\ & VCC)))) # 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\ & ((\Rotar1|X_out[4]~43\) # (GND))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\ & (!\Rotar1|X_out[4]~43\))))
-- \Rotar1|X_out[5]~45\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\ & !\Rotar1|X_out[4]~43\)) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT17\ & 
-- ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\) # (!\Rotar1|X_out[4]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \Rotar1|X_out[4]~43\,
	combout => \Rotar1|X_out[5]~44_combout\,
	cout => \Rotar1|X_out[5]~45\);

-- Location: LCCOMB_X19_Y17_N14
\Rotar1|X_out[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[6]~46_combout\ = ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (\Rotar1|X_out[5]~45\)))) # (GND)
-- \Rotar1|X_out[6]~47\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT18\ & (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\Rotar1|X_out[5]~45\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT18\) # (!\Rotar1|X_out[5]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \Rotar1|X_out[5]~45\,
	combout => \Rotar1|X_out[6]~46_combout\,
	cout => \Rotar1|X_out[6]~47\);

-- Location: LCCOMB_X19_Y17_N16
\Rotar1|X_out[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[7]~48_combout\ = (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\Rotar1|X_out[6]~47\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\Rotar1|X_out[6]~47\ & VCC)))) # 
-- (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\ & ((\Rotar1|X_out[6]~47\) # (GND))) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\Rotar1|X_out[6]~47\))))
-- \Rotar1|X_out[7]~49\ = CARRY((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\Rotar1|X_out[6]~47\)) # (!\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\) # (!\Rotar1|X_out[6]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \Rotar1|X_out[6]~47\,
	combout => \Rotar1|X_out[7]~48_combout\,
	cout => \Rotar1|X_out[7]~49\);

-- Location: LCCOMB_X19_Y17_N18
\Rotar1|X_out[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[8]~50_combout\ = ((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\Rotar1|X_out[7]~49\)))) # (GND)
-- \Rotar1|X_out[8]~51\ = CARRY((\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT20\ & (\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\Rotar1|X_out[7]~49\)) # (!\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT20\ & 
-- ((\Rotar1|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\Rotar1|X_out[7]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \Rotar1|X_out[7]~49\,
	combout => \Rotar1|X_out[8]~50_combout\,
	cout => \Rotar1|X_out[8]~51\);

-- Location: LCCOMB_X19_Y17_N20
\Rotar1|X_out[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rotar1|X_out[9]~52_combout\ = \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT21\ $ (\Rotar1|Mult1|auto_generated|mac_out2~DATAOUT21\ $ (!\Rotar1|X_out[8]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \Rotar1|Mult1|auto_generated|mac_out2~DATAOUT21\,
	cin => \Rotar1|X_out[8]~51\,
	combout => \Rotar1|X_out[9]~52_combout\);

-- Location: FF_X19_Y17_N21
\Rotar1|X_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[9]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(9));

-- Location: FF_X19_Y17_N19
\Rotar1|X_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[8]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(8));

-- Location: LCCOMB_X11_Y16_N30
\Rect2Hex2|Mult0|mult_core|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|_~1_combout\ = (\Rotar1|X_out\(9) & \Rotar1|X_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|X_out\(9),
	datad => \Rotar1|X_out\(8),
	combout => \Rect2Hex2|Mult0|mult_core|_~1_combout\);

-- Location: FF_X19_Y17_N11
\Rotar1|X_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[4]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(4));

-- Location: FF_X19_Y17_N13
\Rotar1|X_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(5));

-- Location: FF_X19_Y17_N17
\Rotar1|X_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[7]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(7));

-- Location: FF_X19_Y17_N15
\Rotar1|X_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[6]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(6));

-- Location: LCCOMB_X24_Y16_N12
\Rect2Hex2|Mult0|mult_core|romout[1][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][12]~2_combout\ = (\Rotar1|X_out\(4) & (\Rotar1|X_out\(5) $ ((\Rotar1|X_out\(7))))) # (!\Rotar1|X_out\(4) & (!\Rotar1|X_out\(5) & ((\Rotar1|X_out\(7)) # (\Rotar1|X_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][12]~2_combout\);

-- Location: LCCOMB_X24_Y16_N30
\Rect2Hex2|Mult0|mult_core|romout[1][11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][11]~3_combout\ = (\Rotar1|X_out\(4) & (\Rotar1|X_out\(7) & ((!\Rotar1|X_out\(6)) # (!\Rotar1|X_out\(5))))) # (!\Rotar1|X_out\(4) & (!\Rotar1|X_out\(7) & ((\Rotar1|X_out\(5)) # (\Rotar1|X_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][11]~3_combout\);

-- Location: FF_X19_Y17_N9
\Rotar1|X_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[3]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(3));

-- Location: FF_X19_Y17_N7
\Rotar1|X_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[2]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(2));

-- Location: FF_X19_Y17_N5
\Rotar1|X_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[1]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(1));

-- Location: LCCOMB_X22_Y16_N8
\Rect2Hex2|Mult0|mult_core|romout[0][14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][14]~4_combout\ = (\Rotar1|X_out\(3) & ((\Rotar1|X_out\(2)) # (\Rotar1|X_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][14]~4_combout\);

-- Location: LCCOMB_X24_Y16_N16
\Rect2Hex2|Mult0|mult_core|romout[1][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][10]~combout\ = (\Rotar1|X_out\(4) & (((\Rotar1|X_out\(5) & \Rotar1|X_out\(7))) # (!\Rotar1|X_out\(6)))) # (!\Rotar1|X_out\(4) & (!\Rotar1|X_out\(6) & ((\Rotar1|X_out\(5)) # (\Rotar1|X_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][10]~combout\);

-- Location: FF_X19_Y17_N3
\Rotar1|X_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rotar1|X_out[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rotar1|X_out\(0));

-- Location: LCCOMB_X22_Y16_N26
\Rect2Hex2|Mult0|mult_core|romout[0][13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\ = (\Rotar1|X_out\(3) & ((\Rotar1|X_out\(2) $ (!\Rotar1|X_out\(1))))) # (!\Rotar1|X_out\(3) & (\Rotar1|X_out\(2) & ((\Rotar1|X_out\(0)) # (\Rotar1|X_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X24_Y16_N10
\Rect2Hex2|Mult0|mult_core|romout[1][9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\ = (\Rotar1|X_out\(4) & (((\Rotar1|X_out\(7) & \Rotar1|X_out\(6))) # (!\Rotar1|X_out\(5)))) # (!\Rotar1|X_out\(4) & (!\Rotar1|X_out\(5) & ((\Rotar1|X_out\(7)) # (\Rotar1|X_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X24_Y16_N4
\Rect2Hex2|Mult0|mult_core|romout[1][8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][8]~7_combout\ = (\Rotar1|X_out\(5) & (\Rotar1|X_out\(4) $ (((!\Rotar1|X_out\(6)) # (!\Rotar1|X_out\(7)))))) # (!\Rotar1|X_out\(5) & (!\Rotar1|X_out\(4) & ((\Rotar1|X_out\(7)) # (\Rotar1|X_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][8]~7_combout\);

-- Location: LCCOMB_X22_Y16_N28
\Rect2Hex2|Mult0|mult_core|romout[0][12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][12]~8_combout\ = (\Rotar1|X_out\(3) & (((!\Rotar1|X_out\(1))))) # (!\Rotar1|X_out\(3) & ((\Rotar1|X_out\(0) & ((\Rotar1|X_out\(1)))) # (!\Rotar1|X_out\(0) & (\Rotar1|X_out\(2) & !\Rotar1|X_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][12]~8_combout\);

-- Location: LCCOMB_X22_Y16_N14
\Rect2Hex2|Mult0|mult_core|romout[0][11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\ = (\Rotar1|X_out\(3) & (\Rotar1|X_out\(0) & ((!\Rotar1|X_out\(1)) # (!\Rotar1|X_out\(2))))) # (!\Rotar1|X_out\(3) & (!\Rotar1|X_out\(0) & ((\Rotar1|X_out\(2)) # (\Rotar1|X_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\);

-- Location: LCCOMB_X24_Y16_N22
\Rect2Hex2|Mult0|mult_core|romout[1][7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\ = (\Rotar1|X_out\(5) & ((\Rotar1|X_out\(7) & ((\Rotar1|X_out\(6)))) # (!\Rotar1|X_out\(7) & ((!\Rotar1|X_out\(6)) # (!\Rotar1|X_out\(4)))))) # (!\Rotar1|X_out\(5) & (!\Rotar1|X_out\(7) & 
-- ((\Rotar1|X_out\(4)) # (\Rotar1|X_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Rect2Hex2|Mult0|mult_core|romout[0][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][10]~combout\ = (\Rotar1|X_out\(3) & (((\Rotar1|X_out\(0) & \Rotar1|X_out\(1))) # (!\Rotar1|X_out\(2)))) # (!\Rotar1|X_out\(3) & (!\Rotar1|X_out\(2) & ((\Rotar1|X_out\(0)) # (\Rotar1|X_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X24_Y16_N8
\Rect2Hex2|Mult0|mult_core|romout[1][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][6]~combout\ = (\Rotar1|X_out\(5) & ((\Rotar1|X_out\(4) & ((\Rotar1|X_out\(6)) # (!\Rotar1|X_out\(7)))) # (!\Rotar1|X_out\(4) & ((\Rotar1|X_out\(7)) # (!\Rotar1|X_out\(6)))))) # (!\Rotar1|X_out\(5) & (!\Rotar1|X_out\(6) 
-- & ((\Rotar1|X_out\(4)) # (\Rotar1|X_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X24_Y16_N2
\Rect2Hex2|Mult0|mult_core|romout[1][5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\ = (\Rotar1|X_out\(5) & ((\Rotar1|X_out\(4) & ((\Rotar1|X_out\(7)) # (\Rotar1|X_out\(6)))) # (!\Rotar1|X_out\(4) & (\Rotar1|X_out\(7) & \Rotar1|X_out\(6))))) # (!\Rotar1|X_out\(5) & (\Rotar1|X_out\(7) $ 
-- (((\Rotar1|X_out\(4)) # (\Rotar1|X_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\);

-- Location: LCCOMB_X22_Y16_N10
\Rect2Hex2|Mult0|mult_core|romout[0][9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\ = (\Rotar1|X_out\(3) & (((\Rotar1|X_out\(0) & \Rotar1|X_out\(2))) # (!\Rotar1|X_out\(1)))) # (!\Rotar1|X_out\(3) & (!\Rotar1|X_out\(1) & ((\Rotar1|X_out\(0)) # (\Rotar1|X_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\);

-- Location: LCCOMB_X24_Y16_N20
\Rect2Hex2|Mult0|mult_core|romout[1][4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][4]~13_combout\ = (\Rotar1|X_out\(4) & ((\Rotar1|X_out\(5) & (!\Rotar1|X_out\(7) & \Rotar1|X_out\(6))) # (!\Rotar1|X_out\(5) & (\Rotar1|X_out\(7) & !\Rotar1|X_out\(6))))) # (!\Rotar1|X_out\(4) & (\Rotar1|X_out\(6) $ 
-- (((\Rotar1|X_out\(5) & !\Rotar1|X_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][4]~13_combout\);

-- Location: LCCOMB_X22_Y16_N4
\Rect2Hex2|Mult0|mult_core|romout[0][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][8]~14_combout\ = (\Rotar1|X_out\(3) & (\Rotar1|X_out\(0) $ (((!\Rotar1|X_out\(1)) # (!\Rotar1|X_out\(2)))))) # (!\Rotar1|X_out\(3) & (!\Rotar1|X_out\(0) & ((\Rotar1|X_out\(2)) # (\Rotar1|X_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][8]~14_combout\);

-- Location: LCCOMB_X24_Y16_N6
\Rect2Hex2|Mult0|mult_core|romout[1][3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][3]~15_combout\ = \Rotar1|X_out\(5) $ (\Rotar1|X_out\(7) $ (((\Rotar1|X_out\(4) & !\Rotar1|X_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][3]~15_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Rect2Hex2|Mult0|mult_core|romout[0][7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][7]~16_combout\ = (\Rotar1|X_out\(3) & (((\Rotar1|X_out\(2) & \Rotar1|X_out\(1))))) # (!\Rotar1|X_out\(3) & ((\Rotar1|X_out\(0) & ((!\Rotar1|X_out\(1)) # (!\Rotar1|X_out\(2)))) # (!\Rotar1|X_out\(0) & 
-- ((\Rotar1|X_out\(2)) # (\Rotar1|X_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][7]~16_combout\);

-- Location: LCCOMB_X22_Y16_N16
\Rect2Hex2|Mult0|mult_core|romout[0][6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][6]~combout\ = (\Rotar1|X_out\(2) & (\Rotar1|X_out\(1) & ((\Rotar1|X_out\(3)) # (\Rotar1|X_out\(0))))) # (!\Rotar1|X_out\(2) & ((\Rotar1|X_out\(3) & ((!\Rotar1|X_out\(1)) # (!\Rotar1|X_out\(0)))) # (!\Rotar1|X_out\(3) & 
-- ((\Rotar1|X_out\(0)) # (\Rotar1|X_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X24_Y16_N0
\Rect2Hex2|Mult0|mult_core|romout[1][2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][2]~17_combout\ = \Rotar1|X_out\(4) $ (\Rotar1|X_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Rotar1|X_out\(4),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][2]~17_combout\);

-- Location: LCCOMB_X22_Y16_N2
\Rect2Hex2|Mult0|mult_core|romout[0][5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][5]~18_combout\ = (\Rotar1|X_out\(3) & (\Rotar1|X_out\(1) $ (((!\Rotar1|X_out\(0) & !\Rotar1|X_out\(2)))))) # (!\Rotar1|X_out\(3) & ((\Rotar1|X_out\(0) & ((\Rotar1|X_out\(2)) # (!\Rotar1|X_out\(1)))) # 
-- (!\Rotar1|X_out\(0) & (\Rotar1|X_out\(2) & !\Rotar1|X_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][5]~18_combout\);

-- Location: LCCOMB_X22_Y16_N12
\Rect2Hex2|Mult0|mult_core|romout[0][4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[0][4]~19_combout\ = (\Rotar1|X_out\(0) & ((\Rotar1|X_out\(3) & (!\Rotar1|X_out\(2) & !\Rotar1|X_out\(1))) # (!\Rotar1|X_out\(3) & (\Rotar1|X_out\(2) & \Rotar1|X_out\(1))))) # (!\Rotar1|X_out\(0) & (\Rotar1|X_out\(2) $ 
-- (((!\Rotar1|X_out\(3) & \Rotar1|X_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Rotar1|X_out\(0),
	datac => \Rotar1|X_out\(2),
	datad => \Rotar1|X_out\(1),
	combout => \Rect2Hex2|Mult0|mult_core|romout[0][4]~19_combout\);

-- Location: LCCOMB_X23_Y16_N0
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[0][4]~19_combout\ & \Rotar1|X_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[0][4]~19_combout\,
	datab => \Rotar1|X_out\(4),
	datad => VCC,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X23_Y16_N2
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[0][5]~18_combout\ & (!\Rotar1|X_out\(5) & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[0][5]~18_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\Rotar1|X_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[0][5]~18_combout\,
	datab => \Rotar1|X_out\(5),
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X23_Y16_N4
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[0][6]~combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[1][2]~17_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\Rect2Hex2|Mult0|mult_core|romout[0][6]~combout\ & (\Rect2Hex2|Mult0|mult_core|romout[1][2]~17_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[0][6]~combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][2]~17_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X23_Y16_N6
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[1][3]~15_combout\ & (!\Rect2Hex2|Mult0|mult_core|romout[0][7]~16_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\Rect2Hex2|Mult0|mult_core|romout[1][3]~15_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[0][7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[1][3]~15_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[0][7]~16_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X23_Y16_N8
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\Rect2Hex2|Mult0|mult_core|romout[1][4]~13_combout\ $ (\Rect2Hex2|Mult0|mult_core|romout[0][8]~14_combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[1][4]~13_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[0][8]~14_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\Rect2Hex2|Mult0|mult_core|romout[1][4]~13_combout\ & (\Rect2Hex2|Mult0|mult_core|romout[0][8]~14_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[1][4]~13_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[0][8]~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X23_Y16_N10
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ 
-- & VCC)) # (!\Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\ & 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\ & (!\Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) 
-- # (!\Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[1][5]~11_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[0][9]~12_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X23_Y16_N12
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\Rect2Hex2|Mult0|mult_core|romout[0][10]~combout\ $ (\Rect2Hex2|Mult0|mult_core|romout[1][6]~combout\ $ (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) 
-- # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[0][10]~combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[1][6]~combout\) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[0][10]~combout\ & (\Rect2Hex2|Mult0|mult_core|romout[1][6]~combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[0][10]~combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][6]~combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X23_Y16_N14
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ 
-- & VCC)) # (!\Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\ & 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\ & (!\Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) 
-- # (!\Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[0][11]~10_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][7]~9_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X23_Y16_N16
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\Rect2Hex2|Mult0|mult_core|romout[1][8]~7_combout\ $ (\Rect2Hex2|Mult0|mult_core|romout[0][12]~8_combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[1][8]~7_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[0][12]~8_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\Rect2Hex2|Mult0|mult_core|romout[1][8]~7_combout\ & (\Rect2Hex2|Mult0|mult_core|romout[0][12]~8_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[1][8]~7_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[0][12]~8_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X23_Y16_N18
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ 
-- & VCC)) # (!\Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # (!\Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\ & 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\ & (!\Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) 
-- # (!\Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[0][13]~6_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][9]~5_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X23_Y16_N20
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\Rect2Hex2|Mult0|mult_core|romout[0][14]~4_combout\ $ (\Rect2Hex2|Mult0|mult_core|romout[1][10]~combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[0][14]~4_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[1][10]~combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # (!\Rect2Hex2|Mult0|mult_core|romout[0][14]~4_combout\ & (\Rect2Hex2|Mult0|mult_core|romout[1][10]~combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[0][14]~4_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X23_Y16_N22
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\Rect2Hex2|Mult0|mult_core|romout[1][11]~3_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[1][11]~3_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\Rect2Hex2|Mult0|mult_core|romout[1][11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|romout[1][11]~3_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X23_Y16_N24
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\Rect2Hex2|Mult0|mult_core|romout[1][12]~2_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[1][12]~2_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[1][12]~2_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][12]~2_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X11_Y16_N26
\Rect2Hex2|Mult0|mult_core|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|_~0_combout\ = (!\Rotar1|X_out\(9) & \Rotar1|X_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|X_out\(9),
	datad => \Rotar1|X_out\(8),
	combout => \Rect2Hex2|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X11_Y16_N28
\Rect2Hex2|Mult0|mult_core|romout[2][9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ = \Rotar1|X_out\(9) $ (\Rotar1|X_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|X_out\(9),
	datad => \Rotar1|X_out\(8),
	combout => \Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\);

-- Location: LCCOMB_X11_Y16_N0
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \Rotar1|X_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \Rotar1|X_out\(8),
	datad => VCC,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X11_Y16_N2
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\Rotar1|X_out\(9) & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\)) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\Rotar1|X_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \Rotar1|X_out\(9),
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X11_Y16_N4
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\))) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X11_Y16_N6
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\Rect2Hex2|Mult0|mult_core|_~0_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|_~0_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X11_Y16_N8
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\Rect2Hex2|Mult0|mult_core|_~1_combout\ $ (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\Rect2Hex2|Mult0|mult_core|_~1_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\Rect2Hex2|Mult0|mult_core|_~1_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|_~1_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X11_Y16_N10
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X11_Y16_N12
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\Rect2Hex2|Mult0|mult_core|_~0_combout\ $ (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\Rect2Hex2|Mult0|mult_core|_~0_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|_~0_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X11_Y16_N14
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = (\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\ = CARRY((\Rect2Hex2|Mult0|mult_core|_~0_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\)) # (!\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|_~0_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X11_Y16_N16
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ = ((\Rect2Hex2|Mult0|mult_core|_~1_combout\ $ (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ = CARRY((\Rect2Hex2|Mult0|mult_core|_~1_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\))) # (!\Rect2Hex2|Mult0|mult_core|_~1_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|_~1_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~15\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X12_Y11_N10
\Rect2Hex2|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~1_cout\ = CARRY(!\Rotar1|Y_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(0),
	datad => VCC,
	cout => \Rect2Hex2|Add1~1_cout\);

-- Location: LCCOMB_X12_Y11_N12
\Rect2Hex2|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~2_combout\ = (\Rotar1|Y_out\(1) & ((\Rect2Hex2|Add1~1_cout\) # (GND))) # (!\Rotar1|Y_out\(1) & (!\Rect2Hex2|Add1~1_cout\))
-- \Rect2Hex2|Add1~3\ = CARRY((\Rotar1|Y_out\(1)) # (!\Rect2Hex2|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datad => VCC,
	cin => \Rect2Hex2|Add1~1_cout\,
	combout => \Rect2Hex2|Add1~2_combout\,
	cout => \Rect2Hex2|Add1~3\);

-- Location: LCCOMB_X12_Y11_N14
\Rect2Hex2|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~4_combout\ = (\Rotar1|Y_out\(2) & (!\Rect2Hex2|Add1~3\ & VCC)) # (!\Rotar1|Y_out\(2) & (\Rect2Hex2|Add1~3\ $ (GND)))
-- \Rect2Hex2|Add1~5\ = CARRY((!\Rotar1|Y_out\(2) & !\Rect2Hex2|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(2),
	datad => VCC,
	cin => \Rect2Hex2|Add1~3\,
	combout => \Rect2Hex2|Add1~4_combout\,
	cout => \Rect2Hex2|Add1~5\);

-- Location: LCCOMB_X12_Y11_N16
\Rect2Hex2|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~6_combout\ = (\Rotar1|Y_out\(3) & ((\Rect2Hex2|Add1~5\) # (GND))) # (!\Rotar1|Y_out\(3) & (!\Rect2Hex2|Add1~5\))
-- \Rect2Hex2|Add1~7\ = CARRY((\Rotar1|Y_out\(3)) # (!\Rect2Hex2|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(3),
	datad => VCC,
	cin => \Rect2Hex2|Add1~5\,
	combout => \Rect2Hex2|Add1~6_combout\,
	cout => \Rect2Hex2|Add1~7\);

-- Location: LCCOMB_X12_Y11_N18
\Rect2Hex2|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~8_combout\ = (\Rotar1|Y_out\(4) & (!\Rect2Hex2|Add1~7\ & VCC)) # (!\Rotar1|Y_out\(4) & (\Rect2Hex2|Add1~7\ $ (GND)))
-- \Rect2Hex2|Add1~9\ = CARRY((!\Rotar1|Y_out\(4) & !\Rect2Hex2|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(4),
	datad => VCC,
	cin => \Rect2Hex2|Add1~7\,
	combout => \Rect2Hex2|Add1~8_combout\,
	cout => \Rect2Hex2|Add1~9\);

-- Location: LCCOMB_X12_Y11_N20
\Rect2Hex2|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~10_combout\ = (\Rotar1|Y_out\(5) & ((\Rect2Hex2|Add1~9\) # (GND))) # (!\Rotar1|Y_out\(5) & (!\Rect2Hex2|Add1~9\))
-- \Rect2Hex2|Add1~11\ = CARRY((\Rotar1|Y_out\(5)) # (!\Rect2Hex2|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(5),
	datad => VCC,
	cin => \Rect2Hex2|Add1~9\,
	combout => \Rect2Hex2|Add1~10_combout\,
	cout => \Rect2Hex2|Add1~11\);

-- Location: LCCOMB_X12_Y11_N22
\Rect2Hex2|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~12_combout\ = (\Rotar1|Y_out\(6) & (!\Rect2Hex2|Add1~11\ & VCC)) # (!\Rotar1|Y_out\(6) & (\Rect2Hex2|Add1~11\ $ (GND)))
-- \Rect2Hex2|Add1~13\ = CARRY((!\Rotar1|Y_out\(6) & !\Rect2Hex2|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(6),
	datad => VCC,
	cin => \Rect2Hex2|Add1~11\,
	combout => \Rect2Hex2|Add1~12_combout\,
	cout => \Rect2Hex2|Add1~13\);

-- Location: LCCOMB_X11_Y11_N4
\Rect2Hex2|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~1_cout\ = CARRY((\Rotar1|Y_out\(0) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(0),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cout => \Rect2Hex2|Add5~1_cout\);

-- Location: LCCOMB_X11_Y11_N6
\Rect2Hex2|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~2_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\Rect2Hex2|Add1~2_combout\ & (\Rect2Hex2|Add5~1_cout\ & VCC)) # (!\Rect2Hex2|Add1~2_combout\ & (!\Rect2Hex2|Add5~1_cout\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\Rect2Hex2|Add1~2_combout\ & (!\Rect2Hex2|Add5~1_cout\)) # (!\Rect2Hex2|Add1~2_combout\ & ((\Rect2Hex2|Add5~1_cout\) # (GND)))))
-- \Rect2Hex2|Add5~3\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\Rect2Hex2|Add1~2_combout\ & !\Rect2Hex2|Add5~1_cout\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\Rect2Hex2|Add5~1_cout\) # (!\Rect2Hex2|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \Rect2Hex2|Add1~2_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~1_cout\,
	combout => \Rect2Hex2|Add5~2_combout\,
	cout => \Rect2Hex2|Add5~3\);

-- Location: LCCOMB_X11_Y11_N8
\Rect2Hex2|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~4_combout\ = ((\Rect2Hex2|Add1~4_combout\ $ (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (!\Rect2Hex2|Add5~3\)))) # (GND)
-- \Rect2Hex2|Add5~5\ = CARRY((\Rect2Hex2|Add1~4_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\Rect2Hex2|Add5~3\))) # (!\Rect2Hex2|Add1~4_combout\ & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\Rect2Hex2|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~4_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~3\,
	combout => \Rect2Hex2|Add5~4_combout\,
	cout => \Rect2Hex2|Add5~5\);

-- Location: LCCOMB_X11_Y11_N10
\Rect2Hex2|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~6_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rect2Hex2|Add1~6_combout\ & (\Rect2Hex2|Add5~5\ & VCC)) # (!\Rect2Hex2|Add1~6_combout\ & (!\Rect2Hex2|Add5~5\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rect2Hex2|Add1~6_combout\ & (!\Rect2Hex2|Add5~5\)) # (!\Rect2Hex2|Add1~6_combout\ & ((\Rect2Hex2|Add5~5\) # (GND)))))
-- \Rect2Hex2|Add5~7\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\Rect2Hex2|Add1~6_combout\ & !\Rect2Hex2|Add5~5\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((!\Rect2Hex2|Add5~5\) # (!\Rect2Hex2|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \Rect2Hex2|Add1~6_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~5\,
	combout => \Rect2Hex2|Add5~6_combout\,
	cout => \Rect2Hex2|Add5~7\);

-- Location: LCCOMB_X11_Y11_N12
\Rect2Hex2|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~8_combout\ = ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\Rect2Hex2|Add1~8_combout\ $ (!\Rect2Hex2|Add5~7\)))) # (GND)
-- \Rect2Hex2|Add5~9\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\Rect2Hex2|Add1~8_combout\) # (!\Rect2Hex2|Add5~7\))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\Rect2Hex2|Add1~8_combout\ & !\Rect2Hex2|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \Rect2Hex2|Add1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~7\,
	combout => \Rect2Hex2|Add5~8_combout\,
	cout => \Rect2Hex2|Add5~9\);

-- Location: LCCOMB_X11_Y11_N14
\Rect2Hex2|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~10_combout\ = (\Rect2Hex2|Add1~10_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\Rect2Hex2|Add5~9\ & VCC)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\Rect2Hex2|Add5~9\)))) # (!\Rect2Hex2|Add1~10_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\Rect2Hex2|Add5~9\)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex2|Add5~9\) # (GND)))))
-- \Rect2Hex2|Add5~11\ = CARRY((\Rect2Hex2|Add1~10_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\Rect2Hex2|Add5~9\)) # (!\Rect2Hex2|Add1~10_combout\ & ((!\Rect2Hex2|Add5~9\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~10_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~9\,
	combout => \Rect2Hex2|Add5~10_combout\,
	cout => \Rect2Hex2|Add5~11\);

-- Location: LCCOMB_X11_Y11_N16
\Rect2Hex2|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~12_combout\ = ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ $ (\Rect2Hex2|Add1~12_combout\ $ (!\Rect2Hex2|Add5~11\)))) # (GND)
-- \Rect2Hex2|Add5~13\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\Rect2Hex2|Add1~12_combout\) # (!\Rect2Hex2|Add5~11\))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (\Rect2Hex2|Add1~12_combout\ & !\Rect2Hex2|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Rect2Hex2|Add1~12_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~11\,
	combout => \Rect2Hex2|Add5~12_combout\,
	cout => \Rect2Hex2|Add5~13\);

-- Location: LCCOMB_X10_Y13_N0
\Rect2Hex2|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~1_cout\ = CARRY(!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cout => \Rect2Hex2|Add0~1_cout\);

-- Location: LCCOMB_X10_Y13_N2
\Rect2Hex2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~2_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\Rect2Hex2|Add0~1_cout\) # (GND))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\Rect2Hex2|Add0~1_cout\))
-- \Rect2Hex2|Add0~3\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # (!\Rect2Hex2|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~1_cout\,
	combout => \Rect2Hex2|Add0~2_combout\,
	cout => \Rect2Hex2|Add0~3\);

-- Location: LCCOMB_X10_Y13_N4
\Rect2Hex2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~4_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (!\Rect2Hex2|Add0~3\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (\Rect2Hex2|Add0~3\ $ (GND)))
-- \Rect2Hex2|Add0~5\ = CARRY((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\Rect2Hex2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~3\,
	combout => \Rect2Hex2|Add0~4_combout\,
	cout => \Rect2Hex2|Add0~5\);

-- Location: LCCOMB_X10_Y13_N6
\Rect2Hex2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~6_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rect2Hex2|Add0~5\) # (GND))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\Rect2Hex2|Add0~5\))
-- \Rect2Hex2|Add0~7\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\Rect2Hex2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~5\,
	combout => \Rect2Hex2|Add0~6_combout\,
	cout => \Rect2Hex2|Add0~7\);

-- Location: LCCOMB_X10_Y13_N8
\Rect2Hex2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~8_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (!\Rect2Hex2|Add0~7\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\Rect2Hex2|Add0~7\ $ (GND)))
-- \Rect2Hex2|Add0~9\ = CARRY((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\Rect2Hex2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~7\,
	combout => \Rect2Hex2|Add0~8_combout\,
	cout => \Rect2Hex2|Add0~9\);

-- Location: LCCOMB_X10_Y13_N10
\Rect2Hex2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~10_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex2|Add0~9\) # (GND))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\Rect2Hex2|Add0~9\))
-- \Rect2Hex2|Add0~11\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\) # (!\Rect2Hex2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~9\,
	combout => \Rect2Hex2|Add0~10_combout\,
	cout => \Rect2Hex2|Add0~11\);

-- Location: LCCOMB_X10_Y13_N12
\Rect2Hex2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~12_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\Rect2Hex2|Add0~11\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & 
-- (\Rect2Hex2|Add0~11\ $ (GND)))
-- \Rect2Hex2|Add0~13\ = CARRY((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\Rect2Hex2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~11\,
	combout => \Rect2Hex2|Add0~12_combout\,
	cout => \Rect2Hex2|Add0~13\);

-- Location: LCCOMB_X10_Y14_N6
\Rect2Hex2|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~1_cout\ = CARRY((\Rotar1|Y_out\(0) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(0),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cout => \Rect2Hex2|Add3~1_cout\);

-- Location: LCCOMB_X10_Y14_N8
\Rect2Hex2|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~2_combout\ = (\Rotar1|Y_out\(1) & ((\Rect2Hex2|Add0~2_combout\ & (\Rect2Hex2|Add3~1_cout\ & VCC)) # (!\Rect2Hex2|Add0~2_combout\ & (!\Rect2Hex2|Add3~1_cout\)))) # (!\Rotar1|Y_out\(1) & ((\Rect2Hex2|Add0~2_combout\ & 
-- (!\Rect2Hex2|Add3~1_cout\)) # (!\Rect2Hex2|Add0~2_combout\ & ((\Rect2Hex2|Add3~1_cout\) # (GND)))))
-- \Rect2Hex2|Add3~3\ = CARRY((\Rotar1|Y_out\(1) & (!\Rect2Hex2|Add0~2_combout\ & !\Rect2Hex2|Add3~1_cout\)) # (!\Rotar1|Y_out\(1) & ((!\Rect2Hex2|Add3~1_cout\) # (!\Rect2Hex2|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datab => \Rect2Hex2|Add0~2_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add3~1_cout\,
	combout => \Rect2Hex2|Add3~2_combout\,
	cout => \Rect2Hex2|Add3~3\);

-- Location: LCCOMB_X10_Y14_N10
\Rect2Hex2|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~4_combout\ = ((\Rect2Hex2|Add0~4_combout\ $ (\Rotar1|Y_out\(2) $ (!\Rect2Hex2|Add3~3\)))) # (GND)
-- \Rect2Hex2|Add3~5\ = CARRY((\Rect2Hex2|Add0~4_combout\ & ((\Rotar1|Y_out\(2)) # (!\Rect2Hex2|Add3~3\))) # (!\Rect2Hex2|Add0~4_combout\ & (\Rotar1|Y_out\(2) & !\Rect2Hex2|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~4_combout\,
	datab => \Rotar1|Y_out\(2),
	datad => VCC,
	cin => \Rect2Hex2|Add3~3\,
	combout => \Rect2Hex2|Add3~4_combout\,
	cout => \Rect2Hex2|Add3~5\);

-- Location: LCCOMB_X10_Y14_N12
\Rect2Hex2|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~6_combout\ = (\Rotar1|Y_out\(3) & ((\Rect2Hex2|Add0~6_combout\ & (\Rect2Hex2|Add3~5\ & VCC)) # (!\Rect2Hex2|Add0~6_combout\ & (!\Rect2Hex2|Add3~5\)))) # (!\Rotar1|Y_out\(3) & ((\Rect2Hex2|Add0~6_combout\ & (!\Rect2Hex2|Add3~5\)) # 
-- (!\Rect2Hex2|Add0~6_combout\ & ((\Rect2Hex2|Add3~5\) # (GND)))))
-- \Rect2Hex2|Add3~7\ = CARRY((\Rotar1|Y_out\(3) & (!\Rect2Hex2|Add0~6_combout\ & !\Rect2Hex2|Add3~5\)) # (!\Rotar1|Y_out\(3) & ((!\Rect2Hex2|Add3~5\) # (!\Rect2Hex2|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(3),
	datab => \Rect2Hex2|Add0~6_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add3~5\,
	combout => \Rect2Hex2|Add3~6_combout\,
	cout => \Rect2Hex2|Add3~7\);

-- Location: LCCOMB_X10_Y14_N14
\Rect2Hex2|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~8_combout\ = ((\Rect2Hex2|Add0~8_combout\ $ (\Rotar1|Y_out\(4) $ (!\Rect2Hex2|Add3~7\)))) # (GND)
-- \Rect2Hex2|Add3~9\ = CARRY((\Rect2Hex2|Add0~8_combout\ & ((\Rotar1|Y_out\(4)) # (!\Rect2Hex2|Add3~7\))) # (!\Rect2Hex2|Add0~8_combout\ & (\Rotar1|Y_out\(4) & !\Rect2Hex2|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~8_combout\,
	datab => \Rotar1|Y_out\(4),
	datad => VCC,
	cin => \Rect2Hex2|Add3~7\,
	combout => \Rect2Hex2|Add3~8_combout\,
	cout => \Rect2Hex2|Add3~9\);

-- Location: LCCOMB_X10_Y14_N16
\Rect2Hex2|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~10_combout\ = (\Rotar1|Y_out\(5) & ((\Rect2Hex2|Add0~10_combout\ & (\Rect2Hex2|Add3~9\ & VCC)) # (!\Rect2Hex2|Add0~10_combout\ & (!\Rect2Hex2|Add3~9\)))) # (!\Rotar1|Y_out\(5) & ((\Rect2Hex2|Add0~10_combout\ & (!\Rect2Hex2|Add3~9\)) # 
-- (!\Rect2Hex2|Add0~10_combout\ & ((\Rect2Hex2|Add3~9\) # (GND)))))
-- \Rect2Hex2|Add3~11\ = CARRY((\Rotar1|Y_out\(5) & (!\Rect2Hex2|Add0~10_combout\ & !\Rect2Hex2|Add3~9\)) # (!\Rotar1|Y_out\(5) & ((!\Rect2Hex2|Add3~9\) # (!\Rect2Hex2|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(5),
	datab => \Rect2Hex2|Add0~10_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add3~9\,
	combout => \Rect2Hex2|Add3~10_combout\,
	cout => \Rect2Hex2|Add3~11\);

-- Location: LCCOMB_X10_Y14_N18
\Rect2Hex2|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~12_combout\ = ((\Rect2Hex2|Add0~12_combout\ $ (\Rotar1|Y_out\(6) $ (!\Rect2Hex2|Add3~11\)))) # (GND)
-- \Rect2Hex2|Add3~13\ = CARRY((\Rect2Hex2|Add0~12_combout\ & ((\Rotar1|Y_out\(6)) # (!\Rect2Hex2|Add3~11\))) # (!\Rect2Hex2|Add0~12_combout\ & (\Rotar1|Y_out\(6) & !\Rect2Hex2|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~12_combout\,
	datab => \Rotar1|Y_out\(6),
	datad => VCC,
	cin => \Rect2Hex2|Add3~11\,
	combout => \Rect2Hex2|Add3~12_combout\,
	cout => \Rect2Hex2|Add3~13\);

-- Location: LCCOMB_X24_Y16_N24
\Rect2Hex2|Mult0|mult_core|romout[1][14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][14]~0_combout\ = (\Rotar1|X_out\(7) & ((\Rotar1|X_out\(6)) # (\Rotar1|X_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(6),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(5),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][14]~0_combout\);

-- Location: LCCOMB_X24_Y16_N18
\Rect2Hex2|Mult0|mult_core|romout[1][13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|romout[1][13]~1_combout\ = (\Rotar1|X_out\(5) & (((\Rotar1|X_out\(6))))) # (!\Rotar1|X_out\(5) & ((\Rotar1|X_out\(7) & ((!\Rotar1|X_out\(6)))) # (!\Rotar1|X_out\(7) & (\Rotar1|X_out\(4) & \Rotar1|X_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Rotar1|X_out\(5),
	datac => \Rotar1|X_out\(7),
	datad => \Rotar1|X_out\(6),
	combout => \Rect2Hex2|Mult0|mult_core|romout[1][13]~1_combout\);

-- Location: LCCOMB_X23_Y16_N26
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\Rect2Hex2|Mult0|mult_core|romout[1][13]~1_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[1][13]~1_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (!\Rect2Hex2|Mult0|mult_core|romout[1][13]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][13]~1_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X23_Y16_N28
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = (\Rect2Hex2|Mult0|mult_core|romout[1][14]~0_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ $ (GND))) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[1][14]~0_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ & VCC))
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\Rect2Hex2|Mult0|mult_core|romout[1][14]~0_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|romout[1][14]~0_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X23_Y16_N30
\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X11_Y16_N18
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\)) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\) # 
-- (!\Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|romout[2][9]~20_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X11_Y16_N20
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ = ((\Rect2Hex2|Mult0|mult_core|_~0_combout\ $ (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ = CARRY((\Rect2Hex2|Mult0|mult_core|_~0_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\))) # (!\Rect2Hex2|Mult0|mult_core|_~0_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|_~0_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~19\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X11_Y16_N22
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ = (\Rect2Hex2|Mult0|mult_core|_~1_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|_~1_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ = CARRY((\Rect2Hex2|Mult0|mult_core|_~1_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\)) # (!\Rect2Hex2|Mult0|mult_core|_~1_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|_~1_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	cout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X11_Y16_N24
\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ = \Rotar1|X_out\(9) $ (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\ $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|X_out\(9),
	datad => \Rect2Hex2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	cin => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~23\,
	combout => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X9_Y10_N26
\Rect2Hex2|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~2_combout\ = (\Rotar1|Y_out\(9) & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)) # (!\Rotar1|Y_out\(9) 
-- & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex2|LessThan1~2_combout\);

-- Location: LCCOMB_X9_Y10_N28
\Rect2Hex2|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~8_combout\ = \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ $ (!\Rotar1|Y_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \Rotar1|Y_out\(7),
	combout => \Rect2Hex2|LessThan1~8_combout\);

-- Location: LCCOMB_X9_Y10_N14
\Rect2Hex2|LessThan3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~7_combout\ = \Rotar1|Y_out\(8) $ (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(8),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \Rect2Hex2|LessThan3~7_combout\);

-- Location: LCCOMB_X8_Y10_N10
\Rect2Hex2|LessThan3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~8_combout\ = (\Rotar1|Y_out\(4) & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ 
-- (!\Rotar1|Y_out\(5))))) # (!\Rotar1|Y_out\(4) & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\Rotar1|Y_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(4),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \Rotar1|Y_out\(5),
	combout => \Rect2Hex2|LessThan3~8_combout\);

-- Location: LCCOMB_X8_Y10_N0
\Rect2Hex2|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~5_combout\ = (\Rotar1|Y_out\(1) & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (!\Rotar1|Y_out\(0) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))) 
-- # (!\Rotar1|Y_out\(1) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\Rotar1|Y_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \Rotar1|Y_out\(0),
	datac => \Rotar1|Y_out\(1),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	combout => \Rect2Hex2|LessThan1~5_combout\);

-- Location: LCCOMB_X8_Y10_N28
\Rect2Hex2|LessThan3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~13_combout\ = \Rotar1|Y_out\(2) $ (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Rotar1|Y_out\(2),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	combout => \Rect2Hex2|LessThan3~13_combout\);

-- Location: LCCOMB_X8_Y10_N30
\Rect2Hex2|LessThan3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~14_combout\ = (\Rect2Hex2|LessThan3~8_combout\ & (!\Rect2Hex2|LessThan3~13_combout\ & (\Rotar1|Y_out\(3) $ (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~8_combout\,
	datab => \Rect2Hex2|LessThan3~13_combout\,
	datac => \Rotar1|Y_out\(3),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \Rect2Hex2|LessThan3~14_combout\);

-- Location: LCCOMB_X8_Y10_N6
\Rect2Hex2|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~4_combout\ = (\Rotar1|Y_out\(3) & (!\Rotar1|Y_out\(2) & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))) 
-- # (!\Rotar1|Y_out\(3) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # ((!\Rotar1|Y_out\(2) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(2),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datac => \Rotar1|Y_out\(3),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \Rect2Hex2|LessThan1~4_combout\);

-- Location: LCCOMB_X8_Y10_N18
\Rect2Hex2|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~6_combout\ = (\Rect2Hex2|LessThan3~8_combout\ & ((\Rect2Hex2|LessThan1~4_combout\) # ((\Rect2Hex2|LessThan1~5_combout\ & \Rect2Hex2|LessThan3~14_combout\)))) # (!\Rect2Hex2|LessThan3~8_combout\ & (\Rect2Hex2|LessThan1~5_combout\ & 
-- (\Rect2Hex2|LessThan3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~8_combout\,
	datab => \Rect2Hex2|LessThan1~5_combout\,
	datac => \Rect2Hex2|LessThan3~14_combout\,
	datad => \Rect2Hex2|LessThan1~4_combout\,
	combout => \Rect2Hex2|LessThan1~6_combout\);

-- Location: LCCOMB_X8_Y10_N20
\Rect2Hex2|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~3_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (((!\Rotar1|Y_out\(4) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\)) # 
-- (!\Rotar1|Y_out\(5)))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\Rotar1|Y_out\(4) & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\Rotar1|Y_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(4),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \Rotar1|Y_out\(5),
	combout => \Rect2Hex2|LessThan1~3_combout\);

-- Location: LCCOMB_X8_Y10_N12
\Rect2Hex2|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~7_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & ((\Rect2Hex2|LessThan1~6_combout\) # ((\Rect2Hex2|LessThan1~3_combout\) # (!\Rotar1|Y_out\(6))))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & (!\Rotar1|Y_out\(6) & ((\Rect2Hex2|LessThan1~6_combout\) # (\Rect2Hex2|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datab => \Rect2Hex2|LessThan1~6_combout\,
	datac => \Rotar1|Y_out\(6),
	datad => \Rect2Hex2|LessThan1~3_combout\,
	combout => \Rect2Hex2|LessThan1~7_combout\);

-- Location: LCCOMB_X9_Y10_N30
\Rect2Hex2|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~9_combout\ = (\Rect2Hex2|LessThan1~2_combout\ & (\Rect2Hex2|LessThan1~8_combout\ & (!\Rect2Hex2|LessThan3~7_combout\ & \Rect2Hex2|LessThan1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan1~2_combout\,
	datab => \Rect2Hex2|LessThan1~8_combout\,
	datac => \Rect2Hex2|LessThan3~7_combout\,
	datad => \Rect2Hex2|LessThan1~7_combout\,
	combout => \Rect2Hex2|LessThan1~9_combout\);

-- Location: LCCOMB_X8_Y10_N22
\Rect2Hex2|LessThan3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~10_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (((!\Rotar1|Y_out\(6) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\)) # 
-- (!\Rotar1|Y_out\(7)))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\Rotar1|Y_out\(6) & (!\Rotar1|Y_out\(7) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rotar1|Y_out\(6),
	datac => \Rotar1|Y_out\(7),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	combout => \Rect2Hex2|LessThan3~10_combout\);

-- Location: LCCOMB_X8_Y10_N16
\Rect2Hex2|LessThan3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~11_combout\ = (\Rotar1|Y_out\(3) & (((\Rotar1|Y_out\(2) & !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))) # (!\Rotar1|Y_out\(3) & (\Rotar1|Y_out\(2) & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(2),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datac => \Rotar1|Y_out\(3),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	combout => \Rect2Hex2|LessThan3~11_combout\);

-- Location: LCCOMB_X8_Y10_N4
\Rect2Hex2|LessThan3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~9_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\Rotar1|Y_out\(4) & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- \Rotar1|Y_out\(5)))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\Rotar1|Y_out\(5)) # ((\Rotar1|Y_out\(4) & !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(4),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => \Rotar1|Y_out\(5),
	combout => \Rect2Hex2|LessThan3~9_combout\);

-- Location: LCCOMB_X8_Y10_N26
\Rect2Hex2|LessThan3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~12_combout\ = (!\Rect2Hex2|LessThan3~10_combout\ & ((\Rect2Hex2|LessThan3~9_combout\) # ((\Rect2Hex2|LessThan3~11_combout\ & \Rect2Hex2|LessThan3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~10_combout\,
	datab => \Rect2Hex2|LessThan3~11_combout\,
	datac => \Rect2Hex2|LessThan3~9_combout\,
	datad => \Rect2Hex2|LessThan3~8_combout\,
	combout => \Rect2Hex2|LessThan3~12_combout\);

-- Location: LCCOMB_X8_Y10_N14
\Rect2Hex2|LessThan3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~19_combout\ = (\Rect2Hex2|LessThan3~12_combout\ & ((\Rotar1|Y_out\(8)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))) # (!\Rect2Hex2|LessThan3~12_combout\ & (\Rotar1|Y_out\(8) & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~12_combout\,
	datac => \Rotar1|Y_out\(8),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \Rect2Hex2|LessThan3~19_combout\);

-- Location: LCCOMB_X8_Y10_N8
\Rect2Hex2|LessThan3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~15_combout\ = (\Rotar1|Y_out\(1) & (((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \Rotar1|Y_out\(0))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))) # (!\Rotar1|Y_out\(1) & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\Rotar1|Y_out\(0) & 
-- !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \Rotar1|Y_out\(0),
	datac => \Rotar1|Y_out\(1),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	combout => \Rect2Hex2|LessThan3~15_combout\);

-- Location: LCCOMB_X8_Y10_N2
\Rect2Hex2|LessThan3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~16_combout\ = (\Rotar1|Y_out\(6) & (((\Rect2Hex2|LessThan3~14_combout\ & \Rect2Hex2|LessThan3~15_combout\)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\))) # (!\Rotar1|Y_out\(6) & 
-- (\Rect2Hex2|LessThan3~14_combout\ & (\Rect2Hex2|LessThan3~15_combout\ & !\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~14_combout\,
	datab => \Rotar1|Y_out\(6),
	datac => \Rect2Hex2|LessThan3~15_combout\,
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	combout => \Rect2Hex2|LessThan3~16_combout\);

-- Location: LCCOMB_X9_Y10_N16
\Rect2Hex2|LessThan3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~17_combout\ = (\Rect2Hex2|LessThan3~16_combout\ & ((\Rotar1|Y_out\(7)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))) # (!\Rect2Hex2|LessThan3~16_combout\ & 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & \Rotar1|Y_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~16_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \Rotar1|Y_out\(7),
	combout => \Rect2Hex2|LessThan3~17_combout\);

-- Location: LCCOMB_X9_Y10_N18
\Rect2Hex2|LessThan3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~20_combout\ = (\Rect2Hex2|LessThan3~17_combout\ & (\Rotar1|Y_out\(8) $ (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(8),
	datab => \Rect2Hex2|LessThan3~17_combout\,
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	combout => \Rect2Hex2|LessThan3~20_combout\);

-- Location: LCCOMB_X9_Y10_N20
\Rect2Hex2|LessThan3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~6_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\Rotar1|Y_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex2|LessThan3~6_combout\);

-- Location: LCCOMB_X9_Y10_N2
\Rect2Hex2|LessThan3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan3~18_combout\ = (\Rect2Hex2|LessThan3~6_combout\) # ((\Rect2Hex2|LessThan1~2_combout\ & ((\Rect2Hex2|LessThan3~19_combout\) # (\Rect2Hex2|LessThan3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~19_combout\,
	datab => \Rect2Hex2|LessThan3~20_combout\,
	datac => \Rect2Hex2|LessThan1~2_combout\,
	datad => \Rect2Hex2|LessThan3~6_combout\,
	combout => \Rect2Hex2|LessThan3~18_combout\);

-- Location: LCCOMB_X9_Y10_N10
\Rect2Hex2|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~11_combout\ = (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ & ((\Rotar1|Y_out\(9)) # (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	combout => \Rect2Hex2|LessThan1~11_combout\);

-- Location: LCCOMB_X9_Y10_N24
\Rect2Hex2|LessThan1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~10_combout\ = (\Rotar1|Y_out\(9) & (((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\Rotar1|Y_out\(8))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\))) # (!\Rotar1|Y_out\(9) & (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((!\Rotar1|Y_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => \Rotar1|Y_out\(8),
	combout => \Rect2Hex2|LessThan1~10_combout\);

-- Location: LCCOMB_X9_Y10_N12
\Rect2Hex2|LessThan1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~14_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\Rotar1|Y_out\(7) & (\Rotar1|Y_out\(8) $ 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(8),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datac => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => \Rotar1|Y_out\(7),
	combout => \Rect2Hex2|LessThan1~14_combout\);

-- Location: LCCOMB_X9_Y10_N4
\Rect2Hex2|LessThan1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~12_combout\ = (\Rect2Hex2|LessThan1~11_combout\) # ((\Rect2Hex2|LessThan1~2_combout\ & ((\Rect2Hex2|LessThan1~10_combout\) # (\Rect2Hex2|LessThan1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan1~11_combout\,
	datab => \Rect2Hex2|LessThan1~10_combout\,
	datac => \Rect2Hex2|LessThan1~2_combout\,
	datad => \Rect2Hex2|LessThan1~14_combout\,
	combout => \Rect2Hex2|LessThan1~12_combout\);

-- Location: LCCOMB_X9_Y10_N6
\Rect2Hex2|radio~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio~8_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|LessThan1~9_combout\) # ((\Rect2Hex2|LessThan1~12_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|LessThan3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan1~9_combout\,
	datab => \Rect2Hex2|LessThan3~18_combout\,
	datac => \Rect2Hex2|LessThan1~12_combout\,
	datad => \Rect2Hex2|LessThan0~2_combout\,
	combout => \Rect2Hex2|radio~8_combout\);

-- Location: LCCOMB_X10_Y11_N12
\Rect2Hex2|radio_frac~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~9_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|Add3~12_combout\) # (\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add5~12_combout\ & ((!\Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add5~12_combout\,
	datab => \Rect2Hex2|Add3~12_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~9_combout\);

-- Location: LCCOMB_X9_Y11_N10
\Rect2Hex2|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~1_cout\ = CARRY((\Rotar1|Y_out\(0) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(0),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cout => \Rect2Hex2|Add4~1_cout\);

-- Location: LCCOMB_X9_Y11_N12
\Rect2Hex2|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~2_combout\ = (\Rect2Hex2|Add0~2_combout\ & ((\Rect2Hex2|Add1~2_combout\ & (\Rect2Hex2|Add4~1_cout\ & VCC)) # (!\Rect2Hex2|Add1~2_combout\ & (!\Rect2Hex2|Add4~1_cout\)))) # (!\Rect2Hex2|Add0~2_combout\ & ((\Rect2Hex2|Add1~2_combout\ & 
-- (!\Rect2Hex2|Add4~1_cout\)) # (!\Rect2Hex2|Add1~2_combout\ & ((\Rect2Hex2|Add4~1_cout\) # (GND)))))
-- \Rect2Hex2|Add4~3\ = CARRY((\Rect2Hex2|Add0~2_combout\ & (!\Rect2Hex2|Add1~2_combout\ & !\Rect2Hex2|Add4~1_cout\)) # (!\Rect2Hex2|Add0~2_combout\ & ((!\Rect2Hex2|Add4~1_cout\) # (!\Rect2Hex2|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~2_combout\,
	datab => \Rect2Hex2|Add1~2_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~1_cout\,
	combout => \Rect2Hex2|Add4~2_combout\,
	cout => \Rect2Hex2|Add4~3\);

-- Location: LCCOMB_X9_Y11_N14
\Rect2Hex2|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~4_combout\ = ((\Rect2Hex2|Add1~4_combout\ $ (\Rect2Hex2|Add0~4_combout\ $ (!\Rect2Hex2|Add4~3\)))) # (GND)
-- \Rect2Hex2|Add4~5\ = CARRY((\Rect2Hex2|Add1~4_combout\ & ((\Rect2Hex2|Add0~4_combout\) # (!\Rect2Hex2|Add4~3\))) # (!\Rect2Hex2|Add1~4_combout\ & (\Rect2Hex2|Add0~4_combout\ & !\Rect2Hex2|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~4_combout\,
	datab => \Rect2Hex2|Add0~4_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~3\,
	combout => \Rect2Hex2|Add4~4_combout\,
	cout => \Rect2Hex2|Add4~5\);

-- Location: LCCOMB_X9_Y11_N16
\Rect2Hex2|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~6_combout\ = (\Rect2Hex2|Add1~6_combout\ & ((\Rect2Hex2|Add0~6_combout\ & (\Rect2Hex2|Add4~5\ & VCC)) # (!\Rect2Hex2|Add0~6_combout\ & (!\Rect2Hex2|Add4~5\)))) # (!\Rect2Hex2|Add1~6_combout\ & ((\Rect2Hex2|Add0~6_combout\ & 
-- (!\Rect2Hex2|Add4~5\)) # (!\Rect2Hex2|Add0~6_combout\ & ((\Rect2Hex2|Add4~5\) # (GND)))))
-- \Rect2Hex2|Add4~7\ = CARRY((\Rect2Hex2|Add1~6_combout\ & (!\Rect2Hex2|Add0~6_combout\ & !\Rect2Hex2|Add4~5\)) # (!\Rect2Hex2|Add1~6_combout\ & ((!\Rect2Hex2|Add4~5\) # (!\Rect2Hex2|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~6_combout\,
	datab => \Rect2Hex2|Add0~6_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~5\,
	combout => \Rect2Hex2|Add4~6_combout\,
	cout => \Rect2Hex2|Add4~7\);

-- Location: LCCOMB_X9_Y11_N18
\Rect2Hex2|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~8_combout\ = ((\Rect2Hex2|Add1~8_combout\ $ (\Rect2Hex2|Add0~8_combout\ $ (!\Rect2Hex2|Add4~7\)))) # (GND)
-- \Rect2Hex2|Add4~9\ = CARRY((\Rect2Hex2|Add1~8_combout\ & ((\Rect2Hex2|Add0~8_combout\) # (!\Rect2Hex2|Add4~7\))) # (!\Rect2Hex2|Add1~8_combout\ & (\Rect2Hex2|Add0~8_combout\ & !\Rect2Hex2|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~8_combout\,
	datab => \Rect2Hex2|Add0~8_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~7\,
	combout => \Rect2Hex2|Add4~8_combout\,
	cout => \Rect2Hex2|Add4~9\);

-- Location: LCCOMB_X9_Y11_N20
\Rect2Hex2|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~10_combout\ = (\Rect2Hex2|Add1~10_combout\ & ((\Rect2Hex2|Add0~10_combout\ & (\Rect2Hex2|Add4~9\ & VCC)) # (!\Rect2Hex2|Add0~10_combout\ & (!\Rect2Hex2|Add4~9\)))) # (!\Rect2Hex2|Add1~10_combout\ & ((\Rect2Hex2|Add0~10_combout\ & 
-- (!\Rect2Hex2|Add4~9\)) # (!\Rect2Hex2|Add0~10_combout\ & ((\Rect2Hex2|Add4~9\) # (GND)))))
-- \Rect2Hex2|Add4~11\ = CARRY((\Rect2Hex2|Add1~10_combout\ & (!\Rect2Hex2|Add0~10_combout\ & !\Rect2Hex2|Add4~9\)) # (!\Rect2Hex2|Add1~10_combout\ & ((!\Rect2Hex2|Add4~9\) # (!\Rect2Hex2|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~10_combout\,
	datab => \Rect2Hex2|Add0~10_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~9\,
	combout => \Rect2Hex2|Add4~10_combout\,
	cout => \Rect2Hex2|Add4~11\);

-- Location: LCCOMB_X9_Y11_N22
\Rect2Hex2|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~12_combout\ = ((\Rect2Hex2|Add0~12_combout\ $ (\Rect2Hex2|Add1~12_combout\ $ (!\Rect2Hex2|Add4~11\)))) # (GND)
-- \Rect2Hex2|Add4~13\ = CARRY((\Rect2Hex2|Add0~12_combout\ & ((\Rect2Hex2|Add1~12_combout\) # (!\Rect2Hex2|Add4~11\))) # (!\Rect2Hex2|Add0~12_combout\ & (\Rect2Hex2|Add1~12_combout\ & !\Rect2Hex2|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~12_combout\,
	datab => \Rect2Hex2|Add1~12_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~11\,
	combout => \Rect2Hex2|Add4~12_combout\,
	cout => \Rect2Hex2|Add4~13\);

-- Location: LCCOMB_X10_Y15_N8
\Rect2Hex2|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~1_cout\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \Rotar1|Y_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \Rotar1|Y_out\(0),
	datad => VCC,
	cout => \Rect2Hex2|Add2~1_cout\);

-- Location: LCCOMB_X10_Y15_N10
\Rect2Hex2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~2_combout\ = (\Rotar1|Y_out\(1) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\Rect2Hex2|Add2~1_cout\ & VCC)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\Rect2Hex2|Add2~1_cout\)))) # (!\Rotar1|Y_out\(1) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\Rect2Hex2|Add2~1_cout\)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\Rect2Hex2|Add2~1_cout\) # (GND)))))
-- \Rect2Hex2|Add2~3\ = CARRY((\Rotar1|Y_out\(1) & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\Rect2Hex2|Add2~1_cout\)) # (!\Rotar1|Y_out\(1) & ((!\Rect2Hex2|Add2~1_cout\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add2~1_cout\,
	combout => \Rect2Hex2|Add2~2_combout\,
	cout => \Rect2Hex2|Add2~3\);

-- Location: LCCOMB_X10_Y15_N12
\Rect2Hex2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~4_combout\ = ((\Rotar1|Y_out\(2) $ (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (!\Rect2Hex2|Add2~3\)))) # (GND)
-- \Rect2Hex2|Add2~5\ = CARRY((\Rotar1|Y_out\(2) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\Rect2Hex2|Add2~3\))) # (!\Rotar1|Y_out\(2) & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\Rect2Hex2|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(2),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add2~3\,
	combout => \Rect2Hex2|Add2~4_combout\,
	cout => \Rect2Hex2|Add2~5\);

-- Location: LCCOMB_X10_Y15_N14
\Rect2Hex2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~6_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rotar1|Y_out\(3) & (\Rect2Hex2|Add2~5\ & VCC)) # (!\Rotar1|Y_out\(3) & (!\Rect2Hex2|Add2~5\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\Rotar1|Y_out\(3) & (!\Rect2Hex2|Add2~5\)) # (!\Rotar1|Y_out\(3) & ((\Rect2Hex2|Add2~5\) # (GND)))))
-- \Rect2Hex2|Add2~7\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\Rotar1|Y_out\(3) & !\Rect2Hex2|Add2~5\)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- ((!\Rect2Hex2|Add2~5\) # (!\Rotar1|Y_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \Rotar1|Y_out\(3),
	datad => VCC,
	cin => \Rect2Hex2|Add2~5\,
	combout => \Rect2Hex2|Add2~6_combout\,
	cout => \Rect2Hex2|Add2~7\);

-- Location: LCCOMB_X10_Y15_N16
\Rect2Hex2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~8_combout\ = ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\Rotar1|Y_out\(4) $ (!\Rect2Hex2|Add2~7\)))) # (GND)
-- \Rect2Hex2|Add2~9\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\Rotar1|Y_out\(4)) # (!\Rect2Hex2|Add2~7\))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ 
-- & (\Rotar1|Y_out\(4) & !\Rect2Hex2|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \Rotar1|Y_out\(4),
	datad => VCC,
	cin => \Rect2Hex2|Add2~7\,
	combout => \Rect2Hex2|Add2~8_combout\,
	cout => \Rect2Hex2|Add2~9\);

-- Location: LCCOMB_X10_Y15_N18
\Rect2Hex2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~10_combout\ = (\Rotar1|Y_out\(5) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (\Rect2Hex2|Add2~9\ & VCC)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\Rect2Hex2|Add2~9\)))) # (!\Rotar1|Y_out\(5) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & (!\Rect2Hex2|Add2~9\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & ((\Rect2Hex2|Add2~9\) # (GND)))))
-- \Rect2Hex2|Add2~11\ = CARRY((\Rotar1|Y_out\(5) & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ & !\Rect2Hex2|Add2~9\)) # (!\Rotar1|Y_out\(5) & ((!\Rect2Hex2|Add2~9\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(5),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add2~9\,
	combout => \Rect2Hex2|Add2~10_combout\,
	cout => \Rect2Hex2|Add2~11\);

-- Location: LCCOMB_X10_Y15_N20
\Rect2Hex2|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~12_combout\ = ((\Rotar1|Y_out\(6) $ (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ $ (!\Rect2Hex2|Add2~11\)))) # (GND)
-- \Rect2Hex2|Add2~13\ = CARRY((\Rotar1|Y_out\(6) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\) # (!\Rect2Hex2|Add2~11\))) # (!\Rotar1|Y_out\(6) & 
-- (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\ & !\Rect2Hex2|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(6),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add2~11\,
	combout => \Rect2Hex2|Add2~12_combout\,
	cout => \Rect2Hex2|Add2~13\);

-- Location: LCCOMB_X10_Y11_N22
\Rect2Hex2|radio_frac~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~10_combout\ = (\Rect2Hex2|radio_frac~9_combout\ & (((\Rect2Hex2|Add2~12_combout\) # (!\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|radio_frac~9_combout\ & (\Rect2Hex2|Add4~12_combout\ & ((\Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio_frac~9_combout\,
	datab => \Rect2Hex2|Add4~12_combout\,
	datac => \Rect2Hex2|Add2~12_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~10_combout\);

-- Location: LCCOMB_X10_Y13_N14
\Rect2Hex2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~14_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex2|Add0~13\) # (GND))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & 
-- (!\Rect2Hex2|Add0~13\))
-- \Rect2Hex2|Add0~15\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\) # (!\Rect2Hex2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~13\,
	combout => \Rect2Hex2|Add0~14_combout\,
	cout => \Rect2Hex2|Add0~15\);

-- Location: LCCOMB_X10_Y13_N16
\Rect2Hex2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~16_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (!\Rect2Hex2|Add0~15\ & VCC)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\Rect2Hex2|Add0~15\ $ (GND)))
-- \Rect2Hex2|Add0~17\ = CARRY((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & !\Rect2Hex2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~15\,
	combout => \Rect2Hex2|Add0~16_combout\,
	cout => \Rect2Hex2|Add0~17\);

-- Location: LCCOMB_X10_Y13_N18
\Rect2Hex2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~18_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex2|Add0~17\) # (GND))) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\Rect2Hex2|Add0~17\))
-- \Rect2Hex2|Add0~19\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\) # (!\Rect2Hex2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add0~17\,
	combout => \Rect2Hex2|Add0~18_combout\,
	cout => \Rect2Hex2|Add0~19\);

-- Location: LCCOMB_X10_Y13_N20
\Rect2Hex2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add0~20_combout\ = \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ $ (\Rect2Hex2|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	cin => \Rect2Hex2|Add0~19\,
	combout => \Rect2Hex2|Add0~20_combout\);

-- Location: LCCOMB_X11_Y13_N0
\Rect2Hex2|LessThan4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~9_combout\ = (\Rect2Hex2|Add0~20_combout\ & (\Rotar1|Y_out\(9) & \Rect2Hex2|Add0~18_combout\)) # (!\Rect2Hex2|Add0~20_combout\ & ((\Rotar1|Y_out\(9)) # (\Rect2Hex2|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Add0~20_combout\,
	datac => \Rotar1|Y_out\(9),
	datad => \Rect2Hex2|Add0~18_combout\,
	combout => \Rect2Hex2|LessThan4~9_combout\);

-- Location: LCCOMB_X11_Y13_N10
\Rect2Hex2|LessThan4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~10_combout\ = (\Rect2Hex2|Add0~20_combout\ & (((\Rotar1|Y_out\(8) & !\Rect2Hex2|Add0~16_combout\)) # (!\Rect2Hex2|LessThan4~9_combout\))) # (!\Rect2Hex2|Add0~20_combout\ & (\Rotar1|Y_out\(8) & (!\Rect2Hex2|Add0~16_combout\ & 
-- !\Rect2Hex2|LessThan4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(8),
	datab => \Rect2Hex2|Add0~20_combout\,
	datac => \Rect2Hex2|Add0~16_combout\,
	datad => \Rect2Hex2|LessThan4~9_combout\,
	combout => \Rect2Hex2|LessThan4~10_combout\);

-- Location: LCCOMB_X11_Y13_N18
\Rect2Hex2|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~0_combout\ = \Rotar1|Y_out\(8) $ (\Rect2Hex2|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(8),
	datac => \Rect2Hex2|Add0~16_combout\,
	combout => \Rect2Hex2|LessThan4~0_combout\);

-- Location: LCCOMB_X10_Y13_N30
\Rect2Hex2|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~0_combout\ = (\Rotar1|Y_out\(7) & (\Rect2Hex2|Add0~14_combout\ & (\Rotar1|Y_out\(9) $ (!\Rect2Hex2|Add0~18_combout\)))) # (!\Rotar1|Y_out\(7) & (!\Rect2Hex2|Add0~14_combout\ & (\Rotar1|Y_out\(9) $ (!\Rect2Hex2|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(7),
	datab => \Rotar1|Y_out\(9),
	datac => \Rect2Hex2|Add0~14_combout\,
	datad => \Rect2Hex2|Add0~18_combout\,
	combout => \Rect2Hex2|LessThan2~0_combout\);

-- Location: LCCOMB_X10_Y13_N24
\Rect2Hex2|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~1_combout\ = (!\Rect2Hex2|LessThan4~0_combout\ & (\Rect2Hex2|LessThan2~0_combout\ & (\Rect2Hex2|Add0~20_combout\ $ (!\Rect2Hex2|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan4~0_combout\,
	datab => \Rect2Hex2|Add0~20_combout\,
	datac => \Rect2Hex2|LessThan2~0_combout\,
	datad => \Rect2Hex2|Add0~18_combout\,
	combout => \Rect2Hex2|LessThan2~1_combout\);

-- Location: LCCOMB_X11_Y13_N4
\Rect2Hex2|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~2_combout\ = (!\Rect2Hex2|LessThan4~0_combout\ & ((\Rotar1|Y_out\(9) & (\Rect2Hex2|Add0~20_combout\ & \Rect2Hex2|Add0~18_combout\)) # (!\Rotar1|Y_out\(9) & (!\Rect2Hex2|Add0~20_combout\ & !\Rect2Hex2|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datab => \Rect2Hex2|Add0~20_combout\,
	datac => \Rect2Hex2|LessThan4~0_combout\,
	datad => \Rect2Hex2|Add0~18_combout\,
	combout => \Rect2Hex2|LessThan2~2_combout\);

-- Location: LCCOMB_X11_Y13_N30
\Rect2Hex2|LessThan4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~8_combout\ = (!\Rect2Hex2|Add0~14_combout\ & (\Rect2Hex2|LessThan2~2_combout\ & \Rotar1|Y_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~14_combout\,
	datab => \Rect2Hex2|LessThan2~2_combout\,
	datad => \Rotar1|Y_out\(7),
	combout => \Rect2Hex2|LessThan4~8_combout\);

-- Location: LCCOMB_X12_Y13_N28
\Rect2Hex2|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~1_combout\ = (\Rotar1|Y_out\(5) & (((!\Rect2Hex2|Add0~8_combout\ & \Rotar1|Y_out\(4))) # (!\Rect2Hex2|Add0~10_combout\))) # (!\Rotar1|Y_out\(5) & (!\Rect2Hex2|Add0~8_combout\ & (\Rotar1|Y_out\(4) & !\Rect2Hex2|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~8_combout\,
	datab => \Rotar1|Y_out\(4),
	datac => \Rotar1|Y_out\(5),
	datad => \Rect2Hex2|Add0~10_combout\,
	combout => \Rect2Hex2|LessThan4~1_combout\);

-- Location: LCCOMB_X12_Y13_N6
\Rect2Hex2|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~2_combout\ = (\Rect2Hex2|Add0~8_combout\ & (\Rotar1|Y_out\(4) & (\Rotar1|Y_out\(5) $ (!\Rect2Hex2|Add0~10_combout\)))) # (!\Rect2Hex2|Add0~8_combout\ & (!\Rotar1|Y_out\(4) & (\Rotar1|Y_out\(5) $ (!\Rect2Hex2|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~8_combout\,
	datab => \Rotar1|Y_out\(4),
	datac => \Rotar1|Y_out\(5),
	datad => \Rect2Hex2|Add0~10_combout\,
	combout => \Rect2Hex2|LessThan4~2_combout\);

-- Location: LCCOMB_X12_Y13_N24
\Rect2Hex2|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~3_combout\ = (\Rotar1|Y_out\(2) & (\Rect2Hex2|Add0~4_combout\ & (\Rect2Hex2|Add0~6_combout\ $ (!\Rotar1|Y_out\(3))))) # (!\Rotar1|Y_out\(2) & (!\Rect2Hex2|Add0~4_combout\ & (\Rect2Hex2|Add0~6_combout\ $ (!\Rotar1|Y_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(2),
	datab => \Rect2Hex2|Add0~6_combout\,
	datac => \Rect2Hex2|Add0~4_combout\,
	datad => \Rotar1|Y_out\(3),
	combout => \Rect2Hex2|LessThan4~3_combout\);

-- Location: LCCOMB_X8_Y10_N24
\Rect2Hex2|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~4_combout\ = (\Rotar1|Y_out\(1) & (((!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & \Rotar1|Y_out\(0))) # (!\Rect2Hex2|Add0~2_combout\))) # (!\Rotar1|Y_out\(1) & 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (!\Rect2Hex2|Add0~2_combout\ & \Rotar1|Y_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \Rotar1|Y_out\(1),
	datac => \Rect2Hex2|Add0~2_combout\,
	datad => \Rotar1|Y_out\(0),
	combout => \Rect2Hex2|LessThan4~4_combout\);

-- Location: LCCOMB_X12_Y13_N10
\Rect2Hex2|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~5_combout\ = (\Rect2Hex2|Add0~6_combout\ & (\Rotar1|Y_out\(2) & (!\Rect2Hex2|Add0~4_combout\ & \Rotar1|Y_out\(3)))) # (!\Rect2Hex2|Add0~6_combout\ & ((\Rotar1|Y_out\(3)) # ((\Rotar1|Y_out\(2) & !\Rect2Hex2|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(2),
	datab => \Rect2Hex2|Add0~6_combout\,
	datac => \Rect2Hex2|Add0~4_combout\,
	datad => \Rotar1|Y_out\(3),
	combout => \Rect2Hex2|LessThan4~5_combout\);

-- Location: LCCOMB_X12_Y13_N12
\Rect2Hex2|LessThan4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~6_combout\ = (\Rect2Hex2|LessThan4~2_combout\ & ((\Rect2Hex2|LessThan4~5_combout\) # ((\Rect2Hex2|LessThan4~3_combout\ & \Rect2Hex2|LessThan4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan4~2_combout\,
	datab => \Rect2Hex2|LessThan4~3_combout\,
	datac => \Rect2Hex2|LessThan4~4_combout\,
	datad => \Rect2Hex2|LessThan4~5_combout\,
	combout => \Rect2Hex2|LessThan4~6_combout\);

-- Location: LCCOMB_X12_Y13_N22
\Rect2Hex2|LessThan4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~7_combout\ = (\Rotar1|Y_out\(6) & ((\Rect2Hex2|LessThan4~1_combout\) # ((\Rect2Hex2|LessThan4~6_combout\) # (!\Rect2Hex2|Add0~12_combout\)))) # (!\Rotar1|Y_out\(6) & (!\Rect2Hex2|Add0~12_combout\ & ((\Rect2Hex2|LessThan4~1_combout\) # 
-- (\Rect2Hex2|LessThan4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(6),
	datab => \Rect2Hex2|LessThan4~1_combout\,
	datac => \Rect2Hex2|Add0~12_combout\,
	datad => \Rect2Hex2|LessThan4~6_combout\,
	combout => \Rect2Hex2|LessThan4~7_combout\);

-- Location: LCCOMB_X11_Y13_N12
\Rect2Hex2|LessThan4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan4~11_combout\ = (\Rect2Hex2|LessThan4~10_combout\) # ((\Rect2Hex2|LessThan4~8_combout\) # ((\Rect2Hex2|LessThan2~1_combout\ & \Rect2Hex2|LessThan4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan4~10_combout\,
	datab => \Rect2Hex2|LessThan2~1_combout\,
	datac => \Rect2Hex2|LessThan4~8_combout\,
	datad => \Rect2Hex2|LessThan4~7_combout\,
	combout => \Rect2Hex2|LessThan4~11_combout\);

-- Location: LCCOMB_X11_Y13_N14
\Rect2Hex2|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~3_combout\ = (\Rect2Hex2|Add0~20_combout\ & (\Rotar1|Y_out\(9) & \Rect2Hex2|Add0~18_combout\)) # (!\Rect2Hex2|Add0~20_combout\ & (!\Rotar1|Y_out\(9) & !\Rect2Hex2|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Add0~20_combout\,
	datac => \Rotar1|Y_out\(9),
	datad => \Rect2Hex2|Add0~18_combout\,
	combout => \Rect2Hex2|LessThan2~3_combout\);

-- Location: LCCOMB_X11_Y13_N28
\Rect2Hex2|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~11_combout\ = (!\Rotar1|Y_out\(6) & (\Rect2Hex2|Add0~14_combout\ $ (!\Rotar1|Y_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(6),
	datac => \Rect2Hex2|Add0~14_combout\,
	datad => \Rotar1|Y_out\(7),
	combout => \Rect2Hex2|LessThan2~11_combout\);

-- Location: LCCOMB_X11_Y13_N6
\Rect2Hex2|LessThan2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~12_combout\ = (!\Rect2Hex2|LessThan4~0_combout\ & (\Rect2Hex2|LessThan2~3_combout\ & (\Rect2Hex2|Add0~12_combout\ & \Rect2Hex2|LessThan2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan4~0_combout\,
	datab => \Rect2Hex2|LessThan2~3_combout\,
	datac => \Rect2Hex2|Add0~12_combout\,
	datad => \Rect2Hex2|LessThan2~11_combout\,
	combout => \Rect2Hex2|LessThan2~12_combout\);

-- Location: LCCOMB_X11_Y13_N24
\Rect2Hex2|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~13_combout\ = (!\Rotar1|Y_out\(8) & (\Rect2Hex2|LessThan2~3_combout\ & \Rect2Hex2|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(8),
	datab => \Rect2Hex2|LessThan2~3_combout\,
	datac => \Rect2Hex2|Add0~16_combout\,
	combout => \Rect2Hex2|LessThan2~13_combout\);

-- Location: LCCOMB_X10_Y13_N26
\Rect2Hex2|LessThan2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~14_combout\ = (!\Rect2Hex2|Add0~20_combout\ & ((\Rotar1|Y_out\(9)) # (\Rect2Hex2|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(9),
	datac => \Rect2Hex2|Add0~20_combout\,
	datad => \Rect2Hex2|Add0~18_combout\,
	combout => \Rect2Hex2|LessThan2~14_combout\);

-- Location: LCCOMB_X11_Y13_N26
\Rect2Hex2|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~15_combout\ = (\Rect2Hex2|LessThan2~14_combout\) # ((\Rect2Hex2|LessThan2~2_combout\ & (\Rect2Hex2|Add0~14_combout\ & !\Rotar1|Y_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan2~14_combout\,
	datab => \Rect2Hex2|LessThan2~2_combout\,
	datac => \Rect2Hex2|Add0~14_combout\,
	datad => \Rotar1|Y_out\(7),
	combout => \Rect2Hex2|LessThan2~15_combout\);

-- Location: LCCOMB_X12_Y13_N18
\Rect2Hex2|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~5_combout\ = (\Rotar1|Y_out\(5) & (\Rect2Hex2|Add0~8_combout\ & (!\Rotar1|Y_out\(4) & \Rect2Hex2|Add0~10_combout\))) # (!\Rotar1|Y_out\(5) & ((\Rect2Hex2|Add0~10_combout\) # ((\Rect2Hex2|Add0~8_combout\ & !\Rotar1|Y_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~8_combout\,
	datab => \Rotar1|Y_out\(4),
	datac => \Rotar1|Y_out\(5),
	datad => \Rect2Hex2|Add0~10_combout\,
	combout => \Rect2Hex2|LessThan2~5_combout\);

-- Location: LCCOMB_X10_Y14_N0
\Rect2Hex2|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~7_combout\ = (\Rotar1|Y_out\(1) & (\Rect2Hex2|Add0~2_combout\ & (!\Rotar1|Y_out\(0) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\Rotar1|Y_out\(1) & ((\Rect2Hex2|Add0~2_combout\) # 
-- ((!\Rotar1|Y_out\(0) & \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datab => \Rect2Hex2|Add0~2_combout\,
	datac => \Rotar1|Y_out\(0),
	datad => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	combout => \Rect2Hex2|LessThan2~7_combout\);

-- Location: LCCOMB_X12_Y13_N4
\Rect2Hex2|LessThan2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~6_combout\ = (\Rect2Hex2|Add0~6_combout\ & (((!\Rotar1|Y_out\(2) & \Rect2Hex2|Add0~4_combout\)) # (!\Rotar1|Y_out\(3)))) # (!\Rect2Hex2|Add0~6_combout\ & (!\Rotar1|Y_out\(2) & (\Rect2Hex2|Add0~4_combout\ & !\Rotar1|Y_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(2),
	datab => \Rect2Hex2|Add0~6_combout\,
	datac => \Rect2Hex2|Add0~4_combout\,
	datad => \Rotar1|Y_out\(3),
	combout => \Rect2Hex2|LessThan2~6_combout\);

-- Location: LCCOMB_X12_Y13_N14
\Rect2Hex2|LessThan2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~8_combout\ = (\Rect2Hex2|LessThan4~2_combout\ & ((\Rect2Hex2|LessThan2~6_combout\) # ((\Rect2Hex2|LessThan2~7_combout\ & \Rect2Hex2|LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan2~7_combout\,
	datab => \Rect2Hex2|LessThan4~3_combout\,
	datac => \Rect2Hex2|LessThan2~6_combout\,
	datad => \Rect2Hex2|LessThan4~2_combout\,
	combout => \Rect2Hex2|LessThan2~8_combout\);

-- Location: LCCOMB_X11_Y13_N8
\Rect2Hex2|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~9_combout\ = (\Rect2Hex2|LessThan2~5_combout\ & (\Rotar1|Y_out\(7) $ (((!\Rect2Hex2|Add0~14_combout\))))) # (!\Rect2Hex2|LessThan2~5_combout\ & (\Rect2Hex2|LessThan2~8_combout\ & (\Rotar1|Y_out\(7) $ (!\Rect2Hex2|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(7),
	datab => \Rect2Hex2|LessThan2~5_combout\,
	datac => \Rect2Hex2|LessThan2~8_combout\,
	datad => \Rect2Hex2|Add0~14_combout\,
	combout => \Rect2Hex2|LessThan2~9_combout\);

-- Location: LCCOMB_X12_Y13_N16
\Rect2Hex2|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~4_combout\ = \Rotar1|Y_out\(6) $ (!\Rect2Hex2|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(6),
	datad => \Rect2Hex2|Add0~12_combout\,
	combout => \Rect2Hex2|LessThan2~4_combout\);

-- Location: LCCOMB_X11_Y13_N2
\Rect2Hex2|LessThan2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~10_combout\ = (!\Rect2Hex2|LessThan4~0_combout\ & (\Rect2Hex2|LessThan2~9_combout\ & (\Rect2Hex2|LessThan2~3_combout\ & \Rect2Hex2|LessThan2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan4~0_combout\,
	datab => \Rect2Hex2|LessThan2~9_combout\,
	datac => \Rect2Hex2|LessThan2~3_combout\,
	datad => \Rect2Hex2|LessThan2~4_combout\,
	combout => \Rect2Hex2|LessThan2~10_combout\);

-- Location: LCCOMB_X11_Y13_N20
\Rect2Hex2|LessThan2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan2~16_combout\ = (\Rect2Hex2|LessThan2~12_combout\) # ((\Rect2Hex2|LessThan2~13_combout\) # ((\Rect2Hex2|LessThan2~15_combout\) # (\Rect2Hex2|LessThan2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan2~12_combout\,
	datab => \Rect2Hex2|LessThan2~13_combout\,
	datac => \Rect2Hex2|LessThan2~15_combout\,
	datad => \Rect2Hex2|LessThan2~10_combout\,
	combout => \Rect2Hex2|LessThan2~16_combout\);

-- Location: LCCOMB_X10_Y12_N0
\Rect2Hex2|radio_frac[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac[2]~2_combout\ = (\Rect2Hex2|radio~8_combout\) # ((\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|LessThan2~16_combout\))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|LessThan4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan0~2_combout\,
	datab => \Rect2Hex2|LessThan4~11_combout\,
	datac => \Rect2Hex2|radio~8_combout\,
	datad => \Rect2Hex2|LessThan2~16_combout\,
	combout => \Rect2Hex2|radio_frac[2]~2_combout\);

-- Location: FF_X10_Y11_N23
\Rect2Hex2|radio_frac[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~10_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(6));

-- Location: LCCOMB_X10_Y12_N6
\Rect2Hex2|radio~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio~9_combout\ = (\Rect2Hex2|radio~8_combout\) # ((\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|LessThan2~16_combout\))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|LessThan4~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan0~2_combout\,
	datab => \Rect2Hex2|LessThan4~11_combout\,
	datac => \Rect2Hex2|radio~8_combout\,
	datad => \Rect2Hex2|LessThan2~16_combout\,
	combout => \Rect2Hex2|radio~9_combout\);

-- Location: FF_X10_Y12_N21
\Rect2Hex2|radio[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[5]~3_combout\,
	asdata => \Rect2Hex2|radio_frac\(6),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(5));

-- Location: LCCOMB_X11_Y12_N14
\Rect2Hex2|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~12_combout\ = (\Rotar1|Y_out\(6) & (!\Rect2Hex2|Add6~11\ & VCC)) # (!\Rotar1|Y_out\(6) & (\Rect2Hex2|Add6~11\ $ (GND)))
-- \Rect2Hex2|Add6~13\ = CARRY((!\Rotar1|Y_out\(6) & !\Rect2Hex2|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(6),
	datad => VCC,
	cin => \Rect2Hex2|Add6~11\,
	combout => \Rect2Hex2|Add6~12_combout\,
	cout => \Rect2Hex2|Add6~13\);

-- Location: LCCOMB_X11_Y12_N16
\Rect2Hex2|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~14_combout\ = (\Rotar1|Y_out\(7) & ((\Rect2Hex2|Add6~13\) # (GND))) # (!\Rotar1|Y_out\(7) & (!\Rect2Hex2|Add6~13\))
-- \Rect2Hex2|Add6~15\ = CARRY((\Rotar1|Y_out\(7)) # (!\Rect2Hex2|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(7),
	datad => VCC,
	cin => \Rect2Hex2|Add6~13\,
	combout => \Rect2Hex2|Add6~14_combout\,
	cout => \Rect2Hex2|Add6~15\);

-- Location: LCCOMB_X10_Y12_N2
\Rect2Hex2|radio[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[7]~1_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rotar1|Y_out\(7)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan0~2_combout\,
	datab => \Rect2Hex2|Add6~14_combout\,
	datad => \Rotar1|Y_out\(7),
	combout => \Rect2Hex2|radio[7]~1_combout\);

-- Location: LCCOMB_X12_Y11_N24
\Rect2Hex2|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~14_combout\ = (\Rotar1|Y_out\(7) & ((\Rect2Hex2|Add1~13\) # (GND))) # (!\Rotar1|Y_out\(7) & (!\Rect2Hex2|Add1~13\))
-- \Rect2Hex2|Add1~15\ = CARRY((\Rotar1|Y_out\(7)) # (!\Rect2Hex2|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(7),
	datad => VCC,
	cin => \Rect2Hex2|Add1~13\,
	combout => \Rect2Hex2|Add1~14_combout\,
	cout => \Rect2Hex2|Add1~15\);

-- Location: LCCOMB_X12_Y11_N26
\Rect2Hex2|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~16_combout\ = (\Rotar1|Y_out\(8) & (!\Rect2Hex2|Add1~15\ & VCC)) # (!\Rotar1|Y_out\(8) & (\Rect2Hex2|Add1~15\ $ (GND)))
-- \Rect2Hex2|Add1~17\ = CARRY((!\Rotar1|Y_out\(8) & !\Rect2Hex2|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(8),
	datad => VCC,
	cin => \Rect2Hex2|Add1~15\,
	combout => \Rect2Hex2|Add1~16_combout\,
	cout => \Rect2Hex2|Add1~17\);

-- Location: LCCOMB_X11_Y11_N18
\Rect2Hex2|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~14_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex2|Add1~14_combout\ & (\Rect2Hex2|Add5~13\ & VCC)) # (!\Rect2Hex2|Add1~14_combout\ & (!\Rect2Hex2|Add5~13\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex2|Add1~14_combout\ & (!\Rect2Hex2|Add5~13\)) # (!\Rect2Hex2|Add1~14_combout\ & ((\Rect2Hex2|Add5~13\) # (GND)))))
-- \Rect2Hex2|Add5~15\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\Rect2Hex2|Add1~14_combout\ & !\Rect2Hex2|Add5~13\)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((!\Rect2Hex2|Add5~13\) # (!\Rect2Hex2|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datab => \Rect2Hex2|Add1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~13\,
	combout => \Rect2Hex2|Add5~14_combout\,
	cout => \Rect2Hex2|Add5~15\);

-- Location: LCCOMB_X11_Y11_N20
\Rect2Hex2|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~16_combout\ = ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (\Rect2Hex2|Add1~16_combout\ $ (!\Rect2Hex2|Add5~15\)))) # (GND)
-- \Rect2Hex2|Add5~17\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\Rect2Hex2|Add1~16_combout\) # (!\Rect2Hex2|Add5~15\))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\Rect2Hex2|Add1~16_combout\ & !\Rect2Hex2|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datab => \Rect2Hex2|Add1~16_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~15\,
	combout => \Rect2Hex2|Add5~16_combout\,
	cout => \Rect2Hex2|Add5~17\);

-- Location: LCCOMB_X10_Y14_N20
\Rect2Hex2|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~14_combout\ = (\Rotar1|Y_out\(7) & ((\Rect2Hex2|Add0~14_combout\ & (\Rect2Hex2|Add3~13\ & VCC)) # (!\Rect2Hex2|Add0~14_combout\ & (!\Rect2Hex2|Add3~13\)))) # (!\Rotar1|Y_out\(7) & ((\Rect2Hex2|Add0~14_combout\ & (!\Rect2Hex2|Add3~13\)) # 
-- (!\Rect2Hex2|Add0~14_combout\ & ((\Rect2Hex2|Add3~13\) # (GND)))))
-- \Rect2Hex2|Add3~15\ = CARRY((\Rotar1|Y_out\(7) & (!\Rect2Hex2|Add0~14_combout\ & !\Rect2Hex2|Add3~13\)) # (!\Rotar1|Y_out\(7) & ((!\Rect2Hex2|Add3~13\) # (!\Rect2Hex2|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(7),
	datab => \Rect2Hex2|Add0~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add3~13\,
	combout => \Rect2Hex2|Add3~14_combout\,
	cout => \Rect2Hex2|Add3~15\);

-- Location: LCCOMB_X10_Y14_N22
\Rect2Hex2|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~16_combout\ = ((\Rect2Hex2|Add0~16_combout\ $ (\Rotar1|Y_out\(8) $ (!\Rect2Hex2|Add3~15\)))) # (GND)
-- \Rect2Hex2|Add3~17\ = CARRY((\Rect2Hex2|Add0~16_combout\ & ((\Rotar1|Y_out\(8)) # (!\Rect2Hex2|Add3~15\))) # (!\Rect2Hex2|Add0~16_combout\ & (\Rotar1|Y_out\(8) & !\Rect2Hex2|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~16_combout\,
	datab => \Rotar1|Y_out\(8),
	datad => VCC,
	cin => \Rect2Hex2|Add3~15\,
	combout => \Rect2Hex2|Add3~16_combout\,
	cout => \Rect2Hex2|Add3~17\);

-- Location: LCCOMB_X10_Y12_N10
\Rect2Hex2|radio_frac~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~5_combout\ = (\Rect2Hex2|radio~8_combout\ & (((\Rect2Hex2|LessThan0~2_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add3~16_combout\))) # (!\Rect2Hex2|LessThan0~2_combout\ & 
-- (\Rect2Hex2|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio~8_combout\,
	datab => \Rect2Hex2|Add5~16_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|Add3~16_combout\,
	combout => \Rect2Hex2|radio_frac~5_combout\);

-- Location: LCCOMB_X9_Y11_N24
\Rect2Hex2|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~14_combout\ = (\Rect2Hex2|Add0~14_combout\ & ((\Rect2Hex2|Add1~14_combout\ & (\Rect2Hex2|Add4~13\ & VCC)) # (!\Rect2Hex2|Add1~14_combout\ & (!\Rect2Hex2|Add4~13\)))) # (!\Rect2Hex2|Add0~14_combout\ & ((\Rect2Hex2|Add1~14_combout\ & 
-- (!\Rect2Hex2|Add4~13\)) # (!\Rect2Hex2|Add1~14_combout\ & ((\Rect2Hex2|Add4~13\) # (GND)))))
-- \Rect2Hex2|Add4~15\ = CARRY((\Rect2Hex2|Add0~14_combout\ & (!\Rect2Hex2|Add1~14_combout\ & !\Rect2Hex2|Add4~13\)) # (!\Rect2Hex2|Add0~14_combout\ & ((!\Rect2Hex2|Add4~13\) # (!\Rect2Hex2|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~14_combout\,
	datab => \Rect2Hex2|Add1~14_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~13\,
	combout => \Rect2Hex2|Add4~14_combout\,
	cout => \Rect2Hex2|Add4~15\);

-- Location: LCCOMB_X9_Y11_N26
\Rect2Hex2|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~16_combout\ = ((\Rect2Hex2|Add1~16_combout\ $ (\Rect2Hex2|Add0~16_combout\ $ (!\Rect2Hex2|Add4~15\)))) # (GND)
-- \Rect2Hex2|Add4~17\ = CARRY((\Rect2Hex2|Add1~16_combout\ & ((\Rect2Hex2|Add0~16_combout\) # (!\Rect2Hex2|Add4~15\))) # (!\Rect2Hex2|Add1~16_combout\ & (\Rect2Hex2|Add0~16_combout\ & !\Rect2Hex2|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~16_combout\,
	datab => \Rect2Hex2|Add0~16_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~15\,
	combout => \Rect2Hex2|Add4~16_combout\,
	cout => \Rect2Hex2|Add4~17\);

-- Location: LCCOMB_X10_Y15_N22
\Rect2Hex2|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~14_combout\ = (\Rotar1|Y_out\(7) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (\Rect2Hex2|Add2~13\ & VCC)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\Rect2Hex2|Add2~13\)))) # (!\Rotar1|Y_out\(7) & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & (!\Rect2Hex2|Add2~13\)) 
-- # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & ((\Rect2Hex2|Add2~13\) # (GND)))))
-- \Rect2Hex2|Add2~15\ = CARRY((\Rotar1|Y_out\(7) & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\ & !\Rect2Hex2|Add2~13\)) # (!\Rotar1|Y_out\(7) & ((!\Rect2Hex2|Add2~13\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(7),
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add2~13\,
	combout => \Rect2Hex2|Add2~14_combout\,
	cout => \Rect2Hex2|Add2~15\);

-- Location: LCCOMB_X10_Y15_N24
\Rect2Hex2|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~16_combout\ = ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ $ (\Rotar1|Y_out\(8) $ (!\Rect2Hex2|Add2~15\)))) # (GND)
-- \Rect2Hex2|Add2~17\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & ((\Rotar1|Y_out\(8)) # (!\Rect2Hex2|Add2~15\))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\ & (\Rotar1|Y_out\(8) & !\Rect2Hex2|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20_combout\,
	datab => \Rotar1|Y_out\(8),
	datad => VCC,
	cin => \Rect2Hex2|Add2~15\,
	combout => \Rect2Hex2|Add2~16_combout\,
	cout => \Rect2Hex2|Add2~17\);

-- Location: LCCOMB_X10_Y12_N26
\Rect2Hex2|radio_frac~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~6_combout\ = (\Rect2Hex2|radio_frac~5_combout\ & (((\Rect2Hex2|Add2~16_combout\) # (!\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|radio_frac~5_combout\ & (\Rect2Hex2|Add4~16_combout\ & (\Rect2Hex2|radio~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio_frac~5_combout\,
	datab => \Rect2Hex2|Add4~16_combout\,
	datac => \Rect2Hex2|radio~8_combout\,
	datad => \Rect2Hex2|Add2~16_combout\,
	combout => \Rect2Hex2|radio_frac~6_combout\);

-- Location: FF_X10_Y12_N27
\Rect2Hex2|radio_frac[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~6_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(8));

-- Location: FF_X10_Y12_N3
\Rect2Hex2|radio[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[7]~1_combout\,
	asdata => \Rect2Hex2|radio_frac\(8),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(7));

-- Location: LCCOMB_X12_Y11_N28
\Rect2Hex2|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~18_combout\ = (\Rotar1|Y_out\(9) & ((\Rect2Hex2|Add1~17\) # (GND))) # (!\Rotar1|Y_out\(9) & (!\Rect2Hex2|Add1~17\))
-- \Rect2Hex2|Add1~19\ = CARRY((\Rotar1|Y_out\(9)) # (!\Rect2Hex2|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(9),
	datad => VCC,
	cin => \Rect2Hex2|Add1~17\,
	combout => \Rect2Hex2|Add1~18_combout\,
	cout => \Rect2Hex2|Add1~19\);

-- Location: LCCOMB_X12_Y11_N30
\Rect2Hex2|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add1~20_combout\ = \Rect2Hex2|Add1~19\ $ (\Rotar1|Y_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Rotar1|Y_out\(9),
	cin => \Rect2Hex2|Add1~19\,
	combout => \Rect2Hex2|Add1~20_combout\);

-- Location: LCCOMB_X9_Y11_N28
\Rect2Hex2|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~18_combout\ = (\Rect2Hex2|Add1~18_combout\ & ((\Rect2Hex2|Add0~18_combout\ & (\Rect2Hex2|Add4~17\ & VCC)) # (!\Rect2Hex2|Add0~18_combout\ & (!\Rect2Hex2|Add4~17\)))) # (!\Rect2Hex2|Add1~18_combout\ & ((\Rect2Hex2|Add0~18_combout\ & 
-- (!\Rect2Hex2|Add4~17\)) # (!\Rect2Hex2|Add0~18_combout\ & ((\Rect2Hex2|Add4~17\) # (GND)))))
-- \Rect2Hex2|Add4~19\ = CARRY((\Rect2Hex2|Add1~18_combout\ & (!\Rect2Hex2|Add0~18_combout\ & !\Rect2Hex2|Add4~17\)) # (!\Rect2Hex2|Add1~18_combout\ & ((!\Rect2Hex2|Add4~17\) # (!\Rect2Hex2|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~18_combout\,
	datab => \Rect2Hex2|Add0~18_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add4~17\,
	combout => \Rect2Hex2|Add4~18_combout\,
	cout => \Rect2Hex2|Add4~19\);

-- Location: LCCOMB_X9_Y11_N30
\Rect2Hex2|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add4~20_combout\ = \Rect2Hex2|Add0~20_combout\ $ (\Rect2Hex2|Add4~19\ $ (!\Rect2Hex2|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add0~20_combout\,
	datad => \Rect2Hex2|Add1~20_combout\,
	cin => \Rect2Hex2|Add4~19\,
	combout => \Rect2Hex2|Add4~20_combout\);

-- Location: LCCOMB_X10_Y14_N24
\Rect2Hex2|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~18_combout\ = (\Rotar1|Y_out\(9) & ((\Rect2Hex2|Add0~18_combout\ & (\Rect2Hex2|Add3~17\ & VCC)) # (!\Rect2Hex2|Add0~18_combout\ & (!\Rect2Hex2|Add3~17\)))) # (!\Rotar1|Y_out\(9) & ((\Rect2Hex2|Add0~18_combout\ & (!\Rect2Hex2|Add3~17\)) # 
-- (!\Rect2Hex2|Add0~18_combout\ & ((\Rect2Hex2|Add3~17\) # (GND)))))
-- \Rect2Hex2|Add3~19\ = CARRY((\Rotar1|Y_out\(9) & (!\Rect2Hex2|Add0~18_combout\ & !\Rect2Hex2|Add3~17\)) # (!\Rotar1|Y_out\(9) & ((!\Rect2Hex2|Add3~17\) # (!\Rect2Hex2|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datab => \Rect2Hex2|Add0~18_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add3~17\,
	combout => \Rect2Hex2|Add3~18_combout\,
	cout => \Rect2Hex2|Add3~19\);

-- Location: LCCOMB_X10_Y14_N26
\Rect2Hex2|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add3~20_combout\ = \Rotar1|Y_out\(9) $ (\Rect2Hex2|Add3~19\ $ (!\Rect2Hex2|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	datad => \Rect2Hex2|Add0~20_combout\,
	cin => \Rect2Hex2|Add3~19\,
	combout => \Rect2Hex2|Add3~20_combout\);

-- Location: LCCOMB_X11_Y11_N22
\Rect2Hex2|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~18_combout\ = (\Rect2Hex2|Add1~18_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (\Rect2Hex2|Add5~17\ & VCC)) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\Rect2Hex2|Add5~17\)))) # (!\Rect2Hex2|Add1~18_combout\ & ((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- (!\Rect2Hex2|Add5~17\)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\Rect2Hex2|Add5~17\) # (GND)))))
-- \Rect2Hex2|Add5~19\ = CARRY((\Rect2Hex2|Add1~18_combout\ & (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & !\Rect2Hex2|Add5~17\)) # (!\Rect2Hex2|Add1~18_combout\ & ((!\Rect2Hex2|Add5~17\) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add1~18_combout\,
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \Rect2Hex2|Add5~17\,
	combout => \Rect2Hex2|Add5~18_combout\,
	cout => \Rect2Hex2|Add5~19\);

-- Location: LCCOMB_X11_Y11_N24
\Rect2Hex2|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add5~20_combout\ = \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ $ (\Rect2Hex2|Add5~19\ $ (!\Rect2Hex2|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => \Rect2Hex2|Add1~20_combout\,
	cin => \Rect2Hex2|Add5~19\,
	combout => \Rect2Hex2|Add5~20_combout\);

-- Location: LCCOMB_X10_Y12_N30
\Rect2Hex2|radio_frac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~0_combout\ = (\Rect2Hex2|radio~8_combout\ & (((\Rect2Hex2|LessThan0~2_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add3~20_combout\)) # (!\Rect2Hex2|LessThan0~2_combout\ & 
-- ((\Rect2Hex2|Add5~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add3~20_combout\,
	datab => \Rect2Hex2|Add5~20_combout\,
	datac => \Rect2Hex2|radio~8_combout\,
	datad => \Rect2Hex2|LessThan0~2_combout\,
	combout => \Rect2Hex2|radio_frac~0_combout\);

-- Location: LCCOMB_X10_Y15_N26
\Rect2Hex2|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~18_combout\ = (\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\Rotar1|Y_out\(9) & (\Rect2Hex2|Add2~17\ & VCC)) # (!\Rotar1|Y_out\(9) & (!\Rect2Hex2|Add2~17\)))) # 
-- (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & ((\Rotar1|Y_out\(9) & (!\Rect2Hex2|Add2~17\)) # (!\Rotar1|Y_out\(9) & ((\Rect2Hex2|Add2~17\) # (GND)))))
-- \Rect2Hex2|Add2~19\ = CARRY((\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & (!\Rotar1|Y_out\(9) & !\Rect2Hex2|Add2~17\)) # (!\Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\ & 
-- ((!\Rect2Hex2|Add2~17\) # (!\Rotar1|Y_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22_combout\,
	datab => \Rotar1|Y_out\(9),
	datad => VCC,
	cin => \Rect2Hex2|Add2~17\,
	combout => \Rect2Hex2|Add2~18_combout\,
	cout => \Rect2Hex2|Add2~19\);

-- Location: LCCOMB_X10_Y15_N28
\Rect2Hex2|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add2~20_combout\ = \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\ $ (\Rect2Hex2|Add2~19\ $ (!\Rotar1|Y_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24_combout\,
	datad => \Rotar1|Y_out\(9),
	cin => \Rect2Hex2|Add2~19\,
	combout => \Rect2Hex2|Add2~20_combout\);

-- Location: LCCOMB_X10_Y12_N4
\Rect2Hex2|radio_frac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~1_combout\ = (\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|radio_frac~0_combout\ & ((\Rect2Hex2|Add2~20_combout\))) # (!\Rect2Hex2|radio_frac~0_combout\ & (\Rect2Hex2|Add4~20_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & 
-- (((\Rect2Hex2|radio_frac~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add4~20_combout\,
	datab => \Rect2Hex2|radio~8_combout\,
	datac => \Rect2Hex2|radio_frac~0_combout\,
	datad => \Rect2Hex2|Add2~20_combout\,
	combout => \Rect2Hex2|radio_frac~1_combout\);

-- Location: FF_X10_Y12_N5
\Rect2Hex2|radio_frac[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~1_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(10));

-- Location: LCCOMB_X11_Y12_N18
\Rect2Hex2|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~16_combout\ = (\Rotar1|Y_out\(8) & (!\Rect2Hex2|Add6~15\ & VCC)) # (!\Rotar1|Y_out\(8) & (\Rect2Hex2|Add6~15\ $ (GND)))
-- \Rect2Hex2|Add6~17\ = CARRY((!\Rotar1|Y_out\(8) & !\Rect2Hex2|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Rotar1|Y_out\(8),
	datad => VCC,
	cin => \Rect2Hex2|Add6~15\,
	combout => \Rect2Hex2|Add6~16_combout\,
	cout => \Rect2Hex2|Add6~17\);

-- Location: LCCOMB_X11_Y12_N20
\Rect2Hex2|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~18_combout\ = \Rotar1|Y_out\(9) $ (!\Rect2Hex2|Add6~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(9),
	cin => \Rect2Hex2|Add6~17\,
	combout => \Rect2Hex2|Add6~18_combout\);

-- Location: LCCOMB_X10_Y12_N24
\Rect2Hex2|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~20_combout\ = (\Rect2Hex2|radio~9_combout\ & (((\Rect2Hex2|radio_frac\(10))))) # (!\Rect2Hex2|radio~9_combout\ & (!\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan0~2_combout\,
	datab => \Rect2Hex2|radio_frac\(10),
	datac => \Rect2Hex2|Add6~18_combout\,
	datad => \Rect2Hex2|radio~9_combout\,
	combout => \Rect2Hex2|Add6~20_combout\);

-- Location: FF_X10_Y12_N25
\Rect2Hex2|radio[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|Add6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(9));

-- Location: LCCOMB_X10_Y12_N16
\Rect2Hex2|radio[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[8]~0_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rotar1|Y_out\(8)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add6~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan0~2_combout\,
	datab => \Rect2Hex2|Add6~16_combout\,
	datad => \Rotar1|Y_out\(8),
	combout => \Rect2Hex2|radio[8]~0_combout\);

-- Location: LCCOMB_X10_Y11_N0
\Rect2Hex2|radio_frac~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~3_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|Add3~18_combout\) # (\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add5~18_combout\ & ((!\Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add5~18_combout\,
	datab => \Rect2Hex2|Add3~18_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~3_combout\);

-- Location: LCCOMB_X10_Y12_N8
\Rect2Hex2|radio_frac~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~4_combout\ = (\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|radio_frac~3_combout\ & ((\Rect2Hex2|Add2~18_combout\))) # (!\Rect2Hex2|radio_frac~3_combout\ & (\Rect2Hex2|Add4~18_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & 
-- (\Rect2Hex2|radio_frac~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio~8_combout\,
	datab => \Rect2Hex2|radio_frac~3_combout\,
	datac => \Rect2Hex2|Add4~18_combout\,
	datad => \Rect2Hex2|Add2~18_combout\,
	combout => \Rect2Hex2|radio_frac~4_combout\);

-- Location: FF_X10_Y12_N9
\Rect2Hex2|radio_frac[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~4_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(9));

-- Location: FF_X10_Y12_N17
\Rect2Hex2|radio[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[8]~0_combout\,
	asdata => \Rect2Hex2|radio_frac\(9),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(8));

-- Location: LCCOMB_X11_Y12_N0
\Rect2Hex2|radio[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[6]~2_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (\Rotar1|Y_out\(6))) # (!\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(6),
	datab => \Rect2Hex2|Add6~12_combout\,
	datad => \Rect2Hex2|LessThan0~2_combout\,
	combout => \Rect2Hex2|radio[6]~2_combout\);

-- Location: LCCOMB_X10_Y11_N10
\Rect2Hex2|radio_frac~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~7_combout\ = (\Rect2Hex2|radio~8_combout\ & (((\Rect2Hex2|LessThan0~2_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add3~14_combout\)) # (!\Rect2Hex2|LessThan0~2_combout\ & 
-- ((\Rect2Hex2|Add5~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add3~14_combout\,
	datab => \Rect2Hex2|radio~8_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|Add5~14_combout\,
	combout => \Rect2Hex2|radio_frac~7_combout\);

-- Location: LCCOMB_X10_Y11_N28
\Rect2Hex2|radio_frac~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~8_combout\ = (\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|radio_frac~7_combout\ & ((\Rect2Hex2|Add2~14_combout\))) # (!\Rect2Hex2|radio_frac~7_combout\ & (\Rect2Hex2|Add4~14_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & 
-- (((\Rect2Hex2|radio_frac~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio~8_combout\,
	datab => \Rect2Hex2|Add4~14_combout\,
	datac => \Rect2Hex2|radio_frac~7_combout\,
	datad => \Rect2Hex2|Add2~14_combout\,
	combout => \Rect2Hex2|radio_frac~8_combout\);

-- Location: FF_X10_Y11_N29
\Rect2Hex2|radio_frac[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~8_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(7));

-- Location: FF_X11_Y12_N1
\Rect2Hex2|radio[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[6]~2_combout\,
	asdata => \Rect2Hex2|radio_frac\(7),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(6));

-- Location: LCCOMB_X17_Y15_N0
\Pared|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|LessThan0~0_combout\ = (!\Rect2Hex2|radio\(7) & (!\Rect2Hex2|radio\(9) & (!\Rect2Hex2|radio\(8) & !\Rect2Hex2|radio\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio\(7),
	datab => \Rect2Hex2|radio\(9),
	datac => \Rect2Hex2|radio\(8),
	datad => \Rect2Hex2|radio\(6),
	combout => \Pared|LessThan0~0_combout\);

-- Location: LCCOMB_X17_Y15_N2
\Pared|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|LessThan0~1_combout\ = (!\Rect2Hex2|radio\(5) & \Pared|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|radio\(5),
	datad => \Pared|LessThan0~0_combout\,
	combout => \Pared|LessThan0~1_combout\);

-- Location: LCCOMB_X22_Y18_N0
\Rect2Hex1|cuadrante~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex1|cuadrante~0_combout\ = (!\Rect2Hex1|LessThan3~7_combout\ & (!\Rect2Hex1|LessThan3~10_combout\ & !\Rect2Hex1|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex1|LessThan3~7_combout\,
	datac => \Rect2Hex1|LessThan3~10_combout\,
	datad => \Rect2Hex1|LessThan0~2_combout\,
	combout => \Rect2Hex1|cuadrante~0_combout\);

-- Location: FF_X22_Y18_N1
\Rect2Hex1|cuadrante[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex1|cuadrante~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex1|cuadrante\(2));

-- Location: LCCOMB_X21_Y12_N24
\Pared|CVISIBLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CVISIBLE~0_combout\ = (\Pared|Mux27~1_combout\ & (!\Rect2Hex1|cuadrante\(1) & (!\Pared|LessThan0~1_combout\ & \Rect2Hex1|cuadrante\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux27~1_combout\,
	datab => \Rect2Hex1|cuadrante\(1),
	datac => \Pared|LessThan0~1_combout\,
	datad => \Rect2Hex1|cuadrante\(2),
	combout => \Pared|CVISIBLE~0_combout\);

-- Location: LCCOMB_X21_Y12_N10
\Pared|CVISIBLE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|CVISIBLE~1_combout\ = (\Pared|CVISIBLE~0_combout\) # ((\Pared|Mux27~3_combout\ & (!\Pared|LessThan0~1_combout\ & !\Rect2Hex1|cuadrante\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux27~3_combout\,
	datab => \Pared|CVISIBLE~0_combout\,
	datac => \Pared|LessThan0~1_combout\,
	datad => \Rect2Hex1|cuadrante\(2),
	combout => \Pared|CVISIBLE~1_combout\);

-- Location: FF_X21_Y12_N11
\Pared|CVISIBLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|CVISIBLE~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CVISIBLE~q\);

-- Location: LCCOMB_X26_Y12_N6
\Player|x_actual_aux[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|x_actual_aux[0]~6_combout\ = (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ $ (VCC))) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ & VCC))
-- \Player|x_actual_aux[0]~7\ = CARRY((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\ & \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datad => VCC,
	combout => \Player|x_actual_aux[0]~6_combout\,
	cout => \Player|x_actual_aux[0]~7\);

-- Location: FF_X26_Y12_N7
\Player|x_actual_aux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|x_actual_aux[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|x_actual_aux\(0));

-- Location: FF_X26_Y12_N21
\Player|X_anterior[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|x_actual_aux\(0),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|X_anterior\(0));

-- Location: LCCOMB_X26_Y12_N8
\Player|x_actual_aux[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|x_actual_aux[1]~8_combout\ = (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ & (\Player|x_actual_aux[0]~7\ & VCC)) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ & 
-- (!\Player|x_actual_aux[0]~7\)))) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ & (!\Player|x_actual_aux[0]~7\)) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ & 
-- ((\Player|x_actual_aux[0]~7\) # (GND)))))
-- \Player|x_actual_aux[1]~9\ = CARRY((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ & (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\ & !\Player|x_actual_aux[0]~7\)) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- ((!\Player|x_actual_aux[0]~7\) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a1\,
	datad => VCC,
	cin => \Player|x_actual_aux[0]~7\,
	combout => \Player|x_actual_aux[1]~8_combout\,
	cout => \Player|x_actual_aux[1]~9\);

-- Location: FF_X26_Y12_N9
\Player|x_actual_aux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|x_actual_aux[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|x_actual_aux\(1));

-- Location: FF_X26_Y12_N31
\Player|X_anterior[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|x_actual_aux\(1),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|X_anterior\(1));

-- Location: LCCOMB_X26_Y12_N30
\Comp_cords2|Comparacion~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~0_combout\ = (\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & (\Player|X_anterior\(0) & (\Player|X_anterior\(1) $ (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\ & 
-- (!\Player|X_anterior\(0) & (\Player|X_anterior\(1) $ (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datab => \Player|X_anterior\(0),
	datac => \Player|X_anterior\(1),
	datad => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	combout => \Comp_cords2|Comparacion~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\Comp_cords2|Comparacion~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~3_combout\ = (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (\Player|X_anterior\(6) & \CoordenadasCentro|Xout[8]~_Duplicate_2_q\))) # (!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (!\Player|X_anterior\(6) & !\CoordenadasCentro|Xout[8]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datac => \Player|X_anterior\(6),
	datad => \CoordenadasCentro|Xout[8]~_Duplicate_2_q\,
	combout => \Comp_cords2|Comparacion~3_combout\);

-- Location: LCCOMB_X26_Y12_N10
\Player|x_actual_aux[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|x_actual_aux[2]~10_combout\ = ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ $ (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ $ (!\Player|x_actual_aux[1]~9\)))) # (GND)
-- \Player|x_actual_aux[2]~11\ = CARRY((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ & ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\) # (!\Player|x_actual_aux[1]~9\))) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\ & 
-- (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ & !\Player|x_actual_aux[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a2\,
	datab => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datad => VCC,
	cin => \Player|x_actual_aux[1]~9\,
	combout => \Player|x_actual_aux[2]~10_combout\,
	cout => \Player|x_actual_aux[2]~11\);

-- Location: FF_X26_Y12_N11
\Player|x_actual_aux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|x_actual_aux[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|x_actual_aux\(2));

-- Location: LCCOMB_X26_Y12_N22
\Player|X_anterior[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|X_anterior[2]~feeder_combout\ = \Player|x_actual_aux\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|x_actual_aux\(2),
	combout => \Player|X_anterior[2]~feeder_combout\);

-- Location: FF_X26_Y12_N23
\Player|X_anterior[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|X_anterior[2]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|X_anterior\(2));

-- Location: LCCOMB_X26_Y12_N12
\Player|x_actual_aux[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|x_actual_aux[3]~12_combout\ = (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ & ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ & (\Player|x_actual_aux[2]~11\ & VCC)) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ & 
-- (!\Player|x_actual_aux[2]~11\)))) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ & ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ & (!\Player|x_actual_aux[2]~11\)) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ & 
-- ((\Player|x_actual_aux[2]~11\) # (GND)))))
-- \Player|x_actual_aux[3]~13\ = CARRY((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ & (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\ & !\Player|x_actual_aux[2]~11\)) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ & 
-- ((!\Player|x_actual_aux[2]~11\) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\,
	datab => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a3\,
	datad => VCC,
	cin => \Player|x_actual_aux[2]~11\,
	combout => \Player|x_actual_aux[3]~12_combout\,
	cout => \Player|x_actual_aux[3]~13\);

-- Location: FF_X26_Y12_N13
\Player|x_actual_aux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|x_actual_aux[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|x_actual_aux\(3));

-- Location: FF_X26_Y12_N29
\Player|X_anterior[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|x_actual_aux\(3),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|X_anterior\(3));

-- Location: LCCOMB_X26_Y12_N28
\Comp_cords2|Comparacion~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~1_combout\ = (\Player|X_anterior\(2) & (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ $ (!\Player|X_anterior\(3))))) # (!\Player|X_anterior\(2) & 
-- (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[3]~_Duplicate_2_q\ $ (!\Player|X_anterior\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|X_anterior\(2),
	datab => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	datac => \Player|X_anterior\(3),
	datad => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	combout => \Comp_cords2|Comparacion~1_combout\);

-- Location: FF_X28_Y16_N31
\Player|X_anterior[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Player|x_actual_aux\(4),
	sload => VCC,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|X_anterior\(4));

-- Location: LCCOMB_X26_Y12_N14
\Player|x_actual_aux[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|x_actual_aux[4]~14_combout\ = ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ $ (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a5\ $ (!\Player|x_actual_aux[3]~13\)))) # (GND)
-- \Player|x_actual_aux[4]~15\ = CARRY((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ & ((\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a5\) # (!\Player|x_actual_aux[3]~13\))) # (!\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\ & 
-- (\Player|SC|Mux17_rtl_0|auto_generated|ram_block1a5\ & !\Player|x_actual_aux[3]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a4\,
	datab => \Player|SC|Mux17_rtl_0|auto_generated|ram_block1a5\,
	datad => VCC,
	cin => \Player|x_actual_aux[3]~13\,
	combout => \Player|x_actual_aux[4]~14_combout\,
	cout => \Player|x_actual_aux[4]~15\);

-- Location: LCCOMB_X26_Y12_N16
\Player|x_actual_aux[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|x_actual_aux[5]~16_combout\ = \Player|x_actual_aux[4]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Player|x_actual_aux[4]~15\,
	combout => \Player|x_actual_aux[5]~16_combout\);

-- Location: FF_X26_Y12_N17
\Player|x_actual_aux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|x_actual_aux[5]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|x_actual_aux\(5));

-- Location: LCCOMB_X28_Y16_N0
\Player|X_anterior[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|X_anterior[5]~feeder_combout\ = \Player|x_actual_aux\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|x_actual_aux\(5),
	combout => \Player|X_anterior[5]~feeder_combout\);

-- Location: FF_X28_Y16_N1
\Player|X_anterior[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|X_anterior[5]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|X_anterior\(5));

-- Location: LCCOMB_X28_Y16_N30
\Comp_cords2|Comparacion~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~2_combout\ = (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & (\Player|X_anterior\(5) & (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ $ (!\Player|X_anterior\(4))))) # (!\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ & 
-- (!\Player|X_anterior\(5) & (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ $ (!\Player|X_anterior\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datac => \Player|X_anterior\(4),
	datad => \Player|X_anterior\(5),
	combout => \Comp_cords2|Comparacion~2_combout\);

-- Location: LCCOMB_X26_Y12_N2
\Comp_cords2|Comparacion~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~4_combout\ = (\Comp_cords2|Comparacion~0_combout\ & (\Comp_cords2|Comparacion~3_combout\ & (\Comp_cords2|Comparacion~1_combout\ & \Comp_cords2|Comparacion~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords2|Comparacion~0_combout\,
	datab => \Comp_cords2|Comparacion~3_combout\,
	datac => \Comp_cords2|Comparacion~1_combout\,
	datad => \Comp_cords2|Comparacion~2_combout\,
	combout => \Comp_cords2|Comparacion~4_combout\);

-- Location: LCCOMB_X28_Y16_N24
\Comp_cords2|Comparacion~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~5_combout\ = (\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & (\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (\Player|Y_anterior\(6) & \CoordenadasCentro|Yout[9]~_Duplicate_2_q\))) # (!\CoordenadasCentro|Yout[7]~_Duplicate_2_q\ & 
-- (!\CoordenadasCentro|Yout[8]~_Duplicate_2_q\ & (!\Player|Y_anterior\(6) & !\CoordenadasCentro|Yout[9]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Yout[7]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Yout[8]~_Duplicate_2_q\,
	datac => \Player|Y_anterior\(6),
	datad => \CoordenadasCentro|Yout[9]~_Duplicate_2_q\,
	combout => \Comp_cords2|Comparacion~5_combout\);

-- Location: LCCOMB_X28_Y16_N10
\Juego_Fsm1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector4~0_combout\ = (\Comp_cords2|Comparacion~10_combout\ & (\Pared|CVISIBLE~q\ & (\Comp_cords2|Comparacion~4_combout\ & \Comp_cords2|Comparacion~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords2|Comparacion~10_combout\,
	datab => \Pared|CVISIBLE~q\,
	datac => \Comp_cords2|Comparacion~4_combout\,
	datad => \Comp_cords2|Comparacion~5_combout\,
	combout => \Juego_Fsm1|Selector4~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\Juego_Fsm1|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector5~1_combout\ = (\Juego_Fsm1|Selector4~0_combout\ & ((\Juego_Fsm1|current_state.NUEVACOLISION~q\) # ((\Juego_Fsm1|current_state.JUGANDO~q\ & \Comp_cords1|Comparacion~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|current_state.JUGANDO~q\,
	datab => \Juego_Fsm1|current_state.NUEVACOLISION~q\,
	datac => \Comp_cords1|Comparacion~11_combout\,
	datad => \Juego_Fsm1|Selector4~0_combout\,
	combout => \Juego_Fsm1|Selector5~1_combout\);

-- Location: LCCOMB_X29_Y16_N12
\Juego_Fsm1|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector4~1_combout\ = (!\FF_AND1|OUT1~combout\ & (\Juego_Fsm1|current_state.VIEJACOLISION~q\ & \DRIVER_VGA|END_FRAME~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FF_AND1|OUT1~combout\,
	datac => \Juego_Fsm1|current_state.VIEJACOLISION~q\,
	datad => \DRIVER_VGA|END_FRAME~combout\,
	combout => \Juego_Fsm1|Selector4~1_combout\);

-- Location: LCCOMB_X29_Y16_N26
\Juego_Fsm1|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector4~2_combout\ = (\Juego_Fsm1|Selector4~1_combout\) # ((\Juego_Fsm1|Selector4~0_combout\ & (!\Comp_cords1|Comparacion~11_combout\ & \Juego_Fsm1|current_state.JUGANDO~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Selector4~0_combout\,
	datab => \Juego_Fsm1|Selector4~1_combout\,
	datac => \Comp_cords1|Comparacion~11_combout\,
	datad => \Juego_Fsm1|current_state.JUGANDO~q\,
	combout => \Juego_Fsm1|Selector4~2_combout\);

-- Location: FF_X29_Y16_N27
\Juego_Fsm1|current_state.VIEJACOLISION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Selector4~2_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|current_state.VIEJACOLISION~q\);

-- Location: LCCOMB_X29_Y16_N8
\Juego_Fsm1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector5~0_combout\ = (\Juego_Fsm1|current_state.VIEJACOLISION~q\ & \FF_AND1|OUT1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Juego_Fsm1|current_state.VIEJACOLISION~q\,
	datad => \FF_AND1|OUT1~combout\,
	combout => \Juego_Fsm1|Selector5~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\Juego_Fsm1|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector5~2_combout\ = (\Juego_Fsm1|Selector5~1_combout\) # ((\Juego_Fsm1|Selector5~0_combout\) # ((\Juego_Fsm1|current_state.COLISIONDOBLE~q\ & \DRIVER_VGA|END_FRAME~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Selector5~1_combout\,
	datab => \Juego_Fsm1|Selector5~0_combout\,
	datac => \Juego_Fsm1|current_state.COLISIONDOBLE~q\,
	datad => \DRIVER_VGA|END_FRAME~combout\,
	combout => \Juego_Fsm1|Selector5~2_combout\);

-- Location: FF_X29_Y16_N1
\Juego_Fsm1|current_state.COLISIONDOBLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Selector5~2_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|current_state.COLISIONDOBLE~q\);

-- Location: LCCOMB_X29_Y16_N6
\Juego_Fsm1|Game_over~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Game_over~0_combout\ = !\Juego_Fsm1|current_state.COLISIONDOBLE~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Juego_Fsm1|current_state.COLISIONDOBLE~q\,
	combout => \Juego_Fsm1|Game_over~0_combout\);

-- Location: FF_X29_Y16_N7
\Juego_Fsm1|Game_over\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Game_over~0_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|Game_over~q\);

-- Location: FF_X30_Y16_N3
\Dif|Dificultad[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Dif|Dificultad[0]~feeder_combout\,
	ena => \Juego_Fsm1|ALT_INV_Game_over~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Dif|Dificultad\(0));

-- Location: FF_X30_Y13_N9
\Player|velocidad[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Dif|Dificultad\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|velocidad\(2));

-- Location: LCCOMB_X30_Y13_N8
\Player|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|Add0~0_combout\ = \Boton_der~input_o\ $ (\Player|velocidad\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Boton_der~input_o\,
	datac => \Player|velocidad\(2),
	combout => \Player|Add0~0_combout\);

-- Location: LCCOMB_X29_Y13_N0
\Player|angulo_anterior[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Player|angulo_anterior[2]~feeder_combout\ = \Player|angulo\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Player|angulo\(2),
	combout => \Player|angulo_anterior[2]~feeder_combout\);

-- Location: FF_X29_Y13_N1
\Player|angulo_anterior[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo_anterior[2]~feeder_combout\,
	ena => \Juego_Fsm1|Actualizar~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo_anterior\(2));

-- Location: FF_X28_Y13_N11
\Player|angulo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|angulo[2]~10_combout\,
	asdata => \Player|angulo_anterior\(2),
	sload => \Player|angulo~12_combout\,
	ena => \Player|angulo[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|angulo\(2));

-- Location: FF_X26_Y12_N15
\Player|x_actual_aux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Player|x_actual_aux[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Player|x_actual_aux\(4));

-- Location: LCCOMB_X28_Y16_N28
\Comp_cords1|Comparacion~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~2_combout\ = (\Player|x_actual_aux\(4) & (\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ $ (!\Player|x_actual_aux\(5))))) # (!\Player|x_actual_aux\(4) & 
-- (!\CoordenadasCentro|Xout[4]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[5]~_Duplicate_2_q\ $ (!\Player|x_actual_aux\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(4),
	datab => \CoordenadasCentro|Xout[5]~_Duplicate_2_q\,
	datac => \CoordenadasCentro|Xout[4]~_Duplicate_2_q\,
	datad => \Player|x_actual_aux\(5),
	combout => \Comp_cords1|Comparacion~2_combout\);

-- Location: LCCOMB_X26_Y12_N26
\Comp_cords1|Comparacion~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~3_combout\ = (\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & (\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (\Player|x_actual_aux\(6) & \CoordenadasCentro|Xout[8]~_Duplicate_2_q\))) # (!\CoordenadasCentro|Xout[6]~_Duplicate_2_q\ & 
-- (!\CoordenadasCentro|Xout[7]~_Duplicate_2_q\ & (!\Player|x_actual_aux\(6) & !\CoordenadasCentro|Xout[8]~_Duplicate_2_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[6]~_Duplicate_2_q\,
	datab => \CoordenadasCentro|Xout[7]~_Duplicate_2_q\,
	datac => \Player|x_actual_aux\(6),
	datad => \CoordenadasCentro|Xout[8]~_Duplicate_2_q\,
	combout => \Comp_cords1|Comparacion~3_combout\);

-- Location: LCCOMB_X26_Y12_N4
\Comp_cords1|Comparacion~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~1_combout\ = (\Player|x_actual_aux\(2) & (\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & (\Player|x_actual_aux\(3) $ (!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\)))) # (!\Player|x_actual_aux\(2) & 
-- (!\CoordenadasCentro|Xout[2]~_Duplicate_2_q\ & (\Player|x_actual_aux\(3) $ (!\CoordenadasCentro|Xout[3]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(2),
	datab => \CoordenadasCentro|Xout[2]~_Duplicate_2_q\,
	datac => \Player|x_actual_aux\(3),
	datad => \CoordenadasCentro|Xout[3]~_Duplicate_2_q\,
	combout => \Comp_cords1|Comparacion~1_combout\);

-- Location: LCCOMB_X26_Y12_N18
\Comp_cords1|Comparacion~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~0_combout\ = (\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & (\Player|x_actual_aux\(1) & (\Player|x_actual_aux\(0) $ (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\)))) # (!\CoordenadasCentro|Xout[1]~_Duplicate_2_q\ & 
-- (!\Player|x_actual_aux\(1) & (\Player|x_actual_aux\(0) $ (!\CoordenadasCentro|Xout[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CoordenadasCentro|Xout[1]~_Duplicate_2_q\,
	datab => \Player|x_actual_aux\(0),
	datac => \CoordenadasCentro|Xout[0]~_Duplicate_2_q\,
	datad => \Player|x_actual_aux\(1),
	combout => \Comp_cords1|Comparacion~0_combout\);

-- Location: LCCOMB_X26_Y12_N24
\Comp_cords1|Comparacion~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords1|Comparacion~4_combout\ = (\Comp_cords1|Comparacion~2_combout\ & (\Comp_cords1|Comparacion~3_combout\ & (\Comp_cords1|Comparacion~1_combout\ & \Comp_cords1|Comparacion~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords1|Comparacion~2_combout\,
	datab => \Comp_cords1|Comparacion~3_combout\,
	datac => \Comp_cords1|Comparacion~1_combout\,
	datad => \Comp_cords1|Comparacion~0_combout\,
	combout => \Comp_cords1|Comparacion~4_combout\);

-- Location: LCCOMB_X28_Y16_N16
\FF_AND1|OUT1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FF_AND1|OUT1~combout\ = (\Comp_cords1|Comparacion~4_combout\ & (\Pared|CVISIBLE~q\ & (\Comp_cords1|Comparacion~5_combout\ & \Comp_cords1|Comparacion~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords1|Comparacion~4_combout\,
	datab => \Pared|CVISIBLE~q\,
	datac => \Comp_cords1|Comparacion~5_combout\,
	datad => \Comp_cords1|Comparacion~10_combout\,
	combout => \FF_AND1|OUT1~combout\);

-- Location: LCCOMB_X28_Y16_N8
\Juego_Fsm1|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector3~1_combout\ = (!\Juego_Fsm1|Selector4~0_combout\ & ((\Juego_Fsm1|Selector3~0_combout\) # ((\Juego_Fsm1|current_state.JUGANDO~q\ & \FF_AND1|OUT1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|current_state.JUGANDO~q\,
	datab => \Juego_Fsm1|Selector3~0_combout\,
	datac => \FF_AND1|OUT1~combout\,
	datad => \Juego_Fsm1|Selector4~0_combout\,
	combout => \Juego_Fsm1|Selector3~1_combout\);

-- Location: FF_X28_Y16_N9
\Juego_Fsm1|current_state.NUEVACOLISION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Selector3~1_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|current_state.NUEVACOLISION~q\);

-- Location: LCCOMB_X28_Y16_N6
\Juego_Fsm1|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector2~2_combout\ = (\Juego_Fsm1|current_state.NUEVACOLISION~q\ & (!\DRIVER_VGA|END_FRAME~combout\ & !\Juego_Fsm1|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|current_state.NUEVACOLISION~q\,
	datab => \DRIVER_VGA|END_FRAME~combout\,
	datad => \Juego_Fsm1|Selector4~0_combout\,
	combout => \Juego_Fsm1|Selector2~2_combout\);

-- Location: LCCOMB_X28_Y16_N20
\Comp_cords2|Comparacion~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comp_cords2|Comparacion~11_combout\ = (\Comp_cords2|Comparacion~10_combout\ & (\Comp_cords2|Comparacion~4_combout\ & \Comp_cords2|Comparacion~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords2|Comparacion~10_combout\,
	datac => \Comp_cords2|Comparacion~4_combout\,
	datad => \Comp_cords2|Comparacion~5_combout\,
	combout => \Comp_cords2|Comparacion~11_combout\);

-- Location: LCCOMB_X28_Y16_N2
\Juego_Fsm1|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector2~1_combout\ = (\Juego_Fsm1|current_state.JUGANDO~q\ & (((!\Comp_cords1|Comparacion~11_combout\ & !\Comp_cords2|Comparacion~11_combout\)) # (!\Pared|CVISIBLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comp_cords1|Comparacion~11_combout\,
	datab => \Comp_cords2|Comparacion~11_combout\,
	datac => \Pared|CVISIBLE~q\,
	datad => \Juego_Fsm1|current_state.JUGANDO~q\,
	combout => \Juego_Fsm1|Selector2~1_combout\);

-- Location: LCCOMB_X29_Y16_N4
\Juego_Fsm1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector2~0_combout\ = (!\DRIVER_VGA|END_FRAME~combout\ & ((\Juego_Fsm1|current_state.RESTART~q\) # ((\Juego_Fsm1|current_state.VIEJACOLISION~q\ & !\FF_AND1|OUT1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|current_state.VIEJACOLISION~q\,
	datab => \FF_AND1|OUT1~combout\,
	datac => \Juego_Fsm1|current_state.RESTART~q\,
	datad => \DRIVER_VGA|END_FRAME~combout\,
	combout => \Juego_Fsm1|Selector2~0_combout\);

-- Location: LCCOMB_X28_Y16_N12
\Juego_Fsm1|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Selector2~3_combout\ = (\Juego_Fsm1|Selector2~2_combout\) # ((\Juego_Fsm1|Selector2~1_combout\) # (\Juego_Fsm1|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Selector2~2_combout\,
	datab => \Juego_Fsm1|Selector2~1_combout\,
	datad => \Juego_Fsm1|Selector2~0_combout\,
	combout => \Juego_Fsm1|Selector2~3_combout\);

-- Location: FF_X28_Y16_N13
\Juego_Fsm1|current_state.JUGANDO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Selector2~3_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|current_state.JUGANDO~q\);

-- Location: LCCOMB_X29_Y16_N16
\Juego_Fsm1|Actualizar~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Juego_Fsm1|Actualizar~0_combout\ = (\Juego_Fsm1|current_state.JUGANDO~q\ & (\DRIVER_VGA|Equal1~2_combout\ & (!\DRIVER_VGA|VC\(0) & \DRIVER_VGA|PRE_FRAME~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|current_state.JUGANDO~q\,
	datab => \DRIVER_VGA|Equal1~2_combout\,
	datac => \DRIVER_VGA|VC\(0),
	datad => \DRIVER_VGA|PRE_FRAME~1_combout\,
	combout => \Juego_Fsm1|Actualizar~0_combout\);

-- Location: FF_X29_Y16_N17
\Juego_Fsm1|Actualizar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Juego_Fsm1|Actualizar~0_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Juego_Fsm1|Actualizar~q\);

-- Location: LCCOMB_X1_Y11_N8
\ContSpeedUp|count[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[0]~10_combout\ = (\Juego_Fsm1|Actualizar~q\ & (\ContSpeedUp|count\(0) $ (VCC))) # (!\Juego_Fsm1|Actualizar~q\ & (\ContSpeedUp|count\(0) & VCC))
-- \ContSpeedUp|count[0]~11\ = CARRY((\Juego_Fsm1|Actualizar~q\ & \ContSpeedUp|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Actualizar~q\,
	datab => \ContSpeedUp|count\(0),
	datad => VCC,
	combout => \ContSpeedUp|count[0]~10_combout\,
	cout => \ContSpeedUp|count[0]~11\);

-- Location: FF_X1_Y11_N9
\ContSpeedUp|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[0]~10_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(0));

-- Location: LCCOMB_X1_Y11_N10
\ContSpeedUp|count[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[1]~12_combout\ = (\ContSpeedUp|count\(1) & (!\ContSpeedUp|count[0]~11\)) # (!\ContSpeedUp|count\(1) & ((\ContSpeedUp|count[0]~11\) # (GND)))
-- \ContSpeedUp|count[1]~13\ = CARRY((!\ContSpeedUp|count[0]~11\) # (!\ContSpeedUp|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|count\(1),
	datad => VCC,
	cin => \ContSpeedUp|count[0]~11\,
	combout => \ContSpeedUp|count[1]~12_combout\,
	cout => \ContSpeedUp|count[1]~13\);

-- Location: FF_X1_Y11_N11
\ContSpeedUp|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[1]~12_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(1));

-- Location: LCCOMB_X1_Y11_N12
\ContSpeedUp|count[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[2]~14_combout\ = (\ContSpeedUp|count\(2) & (\ContSpeedUp|count[1]~13\ $ (GND))) # (!\ContSpeedUp|count\(2) & (!\ContSpeedUp|count[1]~13\ & VCC))
-- \ContSpeedUp|count[2]~15\ = CARRY((\ContSpeedUp|count\(2) & !\ContSpeedUp|count[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|count\(2),
	datad => VCC,
	cin => \ContSpeedUp|count[1]~13\,
	combout => \ContSpeedUp|count[2]~14_combout\,
	cout => \ContSpeedUp|count[2]~15\);

-- Location: FF_X1_Y11_N13
\ContSpeedUp|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[2]~14_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(2));

-- Location: LCCOMB_X1_Y11_N14
\ContSpeedUp|count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[3]~16_combout\ = (\ContSpeedUp|count\(3) & (!\ContSpeedUp|count[2]~15\)) # (!\ContSpeedUp|count\(3) & ((\ContSpeedUp|count[2]~15\) # (GND)))
-- \ContSpeedUp|count[3]~17\ = CARRY((!\ContSpeedUp|count[2]~15\) # (!\ContSpeedUp|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ContSpeedUp|count\(3),
	datad => VCC,
	cin => \ContSpeedUp|count[2]~15\,
	combout => \ContSpeedUp|count[3]~16_combout\,
	cout => \ContSpeedUp|count[3]~17\);

-- Location: FF_X1_Y11_N15
\ContSpeedUp|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[3]~16_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(3));

-- Location: LCCOMB_X1_Y11_N30
\ContSpeedUp|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|Equal0~0_combout\ = (\ContSpeedUp|count\(2) & (!\ContSpeedUp|count\(3) & (\ContSpeedUp|count\(0) & \ContSpeedUp|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|count\(2),
	datab => \ContSpeedUp|count\(3),
	datac => \ContSpeedUp|count\(0),
	datad => \ContSpeedUp|count\(1),
	combout => \ContSpeedUp|Equal0~0_combout\);

-- Location: LCCOMB_X1_Y11_N16
\ContSpeedUp|count[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[4]~18_combout\ = (\ContSpeedUp|count\(4) & (\ContSpeedUp|count[3]~17\ $ (GND))) # (!\ContSpeedUp|count\(4) & (!\ContSpeedUp|count[3]~17\ & VCC))
-- \ContSpeedUp|count[4]~19\ = CARRY((\ContSpeedUp|count\(4) & !\ContSpeedUp|count[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ContSpeedUp|count\(4),
	datad => VCC,
	cin => \ContSpeedUp|count[3]~17\,
	combout => \ContSpeedUp|count[4]~18_combout\,
	cout => \ContSpeedUp|count[4]~19\);

-- Location: FF_X1_Y11_N17
\ContSpeedUp|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[4]~18_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(4));

-- Location: LCCOMB_X1_Y11_N18
\ContSpeedUp|count[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[5]~20_combout\ = (\ContSpeedUp|count\(5) & (!\ContSpeedUp|count[4]~19\)) # (!\ContSpeedUp|count\(5) & ((\ContSpeedUp|count[4]~19\) # (GND)))
-- \ContSpeedUp|count[5]~21\ = CARRY((!\ContSpeedUp|count[4]~19\) # (!\ContSpeedUp|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ContSpeedUp|count\(5),
	datad => VCC,
	cin => \ContSpeedUp|count[4]~19\,
	combout => \ContSpeedUp|count[5]~20_combout\,
	cout => \ContSpeedUp|count[5]~21\);

-- Location: FF_X1_Y11_N19
\ContSpeedUp|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[5]~20_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(5));

-- Location: LCCOMB_X1_Y11_N20
\ContSpeedUp|count[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[6]~22_combout\ = (\ContSpeedUp|count\(6) & (\ContSpeedUp|count[5]~21\ $ (GND))) # (!\ContSpeedUp|count\(6) & (!\ContSpeedUp|count[5]~21\ & VCC))
-- \ContSpeedUp|count[6]~23\ = CARRY((\ContSpeedUp|count\(6) & !\ContSpeedUp|count[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ContSpeedUp|count\(6),
	datad => VCC,
	cin => \ContSpeedUp|count[5]~21\,
	combout => \ContSpeedUp|count[6]~22_combout\,
	cout => \ContSpeedUp|count[6]~23\);

-- Location: FF_X1_Y11_N21
\ContSpeedUp|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[6]~22_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(6));

-- Location: LCCOMB_X1_Y11_N22
\ContSpeedUp|count[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[7]~24_combout\ = (\ContSpeedUp|count\(7) & (!\ContSpeedUp|count[6]~23\)) # (!\ContSpeedUp|count\(7) & ((\ContSpeedUp|count[6]~23\) # (GND)))
-- \ContSpeedUp|count[7]~25\ = CARRY((!\ContSpeedUp|count[6]~23\) # (!\ContSpeedUp|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|count\(7),
	datad => VCC,
	cin => \ContSpeedUp|count[6]~23\,
	combout => \ContSpeedUp|count[7]~24_combout\,
	cout => \ContSpeedUp|count[7]~25\);

-- Location: FF_X1_Y11_N23
\ContSpeedUp|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[7]~24_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(7));

-- Location: LCCOMB_X1_Y11_N28
\ContSpeedUp|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|Equal0~1_combout\ = (\ContSpeedUp|count\(4) & (\ContSpeedUp|count\(6) & (!\ContSpeedUp|count\(7) & !\ContSpeedUp|count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|count\(4),
	datab => \ContSpeedUp|count\(6),
	datac => \ContSpeedUp|count\(7),
	datad => \ContSpeedUp|count\(5),
	combout => \ContSpeedUp|Equal0~1_combout\);

-- Location: LCCOMB_X1_Y11_N24
\ContSpeedUp|count[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[8]~26_combout\ = (\ContSpeedUp|count\(8) & (\ContSpeedUp|count[7]~25\ $ (GND))) # (!\ContSpeedUp|count\(8) & (!\ContSpeedUp|count[7]~25\ & VCC))
-- \ContSpeedUp|count[8]~27\ = CARRY((\ContSpeedUp|count\(8) & !\ContSpeedUp|count[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ContSpeedUp|count\(8),
	datad => VCC,
	cin => \ContSpeedUp|count[7]~25\,
	combout => \ContSpeedUp|count[8]~26_combout\,
	cout => \ContSpeedUp|count[8]~27\);

-- Location: FF_X1_Y11_N25
\ContSpeedUp|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[8]~26_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(8));

-- Location: LCCOMB_X1_Y11_N26
\ContSpeedUp|count[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|count[9]~28_combout\ = \ContSpeedUp|count\(9) $ (\ContSpeedUp|count[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|count\(9),
	cin => \ContSpeedUp|count[8]~27\,
	combout => \ContSpeedUp|count[9]~28_combout\);

-- Location: FF_X1_Y11_N27
\ContSpeedUp|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|count[9]~28_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContSpeedUp|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|count\(9));

-- Location: LCCOMB_X1_Y11_N4
\ContSpeedUp|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|Equal0~2_combout\ = (\ContSpeedUp|Equal0~0_combout\ & (\ContSpeedUp|Equal0~1_combout\ & (\ContSpeedUp|count\(9) & !\ContSpeedUp|count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ContSpeedUp|Equal0~0_combout\,
	datab => \ContSpeedUp|Equal0~1_combout\,
	datac => \ContSpeedUp|count\(9),
	datad => \ContSpeedUp|count\(8),
	combout => \ContSpeedUp|Equal0~2_combout\);

-- Location: LCCOMB_X1_Y11_N6
\ContSpeedUp|ovf~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContSpeedUp|ovf~feeder_combout\ = \ContSpeedUp|Equal0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ContSpeedUp|Equal0~2_combout\,
	combout => \ContSpeedUp|ovf~feeder_combout\);

-- Location: FF_X1_Y11_N7
\ContSpeedUp|ovf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContSpeedUp|ovf~feeder_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContSpeedUp|ovf~q\);

-- Location: CLKCTRL_G4
\ContSpeedUp|ovf~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ContSpeedUp|ovf~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ContSpeedUp|ovf~clkctrl_outclk\);

-- Location: LCCOMB_X1_Y10_N10
\LED1:ESTADO~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED1:ESTADO~0_combout\ = !\LED1:ESTADO~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LED1:ESTADO~q\,
	combout => \LED1:ESTADO~0_combout\);

-- Location: FF_X1_Y10_N11
\LED1:ESTADO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ContSpeedUp|ovf~clkctrl_outclk\,
	d => \LED1:ESTADO~0_combout\,
	clrn => \ALT_INV_CLR~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED1:ESTADO~q\);

-- Location: LCCOMB_X1_Y10_N0
\LED_CONTROL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_CONTROL~0_combout\ = !\LED1:ESTADO~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \LED1:ESTADO~q\,
	combout => \LED_CONTROL~0_combout\);

-- Location: FF_X1_Y10_N1
\LED_CONTROL~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ContSpeedUp|ovf~clkctrl_outclk\,
	d => \LED_CONTROL~0_combout\,
	ena => \ALT_INV_CLR~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LED_CONTROL~reg0_q\);

-- Location: LCCOMB_X10_Y12_N22
\Rect2Hex2|radio[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[4]~4_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rotar1|Y_out\(4)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan0~2_combout\,
	datab => \Rect2Hex2|Add6~8_combout\,
	datad => \Rotar1|Y_out\(4),
	combout => \Rect2Hex2|radio[4]~4_combout\);

-- Location: LCCOMB_X10_Y11_N14
\Rect2Hex2|radio_frac~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~11_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add3~10_combout\) # ((\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|Add5~10_combout\ & !\Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add3~10_combout\,
	datab => \Rect2Hex2|Add5~10_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~11_combout\);

-- Location: LCCOMB_X10_Y11_N24
\Rect2Hex2|radio_frac~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~12_combout\ = (\Rect2Hex2|radio_frac~11_combout\ & ((\Rect2Hex2|Add2~10_combout\) # ((!\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|radio_frac~11_combout\ & (((\Rect2Hex2|Add4~10_combout\ & \Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add2~10_combout\,
	datab => \Rect2Hex2|Add4~10_combout\,
	datac => \Rect2Hex2|radio_frac~11_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~12_combout\);

-- Location: FF_X10_Y11_N25
\Rect2Hex2|radio_frac[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~12_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(5));

-- Location: FF_X10_Y12_N23
\Rect2Hex2|radio[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[4]~4_combout\,
	asdata => \Rect2Hex2|radio_frac\(5),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(4));

-- Location: LCCOMB_X10_Y11_N16
\Rect2Hex2|radio[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[2]~6_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rotar1|Y_out\(2)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|Add6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add6~4_combout\,
	datab => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rotar1|Y_out\(2),
	combout => \Rect2Hex2|radio[2]~6_combout\);

-- Location: LCCOMB_X10_Y11_N2
\Rect2Hex2|radio_frac~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~15_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add3~6_combout\) # ((\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|Add5~6_combout\ & !\Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add3~6_combout\,
	datab => \Rect2Hex2|Add5~6_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~15_combout\);

-- Location: LCCOMB_X10_Y11_N4
\Rect2Hex2|radio_frac~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~16_combout\ = (\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|radio_frac~15_combout\ & (\Rect2Hex2|Add2~6_combout\)) # (!\Rect2Hex2|radio_frac~15_combout\ & ((\Rect2Hex2|Add4~6_combout\))))) # (!\Rect2Hex2|radio~8_combout\ & 
-- (((\Rect2Hex2|radio_frac~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add2~6_combout\,
	datab => \Rect2Hex2|radio~8_combout\,
	datac => \Rect2Hex2|Add4~6_combout\,
	datad => \Rect2Hex2|radio_frac~15_combout\,
	combout => \Rect2Hex2|radio_frac~16_combout\);

-- Location: FF_X10_Y11_N5
\Rect2Hex2|radio_frac[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~16_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(3));

-- Location: FF_X10_Y11_N17
\Rect2Hex2|radio[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[2]~6_combout\,
	asdata => \Rect2Hex2|radio_frac\(3),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(2));

-- Location: LCCOMB_X11_Y12_N22
\Rect2Hex2|radio[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[3]~5_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (\Rotar1|Y_out\(3))) # (!\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(3),
	datab => \Rect2Hex2|Add6~6_combout\,
	datad => \Rect2Hex2|LessThan0~2_combout\,
	combout => \Rect2Hex2|radio[3]~5_combout\);

-- Location: LCCOMB_X10_Y11_N8
\Rect2Hex2|radio_frac~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~13_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add3~8_combout\) # ((\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|Add5~8_combout\ & !\Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add3~8_combout\,
	datab => \Rect2Hex2|Add5~8_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~13_combout\);

-- Location: LCCOMB_X10_Y11_N26
\Rect2Hex2|radio_frac~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~14_combout\ = (\Rect2Hex2|radio_frac~13_combout\ & ((\Rect2Hex2|Add2~8_combout\) # ((!\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|radio_frac~13_combout\ & (((\Rect2Hex2|Add4~8_combout\ & \Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add2~8_combout\,
	datab => \Rect2Hex2|Add4~8_combout\,
	datac => \Rect2Hex2|radio_frac~13_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~14_combout\);

-- Location: FF_X10_Y11_N27
\Rect2Hex2|radio_frac[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~14_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(4));

-- Location: FF_X11_Y12_N23
\Rect2Hex2|radio[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[3]~5_combout\,
	asdata => \Rect2Hex2|radio_frac\(4),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(3));

-- Location: LCCOMB_X18_Y11_N4
\Pared|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|LessThan0~2_combout\ = (\Pared|LessThan0~1_combout\ & (((!\Rect2Hex2|radio\(3)) # (!\Rect2Hex2|radio\(2))) # (!\Rect2Hex2|radio\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio\(4),
	datab => \Rect2Hex2|radio\(2),
	datac => \Rect2Hex2|radio\(3),
	datad => \Pared|LessThan0~1_combout\,
	combout => \Pared|LessThan0~2_combout\);

-- Location: FF_X18_Y11_N5
\Pared|ISLA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|ISLA~q\);

-- Location: LCCOMB_X11_Y12_N24
\Rect2Hex2|radio[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio[1]~7_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (\Rotar1|Y_out\(1))) # (!\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datab => \Rect2Hex2|Add6~2_combout\,
	datad => \Rect2Hex2|LessThan0~2_combout\,
	combout => \Rect2Hex2|radio[1]~7_combout\);

-- Location: LCCOMB_X10_Y11_N20
\Rect2Hex2|radio_frac~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~17_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add3~4_combout\) # ((\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|Add5~4_combout\ & !\Rect2Hex2|radio~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add3~4_combout\,
	datab => \Rect2Hex2|Add5~4_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|radio~8_combout\,
	combout => \Rect2Hex2|radio_frac~17_combout\);

-- Location: LCCOMB_X10_Y11_N6
\Rect2Hex2|radio_frac~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~18_combout\ = (\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|radio_frac~17_combout\ & ((\Rect2Hex2|Add2~4_combout\))) # (!\Rect2Hex2|radio_frac~17_combout\ & (\Rect2Hex2|Add4~4_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & 
-- (((\Rect2Hex2|radio_frac~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio~8_combout\,
	datab => \Rect2Hex2|Add4~4_combout\,
	datac => \Rect2Hex2|Add2~4_combout\,
	datad => \Rect2Hex2|radio_frac~17_combout\,
	combout => \Rect2Hex2|radio_frac~18_combout\);

-- Location: FF_X10_Y11_N7
\Rect2Hex2|radio_frac[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~18_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(2));

-- Location: FF_X11_Y12_N25
\Rect2Hex2|radio[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio[1]~7_combout\,
	asdata => \Rect2Hex2|radio_frac\(2),
	sload => \Rect2Hex2|radio~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(1));

-- Location: LCCOMB_X10_Y12_N28
\Rect2Hex2|radio_frac~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~19_combout\ = (\Rect2Hex2|radio~8_combout\ & (((\Rect2Hex2|LessThan0~2_combout\)))) # (!\Rect2Hex2|radio~8_combout\ & ((\Rect2Hex2|LessThan0~2_combout\ & ((\Rect2Hex2|Add3~2_combout\))) # (!\Rect2Hex2|LessThan0~2_combout\ & 
-- (\Rect2Hex2|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio~8_combout\,
	datab => \Rect2Hex2|Add5~2_combout\,
	datac => \Rect2Hex2|LessThan0~2_combout\,
	datad => \Rect2Hex2|Add3~2_combout\,
	combout => \Rect2Hex2|radio_frac~19_combout\);

-- Location: LCCOMB_X10_Y12_N12
\Rect2Hex2|radio_frac~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|radio_frac~20_combout\ = (\Rect2Hex2|radio_frac~19_combout\ & (((\Rect2Hex2|Add2~2_combout\) # (!\Rect2Hex2|radio~8_combout\)))) # (!\Rect2Hex2|radio_frac~19_combout\ & (\Rect2Hex2|Add4~2_combout\ & (\Rect2Hex2|radio~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|Add4~2_combout\,
	datab => \Rect2Hex2|radio_frac~19_combout\,
	datac => \Rect2Hex2|radio~8_combout\,
	datad => \Rect2Hex2|Add2~2_combout\,
	combout => \Rect2Hex2|radio_frac~20_combout\);

-- Location: FF_X10_Y12_N13
\Rect2Hex2|radio_frac[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|radio_frac~20_combout\,
	ena => \Rect2Hex2|radio_frac[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio_frac\(1));

-- Location: LCCOMB_X10_Y12_N18
\Rect2Hex2|Add6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|Add6~21_combout\ = (\Rect2Hex2|radio~9_combout\ & (\Rect2Hex2|radio_frac\(1))) # (!\Rect2Hex2|radio~9_combout\ & ((\Rotar1|Y_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio_frac\(1),
	datac => \Rotar1|Y_out\(0),
	datad => \Rect2Hex2|radio~9_combout\,
	combout => \Rect2Hex2|Add6~21_combout\);

-- Location: FF_X10_Y12_N19
\Rect2Hex2|radio[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|Add6~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|radio\(0));

-- Location: LCCOMB_X17_Y15_N4
\Pared|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add0~1_cout\ = CARRY((\Pared|CENTRO\(2) & \Rect2Hex2|radio\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(2),
	datab => \Rect2Hex2|radio\(0),
	datad => VCC,
	cout => \Pared|Add0~1_cout\);

-- Location: LCCOMB_X17_Y15_N6
\Pared|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add0~3_cout\ = CARRY((\Pared|CENTRO\(3) & (!\Rect2Hex2|radio\(1) & !\Pared|Add0~1_cout\)) # (!\Pared|CENTRO\(3) & ((!\Pared|Add0~1_cout\) # (!\Rect2Hex2|radio\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(3),
	datab => \Rect2Hex2|radio\(1),
	datad => VCC,
	cin => \Pared|Add0~1_cout\,
	cout => \Pared|Add0~3_cout\);

-- Location: LCCOMB_X17_Y15_N8
\Pared|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add0~5_cout\ = CARRY((\Pared|CENTRO\(4) & ((\Rect2Hex2|radio\(2)) # (!\Pared|Add0~3_cout\))) # (!\Pared|CENTRO\(4) & (\Rect2Hex2|radio\(2) & !\Pared|Add0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(4),
	datab => \Rect2Hex2|radio\(2),
	datad => VCC,
	cin => \Pared|Add0~3_cout\,
	cout => \Pared|Add0~5_cout\);

-- Location: LCCOMB_X17_Y15_N10
\Pared|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add0~7_cout\ = CARRY((\Pared|CENTRO\(5) & (!\Rect2Hex2|radio\(3) & !\Pared|Add0~5_cout\)) # (!\Pared|CENTRO\(5) & ((!\Pared|Add0~5_cout\) # (!\Rect2Hex2|radio\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(5),
	datab => \Rect2Hex2|radio\(3),
	datad => VCC,
	cin => \Pared|Add0~5_cout\,
	cout => \Pared|Add0~7_cout\);

-- Location: LCCOMB_X17_Y15_N12
\Pared|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Add0~9_cout\ = CARRY((\Rect2Hex2|radio\(4) & ((\Pared|CENTRO\(6)) # (!\Pared|Add0~7_cout\))) # (!\Rect2Hex2|radio\(4) & (\Pared|CENTRO\(6) & !\Pared|Add0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio\(4),
	datab => \Pared|CENTRO\(6),
	datad => VCC,
	cin => \Pared|Add0~7_cout\,
	cout => \Pared|Add0~9_cout\);

-- Location: LCCOMB_X17_Y15_N14
\Pared|OFFSET[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|OFFSET[5]~0_combout\ = (\Pared|CENTRO\(7) & ((\Rect2Hex2|radio\(5) & (\Pared|Add0~9_cout\ & VCC)) # (!\Rect2Hex2|radio\(5) & (!\Pared|Add0~9_cout\)))) # (!\Pared|CENTRO\(7) & ((\Rect2Hex2|radio\(5) & (!\Pared|Add0~9_cout\)) # (!\Rect2Hex2|radio\(5) 
-- & ((\Pared|Add0~9_cout\) # (GND)))))
-- \Pared|OFFSET[5]~1\ = CARRY((\Pared|CENTRO\(7) & (!\Rect2Hex2|radio\(5) & !\Pared|Add0~9_cout\)) # (!\Pared|CENTRO\(7) & ((!\Pared|Add0~9_cout\) # (!\Rect2Hex2|radio\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(7),
	datab => \Rect2Hex2|radio\(5),
	datad => VCC,
	cin => \Pared|Add0~9_cout\,
	combout => \Pared|OFFSET[5]~0_combout\,
	cout => \Pared|OFFSET[5]~1\);

-- Location: LCCOMB_X17_Y15_N16
\Pared|OFFSET[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|OFFSET[6]~2_combout\ = ((\Rect2Hex2|radio\(6) $ (\Pared|CENTRO\(8) $ (!\Pared|OFFSET[5]~1\)))) # (GND)
-- \Pared|OFFSET[6]~3\ = CARRY((\Rect2Hex2|radio\(6) & ((\Pared|CENTRO\(8)) # (!\Pared|OFFSET[5]~1\))) # (!\Rect2Hex2|radio\(6) & (\Pared|CENTRO\(8) & !\Pared|OFFSET[5]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio\(6),
	datab => \Pared|CENTRO\(8),
	datad => VCC,
	cin => \Pared|OFFSET[5]~1\,
	combout => \Pared|OFFSET[6]~2_combout\,
	cout => \Pared|OFFSET[6]~3\);

-- Location: LCCOMB_X17_Y15_N18
\Pared|OFFSET[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|OFFSET[7]~4_combout\ = (\Rect2Hex2|radio\(7) & ((\Pared|CENTRO\(9) & (\Pared|OFFSET[6]~3\ & VCC)) # (!\Pared|CENTRO\(9) & (!\Pared|OFFSET[6]~3\)))) # (!\Rect2Hex2|radio\(7) & ((\Pared|CENTRO\(9) & (!\Pared|OFFSET[6]~3\)) # (!\Pared|CENTRO\(9) & 
-- ((\Pared|OFFSET[6]~3\) # (GND)))))
-- \Pared|OFFSET[7]~5\ = CARRY((\Rect2Hex2|radio\(7) & (!\Pared|CENTRO\(9) & !\Pared|OFFSET[6]~3\)) # (!\Rect2Hex2|radio\(7) & ((!\Pared|OFFSET[6]~3\) # (!\Pared|CENTRO\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio\(7),
	datab => \Pared|CENTRO\(9),
	datad => VCC,
	cin => \Pared|OFFSET[6]~3\,
	combout => \Pared|OFFSET[7]~4_combout\,
	cout => \Pared|OFFSET[7]~5\);

-- Location: LCCOMB_X17_Y15_N20
\Pared|OFFSET[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|OFFSET[8]~6_combout\ = ((\Rect2Hex2|radio\(8) $ (\Pared|CENTRO\(10) $ (!\Pared|OFFSET[7]~5\)))) # (GND)
-- \Pared|OFFSET[8]~7\ = CARRY((\Rect2Hex2|radio\(8) & ((\Pared|CENTRO\(10)) # (!\Pared|OFFSET[7]~5\))) # (!\Rect2Hex2|radio\(8) & (\Pared|CENTRO\(10) & !\Pared|OFFSET[7]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|radio\(8),
	datab => \Pared|CENTRO\(10),
	datad => VCC,
	cin => \Pared|OFFSET[7]~5\,
	combout => \Pared|OFFSET[8]~6_combout\,
	cout => \Pared|OFFSET[8]~7\);

-- Location: LCCOMB_X12_Y15_N4
\Pared|Mux17~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~56_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[10][2]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[2][2]~q\,
	datac => \Pared|PAREDES_A[10][2]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux17~56_combout\);

-- Location: LCCOMB_X12_Y16_N24
\Pared|Mux17~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~57_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux17~56_combout\ & (\Pared|PAREDES_A[14][2]~q\)) # (!\Pared|Mux17~56_combout\ & ((\Pared|PAREDES_A[6][2]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux17~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[14][2]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[6][2]~q\,
	datad => \Pared|Mux17~56_combout\,
	combout => \Pared|Mux17~57_combout\);

-- Location: LCCOMB_X17_Y15_N22
\Pared|OFFSET[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|OFFSET[9]~8_combout\ = (\Pared|CENTRO\(11) & ((\Rect2Hex2|radio\(9) & (\Pared|OFFSET[8]~7\ & VCC)) # (!\Rect2Hex2|radio\(9) & (!\Pared|OFFSET[8]~7\)))) # (!\Pared|CENTRO\(11) & ((\Rect2Hex2|radio\(9) & (!\Pared|OFFSET[8]~7\)) # 
-- (!\Rect2Hex2|radio\(9) & ((\Pared|OFFSET[8]~7\) # (GND)))))
-- \Pared|OFFSET[9]~9\ = CARRY((\Pared|CENTRO\(11) & (!\Rect2Hex2|radio\(9) & !\Pared|OFFSET[8]~7\)) # (!\Pared|CENTRO\(11) & ((!\Pared|OFFSET[8]~7\) # (!\Rect2Hex2|radio\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(11),
	datab => \Rect2Hex2|radio\(9),
	datad => VCC,
	cin => \Pared|OFFSET[8]~7\,
	combout => \Pared|OFFSET[9]~8_combout\,
	cout => \Pared|OFFSET[9]~9\);

-- Location: LCCOMB_X17_Y15_N24
\Pared|OFFSET[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|OFFSET[10]~10_combout\ = (\Pared|CENTRO\(12) & (\Pared|OFFSET[9]~9\ $ (GND))) # (!\Pared|CENTRO\(12) & (!\Pared|OFFSET[9]~9\ & VCC))
-- \Pared|OFFSET[10]~11\ = CARRY((\Pared|CENTRO\(12) & !\Pared|OFFSET[9]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|CENTRO\(12),
	datad => VCC,
	cin => \Pared|OFFSET[9]~9\,
	combout => \Pared|OFFSET[10]~10_combout\,
	cout => \Pared|OFFSET[10]~11\);

-- Location: LCCOMB_X13_Y13_N24
\Pared|Mux17~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~54_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[42][2]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[34][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[34][2]~q\,
	datad => \Pared|PAREDES_A[42][2]~q\,
	combout => \Pared|Mux17~54_combout\);

-- Location: LCCOMB_X13_Y13_N10
\Pared|Mux17~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~55_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux17~54_combout\ & ((\Pared|PAREDES_A[46][2]~q\))) # (!\Pared|Mux17~54_combout\ & (\Pared|PAREDES_A[38][2]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux17~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[38][2]~q\,
	datac => \Pared|PAREDES_A[46][2]~q\,
	datad => \Pared|Mux17~54_combout\,
	combout => \Pared|Mux17~55_combout\);

-- Location: LCCOMB_X11_Y17_N30
\Pared|Mux17~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~58_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~55_combout\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|Mux17~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~57_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux17~55_combout\,
	combout => \Pared|Mux17~58_combout\);

-- Location: LCCOMB_X17_Y11_N16
\Pared|Mux17~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~59_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[54][2]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[50][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[50][2]~q\,
	datad => \Pared|PAREDES_A[54][2]~q\,
	combout => \Pared|Mux17~59_combout\);

-- Location: LCCOMB_X17_Y14_N2
\Pared|Mux17~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~60_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux17~59_combout\ & ((\Pared|PAREDES_A[62][2]~q\))) # (!\Pared|Mux17~59_combout\ & (\Pared|PAREDES_A[58][2]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux17~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[58][2]~q\,
	datac => \Pared|PAREDES_A[62][2]~q\,
	datad => \Pared|Mux17~59_combout\,
	combout => \Pared|Mux17~60_combout\);

-- Location: LCCOMB_X13_Y11_N16
\Pared|Mux17~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~52_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[22][2]~q\) # (\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[18][2]~q\ & ((!\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[18][2]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[22][2]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux17~52_combout\);

-- Location: LCCOMB_X14_Y11_N30
\Pared|Mux17~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~53_combout\ = (\Pared|Mux17~52_combout\ & (((\Pared|PAREDES_A[30][2]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux17~52_combout\ & (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~52_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[30][2]~q\,
	datad => \Pared|PAREDES_A[26][2]~q\,
	combout => \Pared|Mux17~53_combout\);

-- Location: LCCOMB_X11_Y17_N0
\Pared|Mux17~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~61_combout\ = (\Pared|Mux17~58_combout\ & (((\Pared|Mux17~60_combout\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux17~58_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux17~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~58_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux17~60_combout\,
	datad => \Pared|Mux17~53_combout\,
	combout => \Pared|Mux17~61_combout\);

-- Location: LCCOMB_X12_Y17_N16
\Pared|Mux17~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~64_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[40][2]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[8][2]~q\,
	datad => \Pared|PAREDES_A[40][2]~q\,
	combout => \Pared|Mux17~64_combout\);

-- Location: LCCOMB_X16_Y16_N8
\Pared|Mux17~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~65_combout\ = (\Pared|Mux17~64_combout\ & (((\Pared|PAREDES_A[56][2]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux17~64_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[24][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~64_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[56][2]~q\,
	datad => \Pared|PAREDES_A[24][2]~q\,
	combout => \Pared|Mux17~65_combout\);

-- Location: LCCOMB_X14_Y16_N4
\Pared|Mux17~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~66_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[32][2]~q\)) # (!\Pared|OFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[32][2]~q\,
	datad => \Pared|PAREDES_A[0][2]~q\,
	combout => \Pared|Mux17~66_combout\);

-- Location: LCCOMB_X11_Y17_N16
\Pared|Mux17~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~67_combout\ = (\Pared|Mux17~66_combout\ & (((\Pared|PAREDES_A[48][2]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux17~66_combout\ & (\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~66_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[16][2]~q\,
	datad => \Pared|PAREDES_A[48][2]~q\,
	combout => \Pared|Mux17~67_combout\);

-- Location: LCCOMB_X11_Y17_N10
\Pared|Mux17~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~68_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|Mux17~65_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux17~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux17~65_combout\,
	datad => \Pared|Mux17~67_combout\,
	combout => \Pared|Mux17~68_combout\);

-- Location: LCCOMB_X12_Y17_N20
\Pared|Mux17~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~69_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[28][2]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[28][2]~q\,
	datad => \Pared|PAREDES_A[12][2]~q\,
	combout => \Pared|Mux17~69_combout\);

-- Location: LCCOMB_X18_Y18_N26
\Pared|Mux17~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~70_combout\ = (\Pared|Mux17~69_combout\ & (((\Pared|PAREDES_A[60][2]~q\) # (!\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|Mux17~69_combout\ & (\Pared|PAREDES_A[44][2]~q\ & (\Pared|OFFSET[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[44][2]~q\,
	datab => \Pared|Mux17~69_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[60][2]~q\,
	combout => \Pared|Mux17~70_combout\);

-- Location: LCCOMB_X13_Y18_N30
\Pared|Mux17~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~62_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[20][2]~q\)) # (!\Pared|OFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[20][2]~q\,
	datac => \Pared|PAREDES_A[4][2]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux17~62_combout\);

-- Location: LCCOMB_X11_Y17_N20
\Pared|Mux17~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~63_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~62_combout\ & ((\Pared|PAREDES_A[52][2]~q\))) # (!\Pared|Mux17~62_combout\ & (\Pared|PAREDES_A[36][2]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux17~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[36][2]~q\,
	datab => \Pared|PAREDES_A[52][2]~q\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux17~62_combout\,
	combout => \Pared|Mux17~63_combout\);

-- Location: LCCOMB_X11_Y17_N12
\Pared|Mux17~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~71_combout\ = (\Pared|Mux17~68_combout\ & (((\Pared|Mux17~70_combout\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux17~68_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux17~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~68_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux17~70_combout\,
	datad => \Pared|Mux17~63_combout\,
	combout => \Pared|Mux17~71_combout\);

-- Location: LCCOMB_X11_Y17_N6
\Pared|Mux17~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~72_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux17~61_combout\) # ((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((!\Pared|OFFSET[5]~0_combout\ & \Pared|Mux17~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux17~61_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux17~71_combout\,
	combout => \Pared|Mux17~72_combout\);

-- Location: LCCOMB_X13_Y17_N28
\Pared|Mux17~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~73_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[39][2]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[7][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[7][2]~q\,
	datad => \Pared|PAREDES_A[39][2]~q\,
	combout => \Pared|Mux17~73_combout\);

-- Location: LCCOMB_X18_Y17_N14
\Pared|Mux17~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~74_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux17~73_combout\ & ((\Pared|PAREDES_A[55][2]~q\))) # (!\Pared|Mux17~73_combout\ & (\Pared|PAREDES_A[23][2]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux17~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux17~73_combout\,
	datac => \Pared|PAREDES_A[23][2]~q\,
	datad => \Pared|PAREDES_A[55][2]~q\,
	combout => \Pared|Mux17~74_combout\);

-- Location: LCCOMB_X14_Y8_N18
\Pared|Mux17~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~77_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[19][2]~q\) # ((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((!\Pared|OFFSET[10]~10_combout\ & \Pared|PAREDES_A[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[19][2]~q\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[3][2]~q\,
	combout => \Pared|Mux17~77_combout\);

-- Location: LCCOMB_X14_Y8_N20
\Pared|Mux17~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~78_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~77_combout\ & ((\Pared|PAREDES_A[51][2]~q\))) # (!\Pared|Mux17~77_combout\ & (\Pared|PAREDES_A[35][2]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux17~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[35][2]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[51][2]~q\,
	datad => \Pared|Mux17~77_combout\,
	combout => \Pared|Mux17~78_combout\);

-- Location: LCCOMB_X18_Y12_N22
\Pared|Mux17~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~75_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[27][2]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[11][2]~q\,
	datad => \Pared|PAREDES_A[27][2]~q\,
	combout => \Pared|Mux17~75_combout\);

-- Location: LCCOMB_X18_Y12_N16
\Pared|Mux17~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~76_combout\ = (\Pared|Mux17~75_combout\ & (((\Pared|PAREDES_A[59][2]~q\) # (!\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|Mux17~75_combout\ & (\Pared|PAREDES_A[43][2]~q\ & ((\Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~75_combout\,
	datab => \Pared|PAREDES_A[43][2]~q\,
	datac => \Pared|PAREDES_A[59][2]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux17~76_combout\);

-- Location: LCCOMB_X17_Y11_N4
\Pared|Mux17~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~79_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\) # (\Pared|Mux17~76_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux17~78_combout\ & (!\Pared|OFFSET[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~78_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|OFFSET[7]~4_combout\,
	datad => \Pared|Mux17~76_combout\,
	combout => \Pared|Mux17~79_combout\);

-- Location: LCCOMB_X17_Y17_N16
\Pared|Mux17~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~80_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[47][2]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[15][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[15][2]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[47][2]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux17~80_combout\);

-- Location: LCCOMB_X18_Y17_N10
\Pared|Mux17~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~81_combout\ = (\Pared|Mux17~80_combout\ & ((\Pared|PAREDES_A[63][2]~q\) # ((!\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|Mux17~80_combout\ & (((\Pared|PAREDES_A[31][2]~q\ & \Pared|OFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~80_combout\,
	datab => \Pared|PAREDES_A[63][2]~q\,
	datac => \Pared|PAREDES_A[31][2]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux17~81_combout\);

-- Location: LCCOMB_X16_Y17_N24
\Pared|Mux17~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~82_combout\ = (\Pared|Mux17~79_combout\ & (((\Pared|Mux17~81_combout\) # (!\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|Mux17~79_combout\ & (\Pared|Mux17~74_combout\ & (\Pared|OFFSET[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~74_combout\,
	datab => \Pared|Mux17~79_combout\,
	datac => \Pared|OFFSET[7]~4_combout\,
	datad => \Pared|Mux17~81_combout\,
	combout => \Pared|Mux17~82_combout\);

-- Location: LCCOMB_X14_Y10_N8
\Pared|Mux17~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~46_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[33][2]~q\)) # (!\Pared|OFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[33][2]~q\,
	datad => \Pared|PAREDES_A[1][2]~q\,
	combout => \Pared|Mux17~46_combout\);

-- Location: LCCOMB_X16_Y9_N22
\Pared|Mux17~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~47_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux17~46_combout\ & ((\Pared|PAREDES_A[49][2]~q\))) # (!\Pared|Mux17~46_combout\ & (\Pared|PAREDES_A[17][2]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux17~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[17][2]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[49][2]~q\,
	datad => \Pared|Mux17~46_combout\,
	combout => \Pared|Mux17~47_combout\);

-- Location: LCCOMB_X12_Y14_N18
\Pared|Mux17~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~44_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[21][2]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (!\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[5][2]~q\,
	datad => \Pared|PAREDES_A[21][2]~q\,
	combout => \Pared|Mux17~44_combout\);

-- Location: LCCOMB_X16_Y9_N12
\Pared|Mux17~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~45_combout\ = (\Pared|Mux17~44_combout\ & (((\Pared|PAREDES_A[53][2]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux17~44_combout\ & (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[37][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~44_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[53][2]~q\,
	datad => \Pared|PAREDES_A[37][2]~q\,
	combout => \Pared|Mux17~45_combout\);

-- Location: LCCOMB_X16_Y9_N16
\Pared|Mux17~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~48_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\) # (\Pared|Mux17~45_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux17~47_combout\ & (!\Pared|OFFSET[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~47_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux17~45_combout\,
	combout => \Pared|Mux17~48_combout\);

-- Location: LCCOMB_X17_Y13_N8
\Pared|Mux17~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~49_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\) # (\Pared|PAREDES_A[29][2]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[13][2]~q\ & (!\Pared|OFFSET[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[13][2]~q\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|PAREDES_A[29][2]~q\,
	combout => \Pared|Mux17~49_combout\);

-- Location: LCCOMB_X18_Y13_N8
\Pared|Mux17~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~50_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~49_combout\ & (\Pared|PAREDES_A[61][2]~q\)) # (!\Pared|Mux17~49_combout\ & ((\Pared|PAREDES_A[45][2]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux17~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[61][2]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[45][2]~q\,
	datad => \Pared|Mux17~49_combout\,
	combout => \Pared|Mux17~50_combout\);

-- Location: LCCOMB_X14_Y7_N28
\Pared|Mux17~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~42_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[41][2]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[9][2]~q\,
	datad => \Pared|PAREDES_A[41][2]~q\,
	combout => \Pared|Mux17~42_combout\);

-- Location: LCCOMB_X11_Y15_N20
\Pared|Mux17~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~43_combout\ = (\Pared|Mux17~42_combout\ & ((\Pared|PAREDES_A[57][2]~q\) # ((!\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|Mux17~42_combout\ & (((\Pared|PAREDES_A[25][2]~q\ & \Pared|OFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~42_combout\,
	datab => \Pared|PAREDES_A[57][2]~q\,
	datac => \Pared|PAREDES_A[25][2]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux17~43_combout\);

-- Location: LCCOMB_X11_Y17_N28
\Pared|Mux17~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~51_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux17~48_combout\ & (\Pared|Mux17~50_combout\)) # (!\Pared|Mux17~48_combout\ & ((\Pared|Mux17~43_combout\))))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux17~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux17~48_combout\,
	datac => \Pared|Mux17~50_combout\,
	datad => \Pared|Mux17~43_combout\,
	combout => \Pared|Mux17~51_combout\);

-- Location: LCCOMB_X11_Y17_N8
\Pared|Mux17~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~83_combout\ = (\Pared|Mux17~72_combout\ & ((\Pared|Mux17~82_combout\) # ((!\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|Mux17~72_combout\ & (((\Pared|OFFSET[5]~0_combout\ & \Pared|Mux17~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~72_combout\,
	datab => \Pared|Mux17~82_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux17~51_combout\,
	combout => \Pared|Mux17~83_combout\);

-- Location: LCCOMB_X17_Y15_N26
\Pared|OFFSET[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|OFFSET[11]~12_combout\ = \Pared|CENTRO\(13) $ (\Pared|OFFSET[10]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Pared|CENTRO\(13),
	cin => \Pared|OFFSET[10]~11\,
	combout => \Pared|OFFSET[11]~12_combout\);

-- Location: LCCOMB_X22_Y7_N0
\Pared|Mux18~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~31_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[121][1]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[120][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[120][1]~q\,
	datad => \Pared|PAREDES_A[121][1]~q\,
	combout => \Pared|Mux18~31_combout\);

-- Location: LCCOMB_X22_Y8_N2
\Pared|Mux18~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~32_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux18~31_combout\ & (\Pared|PAREDES_A[123][1]~q\)) # (!\Pared|Mux18~31_combout\ & ((\Pared|PAREDES_A[122][1]~q\))))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux18~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[123][1]~q\,
	datac => \Pared|PAREDES_A[122][1]~q\,
	datad => \Pared|Mux18~31_combout\,
	combout => \Pared|Mux18~32_combout\);

-- Location: LCCOMB_X28_Y9_N18
\Pared|Mux18~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~38_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[126][1]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[124][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[124][1]~q\,
	datad => \Pared|PAREDES_A[126][1]~q\,
	combout => \Pared|Mux18~38_combout\);

-- Location: LCCOMB_X26_Y6_N16
\Pared|Mux18~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~39_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~38_combout\ & (\Pared|PAREDES_A[127][1]~q\)) # (!\Pared|Mux18~38_combout\ & ((\Pared|PAREDES_A[125][1]~q\))))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux18~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux18~38_combout\,
	datac => \Pared|PAREDES_A[127][1]~q\,
	datad => \Pared|PAREDES_A[125][1]~q\,
	combout => \Pared|Mux18~39_combout\);

-- Location: LCCOMB_X18_Y9_N10
\Pared|Mux18~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~35_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[113][1]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[112][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[112][1]~q\,
	datad => \Pared|PAREDES_A[113][1]~q\,
	combout => \Pared|Mux18~35_combout\);

-- Location: LCCOMB_X19_Y8_N0
\Pared|Mux18~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~36_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux18~35_combout\ & ((\Pared|PAREDES_A[115][1]~q\))) # (!\Pared|Mux18~35_combout\ & (\Pared|PAREDES_A[114][1]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux18~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[114][1]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[115][1]~q\,
	datad => \Pared|Mux18~35_combout\,
	combout => \Pared|Mux18~36_combout\);

-- Location: LCCOMB_X18_Y10_N8
\Pared|Mux18~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~33_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[118][1]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[116][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[116][1]~q\,
	datad => \Pared|PAREDES_A[118][1]~q\,
	combout => \Pared|Mux18~33_combout\);

-- Location: LCCOMB_X22_Y10_N10
\Pared|Mux18~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~34_combout\ = (\Pared|Mux18~33_combout\ & (((\Pared|PAREDES_A[119][1]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux18~33_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[117][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~33_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[119][1]~q\,
	datad => \Pared|PAREDES_A[117][1]~q\,
	combout => \Pared|Mux18~34_combout\);

-- Location: LCCOMB_X23_Y10_N0
\Pared|Mux18~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~37_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\) # (\Pared|Mux18~34_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux18~36_combout\ & (!\Pared|OFFSET[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~36_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux18~34_combout\,
	combout => \Pared|Mux18~37_combout\);

-- Location: LCCOMB_X23_Y10_N26
\Pared|Mux18~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~40_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux18~37_combout\ & ((\Pared|Mux18~39_combout\))) # (!\Pared|Mux18~37_combout\ & (\Pared|Mux18~32_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux18~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux18~32_combout\,
	datac => \Pared|Mux18~39_combout\,
	datad => \Pared|Mux18~37_combout\,
	combout => \Pared|Mux18~40_combout\);

-- Location: LCCOMB_X21_Y9_N18
\Pared|Mux18~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~24_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[68][1]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[64][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[64][1]~q\,
	datad => \Pared|PAREDES_A[68][1]~q\,
	combout => \Pared|Mux18~24_combout\);

-- Location: LCCOMB_X26_Y9_N2
\Pared|Mux18~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~25_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux18~24_combout\ & (\Pared|PAREDES_A[76][1]~q\)) # (!\Pared|Mux18~24_combout\ & ((\Pared|PAREDES_A[72][1]~q\))))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux18~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux18~24_combout\,
	datac => \Pared|PAREDES_A[76][1]~q\,
	datad => \Pared|PAREDES_A[72][1]~q\,
	combout => \Pared|Mux18~25_combout\);

-- Location: LCCOMB_X22_Y6_N26
\Pared|Mux18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~22_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[70][1]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[66][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[66][1]~q\,
	datad => \Pared|PAREDES_A[70][1]~q\,
	combout => \Pared|Mux18~22_combout\);

-- Location: LCCOMB_X26_Y9_N24
\Pared|Mux18~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~23_combout\ = (\Pared|Mux18~22_combout\ & (((\Pared|PAREDES_A[78][1]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux18~22_combout\ & (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[74][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~22_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[78][1]~q\,
	datad => \Pared|PAREDES_A[74][1]~q\,
	combout => \Pared|Mux18~23_combout\);

-- Location: LCCOMB_X26_Y9_N12
\Pared|Mux18~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~26_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\) # (\Pared|Mux18~23_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux18~25_combout\ & (!\Pared|OFFSET[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux18~25_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux18~23_combout\,
	combout => \Pared|Mux18~26_combout\);

-- Location: LCCOMB_X21_Y8_N8
\Pared|Mux18~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~27_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[75][1]~q\)) # (!\Pared|OFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[67][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[75][1]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[67][1]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux18~27_combout\);

-- Location: LCCOMB_X25_Y6_N2
\Pared|Mux18~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~28_combout\ = (\Pared|Mux18~27_combout\ & (((\Pared|PAREDES_A[79][1]~q\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux18~27_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[71][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~27_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[79][1]~q\,
	datad => \Pared|PAREDES_A[71][1]~q\,
	combout => \Pared|Mux18~28_combout\);

-- Location: LCCOMB_X23_Y9_N2
\Pared|Mux18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~20_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[73][1]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[65][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[65][1]~q\,
	datad => \Pared|PAREDES_A[73][1]~q\,
	combout => \Pared|Mux18~20_combout\);

-- Location: LCCOMB_X29_Y10_N24
\Pared|Mux18~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~21_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux18~20_combout\ & (\Pared|PAREDES_A[77][1]~q\)) # (!\Pared|Mux18~20_combout\ & ((\Pared|PAREDES_A[69][1]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[77][1]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[69][1]~q\,
	datad => \Pared|Mux18~20_combout\,
	combout => \Pared|Mux18~21_combout\);

-- Location: LCCOMB_X23_Y10_N12
\Pared|Mux18~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~29_combout\ = (\Pared|Mux18~26_combout\ & (((\Pared|Mux18~28_combout\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux18~26_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~26_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|Mux18~28_combout\,
	datad => \Pared|Mux18~21_combout\,
	combout => \Pared|Mux18~29_combout\);

-- Location: LCCOMB_X23_Y9_N0
\Pared|Mux18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~10_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[105][1]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[97][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[97][1]~q\,
	datad => \Pared|PAREDES_A[105][1]~q\,
	combout => \Pared|Mux18~10_combout\);

-- Location: LCCOMB_X22_Y11_N18
\Pared|Mux18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~11_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux18~10_combout\ & (\Pared|PAREDES_A[109][1]~q\)) # (!\Pared|Mux18~10_combout\ & ((\Pared|PAREDES_A[101][1]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[109][1]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[101][1]~q\,
	datad => \Pared|Mux18~10_combout\,
	combout => \Pared|Mux18~11_combout\);

-- Location: LCCOMB_X19_Y9_N26
\Pared|Mux18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~14_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[100][1]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[96][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[96][1]~q\,
	datad => \Pared|PAREDES_A[100][1]~q\,
	combout => \Pared|Mux18~14_combout\);

-- Location: LCCOMB_X26_Y7_N26
\Pared|Mux18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~15_combout\ = (\Pared|Mux18~14_combout\ & (((\Pared|PAREDES_A[108][1]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux18~14_combout\ & (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[104][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~14_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[108][1]~q\,
	datad => \Pared|PAREDES_A[104][1]~q\,
	combout => \Pared|Mux18~15_combout\);

-- Location: LCCOMB_X21_Y6_N10
\Pared|Mux18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~12_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[102][1]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[98][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[98][1]~q\,
	datad => \Pared|PAREDES_A[102][1]~q\,
	combout => \Pared|Mux18~12_combout\);

-- Location: LCCOMB_X26_Y7_N24
\Pared|Mux18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~13_combout\ = (\Pared|Mux18~12_combout\ & (((\Pared|PAREDES_A[110][1]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux18~12_combout\ & (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[106][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~12_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[110][1]~q\,
	datad => \Pared|PAREDES_A[106][1]~q\,
	combout => \Pared|Mux18~13_combout\);

-- Location: LCCOMB_X26_Y7_N20
\Pared|Mux18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~16_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux18~13_combout\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|Mux18~15_combout\,
	datad => \Pared|Mux18~13_combout\,
	combout => \Pared|Mux18~16_combout\);

-- Location: LCCOMB_X23_Y5_N10
\Pared|Mux18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~17_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[107][1]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[99][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[99][1]~q\,
	datad => \Pared|PAREDES_A[107][1]~q\,
	combout => \Pared|Mux18~17_combout\);

-- Location: LCCOMB_X23_Y6_N10
\Pared|Mux18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~18_combout\ = (\Pared|Mux18~17_combout\ & (((\Pared|PAREDES_A[111][1]~q\) # (!\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|Mux18~17_combout\ & (\Pared|PAREDES_A[103][1]~q\ & ((\Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[103][1]~q\,
	datab => \Pared|Mux18~17_combout\,
	datac => \Pared|PAREDES_A[111][1]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux18~18_combout\);

-- Location: LCCOMB_X23_Y10_N10
\Pared|Mux18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~19_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~16_combout\ & ((\Pared|Mux18~18_combout\))) # (!\Pared|Mux18~16_combout\ & (\Pared|Mux18~11_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~11_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|Mux18~16_combout\,
	datad => \Pared|Mux18~18_combout\,
	combout => \Pared|Mux18~19_combout\);

-- Location: LCCOMB_X23_Y10_N22
\Pared|Mux18~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~30_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux18~19_combout\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|Mux18~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~29_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux18~19_combout\,
	combout => \Pared|Mux18~30_combout\);

-- Location: LCCOMB_X22_Y9_N24
\Pared|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~2_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[89][1]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[81][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[81][1]~q\,
	datad => \Pared|PAREDES_A[89][1]~q\,
	combout => \Pared|Mux18~2_combout\);

-- Location: LCCOMB_X29_Y8_N16
\Pared|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~3_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux18~2_combout\ & (\Pared|PAREDES_A[93][1]~q\)) # (!\Pared|Mux18~2_combout\ & ((\Pared|PAREDES_A[85][1]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux18~2_combout\,
	datac => \Pared|PAREDES_A[93][1]~q\,
	datad => \Pared|PAREDES_A[85][1]~q\,
	combout => \Pared|Mux18~3_combout\);

-- Location: LCCOMB_X17_Y9_N18
\Pared|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~4_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[84][1]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[80][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[80][1]~q\,
	datad => \Pared|PAREDES_A[84][1]~q\,
	combout => \Pared|Mux18~4_combout\);

-- Location: LCCOMB_X26_Y8_N0
\Pared|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~5_combout\ = (\Pared|Mux18~4_combout\ & (((\Pared|PAREDES_A[92][1]~q\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux18~4_combout\ & (\Pared|PAREDES_A[88][1]~q\ & ((\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~4_combout\,
	datab => \Pared|PAREDES_A[88][1]~q\,
	datac => \Pared|PAREDES_A[92][1]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux18~5_combout\);

-- Location: LCCOMB_X26_Y8_N26
\Pared|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~6_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux18~3_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~3_combout\,
	datab => \Pared|Mux18~5_combout\,
	datac => \Pared|OFFSET[6]~2_combout\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux18~6_combout\);

-- Location: LCCOMB_X21_Y11_N18
\Pared|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~0_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[86][1]~q\) # ((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[82][1]~q\ & !\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[86][1]~q\,
	datac => \Pared|PAREDES_A[82][1]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux18~0_combout\);

-- Location: LCCOMB_X25_Y7_N24
\Pared|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~1_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux18~0_combout\ & (\Pared|PAREDES_A[94][1]~q\)) # (!\Pared|Mux18~0_combout\ & ((\Pared|PAREDES_A[90][1]~q\))))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[94][1]~q\,
	datac => \Pared|PAREDES_A[90][1]~q\,
	datad => \Pared|Mux18~0_combout\,
	combout => \Pared|Mux18~1_combout\);

-- Location: LCCOMB_X22_Y8_N0
\Pared|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~7_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[91][1]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[83][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[83][1]~q\,
	datad => \Pared|PAREDES_A[91][1]~q\,
	combout => \Pared|Mux18~7_combout\);

-- Location: LCCOMB_X22_Y10_N8
\Pared|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~8_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux18~7_combout\ & (\Pared|PAREDES_A[95][1]~q\)) # (!\Pared|Mux18~7_combout\ & ((\Pared|PAREDES_A[87][1]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[95][1]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[87][1]~q\,
	datad => \Pared|Mux18~7_combout\,
	combout => \Pared|Mux18~8_combout\);

-- Location: LCCOMB_X23_Y10_N24
\Pared|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~9_combout\ = (\Pared|Mux18~6_combout\ & (((\Pared|Mux18~8_combout\) # (!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux18~6_combout\ & (\Pared|Mux18~1_combout\ & (\Pared|OFFSET[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~6_combout\,
	datab => \Pared|Mux18~1_combout\,
	datac => \Pared|OFFSET[6]~2_combout\,
	datad => \Pared|Mux18~8_combout\,
	combout => \Pared|Mux18~9_combout\);

-- Location: LCCOMB_X23_Y10_N28
\Pared|Mux18~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~41_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux18~30_combout\ & (\Pared|Mux18~40_combout\)) # (!\Pared|Mux18~30_combout\ & ((\Pared|Mux18~9_combout\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux18~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~40_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux18~30_combout\,
	datad => \Pared|Mux18~9_combout\,
	combout => \Pared|Mux18~41_combout\);

-- Location: LCCOMB_X12_Y13_N8
\Pared|Mux18~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~73_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[46][1]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[14][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[14][1]~q\,
	datad => \Pared|PAREDES_A[46][1]~q\,
	combout => \Pared|Mux18~73_combout\);

-- Location: LCCOMB_X10_Y10_N24
\Pared|Mux18~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~74_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux18~73_combout\ & (\Pared|PAREDES_A[62][1]~q\)) # (!\Pared|Mux18~73_combout\ & ((\Pared|PAREDES_A[30][1]~q\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux18~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[62][1]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[30][1]~q\,
	datad => \Pared|Mux18~73_combout\,
	combout => \Pared|Mux18~74_combout\);

-- Location: LCCOMB_X17_Y17_N2
\Pared|Mux18~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~80_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[31][1]~q\)) # (!\Pared|OFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[15][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[31][1]~q\,
	datac => \Pared|PAREDES_A[15][1]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux18~80_combout\);

-- Location: LCCOMB_X17_Y17_N0
\Pared|Mux18~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~81_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux18~80_combout\ & (\Pared|PAREDES_A[63][1]~q\)) # (!\Pared|Mux18~80_combout\ & ((\Pared|PAREDES_A[47][1]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux18~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[63][1]~q\,
	datac => \Pared|PAREDES_A[47][1]~q\,
	datad => \Pared|Mux18~80_combout\,
	combout => \Pared|Mux18~81_combout\);

-- Location: LCCOMB_X19_Y14_N10
\Pared|Mux18~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~77_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[44][1]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[12][1]~q\,
	datad => \Pared|PAREDES_A[44][1]~q\,
	combout => \Pared|Mux18~77_combout\);

-- Location: LCCOMB_X16_Y14_N26
\Pared|Mux18~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~78_combout\ = (\Pared|Mux18~77_combout\ & (((\Pared|PAREDES_A[60][1]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux18~77_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[28][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~77_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[60][1]~q\,
	datad => \Pared|PAREDES_A[28][1]~q\,
	combout => \Pared|Mux18~78_combout\);

-- Location: LCCOMB_X17_Y13_N16
\Pared|Mux18~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~75_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[29][1]~q\) # ((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|PAREDES_A[13][1]~q\ & !\Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[29][1]~q\,
	datac => \Pared|PAREDES_A[13][1]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux18~75_combout\);

-- Location: LCCOMB_X17_Y13_N26
\Pared|Mux18~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~76_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux18~75_combout\ & ((\Pared|PAREDES_A[61][1]~q\))) # (!\Pared|Mux18~75_combout\ & (\Pared|PAREDES_A[45][1]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux18~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[45][1]~q\,
	datac => \Pared|PAREDES_A[61][1]~q\,
	datad => \Pared|Mux18~75_combout\,
	combout => \Pared|Mux18~76_combout\);

-- Location: LCCOMB_X10_Y16_N20
\Pared|Mux18~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~79_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux18~76_combout\) # (\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux18~78_combout\ & ((!\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux18~78_combout\,
	datac => \Pared|Mux18~76_combout\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux18~79_combout\);

-- Location: LCCOMB_X10_Y16_N6
\Pared|Mux18~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~82_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux18~79_combout\ & ((\Pared|Mux18~81_combout\))) # (!\Pared|Mux18~79_combout\ & (\Pared|Mux18~74_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux18~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux18~74_combout\,
	datac => \Pared|Mux18~81_combout\,
	datad => \Pared|Mux18~79_combout\,
	combout => \Pared|Mux18~82_combout\);

-- Location: LCCOMB_X13_Y10_N26
\Pared|Mux18~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~46_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[9][1]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[8][1]~q\,
	datad => \Pared|PAREDES_A[9][1]~q\,
	combout => \Pared|Mux18~46_combout\);

-- Location: LCCOMB_X12_Y12_N10
\Pared|Mux18~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~47_combout\ = (\Pared|Mux18~46_combout\ & (((\Pared|PAREDES_A[11][1]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux18~46_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~46_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[11][1]~q\,
	datad => \Pared|PAREDES_A[10][1]~q\,
	combout => \Pared|Mux18~47_combout\);

-- Location: LCCOMB_X12_Y8_N8
\Pared|Mux18~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~44_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[26][1]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[24][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[24][1]~q\,
	datad => \Pared|PAREDES_A[26][1]~q\,
	combout => \Pared|Mux18~44_combout\);

-- Location: LCCOMB_X14_Y8_N8
\Pared|Mux18~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~45_combout\ = (\Pared|Mux18~44_combout\ & (((\Pared|PAREDES_A[27][1]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux18~44_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[25][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~44_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[27][1]~q\,
	datad => \Pared|PAREDES_A[25][1]~q\,
	combout => \Pared|Mux18~45_combout\);

-- Location: LCCOMB_X14_Y8_N26
\Pared|Mux18~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~48_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux18~45_combout\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|Mux18~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~47_combout\,
	datab => \Pared|Mux18~45_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux18~48_combout\);

-- Location: LCCOMB_X18_Y14_N16
\Pared|Mux18~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~49_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[58][1]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[56][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[56][1]~q\,
	datad => \Pared|PAREDES_A[58][1]~q\,
	combout => \Pared|Mux18~49_combout\);

-- Location: LCCOMB_X19_Y12_N0
\Pared|Mux18~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~50_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~49_combout\ & (\Pared|PAREDES_A[59][1]~q\)) # (!\Pared|Mux18~49_combout\ & ((\Pared|PAREDES_A[57][1]~q\))))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux18~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[59][1]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[57][1]~q\,
	datad => \Pared|Mux18~49_combout\,
	combout => \Pared|Mux18~50_combout\);

-- Location: LCCOMB_X13_Y10_N8
\Pared|Mux18~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~42_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[41][1]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[40][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[40][1]~q\,
	datad => \Pared|PAREDES_A[41][1]~q\,
	combout => \Pared|Mux18~42_combout\);

-- Location: LCCOMB_X13_Y12_N24
\Pared|Mux18~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~43_combout\ = (\Pared|Mux18~42_combout\ & (((\Pared|PAREDES_A[43][1]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux18~42_combout\ & (\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[42][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~42_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[42][1]~q\,
	datad => \Pared|PAREDES_A[43][1]~q\,
	combout => \Pared|Mux18~43_combout\);

-- Location: LCCOMB_X10_Y16_N8
\Pared|Mux18~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~51_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux18~48_combout\ & (\Pared|Mux18~50_combout\)) # (!\Pared|Mux18~48_combout\ & ((\Pared|Mux18~43_combout\))))) # (!\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux18~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux18~48_combout\,
	datac => \Pared|Mux18~50_combout\,
	datad => \Pared|Mux18~43_combout\,
	combout => \Pared|Mux18~51_combout\);

-- Location: LCCOMB_X14_Y16_N26
\Pared|Mux18~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~62_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[33][1]~q\) # ((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|PAREDES_A[32][1]~q\ & !\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[33][1]~q\,
	datac => \Pared|PAREDES_A[32][1]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux18~62_combout\);

-- Location: LCCOMB_X13_Y13_N8
\Pared|Mux18~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~63_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux18~62_combout\ & (\Pared|PAREDES_A[35][1]~q\)) # (!\Pared|Mux18~62_combout\ & ((\Pared|PAREDES_A[34][1]~q\))))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux18~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[35][1]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[34][1]~q\,
	datad => \Pared|Mux18~62_combout\,
	combout => \Pared|Mux18~63_combout\);

-- Location: LCCOMB_X16_Y15_N10
\Pared|Mux18~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~64_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[18][1]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[16][1]~q\,
	datad => \Pared|PAREDES_A[18][1]~q\,
	combout => \Pared|Mux18~64_combout\);

-- Location: LCCOMB_X10_Y16_N18
\Pared|Mux18~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~65_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~64_combout\ & (\Pared|PAREDES_A[19][1]~q\)) # (!\Pared|Mux18~64_combout\ & ((\Pared|PAREDES_A[17][1]~q\))))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux18~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux18~64_combout\,
	datac => \Pared|PAREDES_A[19][1]~q\,
	datad => \Pared|PAREDES_A[17][1]~q\,
	combout => \Pared|Mux18~65_combout\);

-- Location: LCCOMB_X13_Y18_N16
\Pared|Mux18~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~66_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[1][1]~q\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[1][1]~q\,
	datac => \Pared|PAREDES_A[0][1]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux18~66_combout\);

-- Location: LCCOMB_X10_Y16_N12
\Pared|Mux18~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~67_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux18~66_combout\ & ((\Pared|PAREDES_A[3][1]~q\))) # (!\Pared|Mux18~66_combout\ & (\Pared|PAREDES_A[2][1]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux18~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[2][1]~q\,
	datac => \Pared|PAREDES_A[3][1]~q\,
	datad => \Pared|Mux18~66_combout\,
	combout => \Pared|Mux18~67_combout\);

-- Location: LCCOMB_X10_Y16_N14
\Pared|Mux18~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~68_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux18~65_combout\) # ((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((!\Pared|OFFSET[10]~10_combout\ & \Pared|Mux18~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux18~65_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux18~67_combout\,
	combout => \Pared|Mux18~68_combout\);

-- Location: LCCOMB_X17_Y11_N2
\Pared|Mux18~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~69_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[50][1]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[48][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[48][1]~q\,
	datad => \Pared|PAREDES_A[50][1]~q\,
	combout => \Pared|Mux18~69_combout\);

-- Location: LCCOMB_X17_Y12_N18
\Pared|Mux18~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~70_combout\ = (\Pared|Mux18~69_combout\ & (((\Pared|PAREDES_A[51][1]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux18~69_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[49][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~69_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[51][1]~q\,
	datad => \Pared|PAREDES_A[49][1]~q\,
	combout => \Pared|Mux18~70_combout\);

-- Location: LCCOMB_X10_Y16_N24
\Pared|Mux18~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~71_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux18~68_combout\ & ((\Pared|Mux18~70_combout\))) # (!\Pared|Mux18~68_combout\ & (\Pared|Mux18~63_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux18~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux18~63_combout\,
	datac => \Pared|Mux18~68_combout\,
	datad => \Pared|Mux18~70_combout\,
	combout => \Pared|Mux18~71_combout\);

-- Location: LCCOMB_X16_Y13_N24
\Pared|Mux18~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~59_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[54][1]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[52][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[54][1]~q\,
	datac => \Pared|PAREDES_A[52][1]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux18~59_combout\);

-- Location: LCCOMB_X16_Y13_N26
\Pared|Mux18~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~60_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~59_combout\ & ((\Pared|PAREDES_A[55][1]~q\))) # (!\Pared|Mux18~59_combout\ & (\Pared|PAREDES_A[53][1]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux18~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[53][1]~q\,
	datac => \Pared|PAREDES_A[55][1]~q\,
	datad => \Pared|Mux18~59_combout\,
	combout => \Pared|Mux18~60_combout\);

-- Location: LCCOMB_X13_Y14_N0
\Pared|Mux18~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~52_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[22][1]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[20][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[22][1]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[20][1]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux18~52_combout\);

-- Location: LCCOMB_X13_Y15_N8
\Pared|Mux18~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~53_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux18~52_combout\ & (\Pared|PAREDES_A[23][1]~q\)) # (!\Pared|Mux18~52_combout\ & ((\Pared|PAREDES_A[21][1]~q\))))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux18~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[23][1]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[21][1]~q\,
	datad => \Pared|Mux18~52_combout\,
	combout => \Pared|Mux18~53_combout\);

-- Location: LCCOMB_X14_Y14_N18
\Pared|Mux18~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~54_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[37][1]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[36][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[36][1]~q\,
	datad => \Pared|PAREDES_A[37][1]~q\,
	combout => \Pared|Mux18~54_combout\);

-- Location: LCCOMB_X13_Y17_N8
\Pared|Mux18~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~55_combout\ = (\Pared|Mux18~54_combout\ & (((\Pared|PAREDES_A[39][1]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux18~54_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[38][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~54_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[39][1]~q\,
	datad => \Pared|PAREDES_A[38][1]~q\,
	combout => \Pared|Mux18~55_combout\);

-- Location: LCCOMB_X13_Y14_N2
\Pared|Mux18~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~56_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[5][1]~q\) # ((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|PAREDES_A[4][1]~q\ & !\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[5][1]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[4][1]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux18~56_combout\);

-- Location: LCCOMB_X13_Y17_N18
\Pared|Mux18~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~57_combout\ = (\Pared|Mux18~56_combout\ & (((\Pared|PAREDES_A[7][1]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux18~56_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~56_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[7][1]~q\,
	datad => \Pared|PAREDES_A[6][1]~q\,
	combout => \Pared|Mux18~57_combout\);

-- Location: LCCOMB_X13_Y17_N20
\Pared|Mux18~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~58_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux18~55_combout\) # ((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((!\Pared|OFFSET[9]~8_combout\ & \Pared|Mux18~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux18~55_combout\,
	datac => \Pared|OFFSET[9]~8_combout\,
	datad => \Pared|Mux18~57_combout\,
	combout => \Pared|Mux18~58_combout\);

-- Location: LCCOMB_X13_Y15_N2
\Pared|Mux18~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~61_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux18~58_combout\ & (\Pared|Mux18~60_combout\)) # (!\Pared|Mux18~58_combout\ & ((\Pared|Mux18~53_combout\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux18~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~60_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux18~53_combout\,
	datad => \Pared|Mux18~58_combout\,
	combout => \Pared|Mux18~61_combout\);

-- Location: LCCOMB_X10_Y16_N10
\Pared|Mux18~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~72_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux18~61_combout\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux18~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux18~71_combout\,
	datac => \Pared|Mux18~61_combout\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux18~72_combout\);

-- Location: LCCOMB_X10_Y16_N16
\Pared|Mux18~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~83_combout\ = (\Pared|Mux18~72_combout\ & ((\Pared|Mux18~82_combout\) # ((!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux18~72_combout\ & (((\Pared|Mux18~51_combout\ & \Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~82_combout\,
	datab => \Pared|Mux18~51_combout\,
	datac => \Pared|Mux18~72_combout\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux18~83_combout\);

-- Location: LCCOMB_X18_Y11_N6
\Pared|Mux18~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux18~84_combout\ = (\Pared|OFFSET[11]~12_combout\ & (\Pared|Mux18~41_combout\)) # (!\Pared|OFFSET[11]~12_combout\ & ((\Pared|Mux18~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|OFFSET[11]~12_combout\,
	datac => \Pared|Mux18~41_combout\,
	datad => \Pared|Mux18~83_combout\,
	combout => \Pared|Mux18~84_combout\);

-- Location: LCCOMB_X10_Y13_N28
\Rect2Hex2|cuadrante~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|cuadrante~1_combout\ = (!\Rect2Hex2|LessThan1~12_combout\ & (!\Rect2Hex2|LessThan2~12_combout\ & !\Rect2Hex2|LessThan1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan1~12_combout\,
	datab => \Rect2Hex2|LessThan2~12_combout\,
	datac => \Rect2Hex2|LessThan1~9_combout\,
	combout => \Rect2Hex2|cuadrante~1_combout\);

-- Location: LCCOMB_X11_Y13_N22
\Rect2Hex2|cuadrante~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|cuadrante~2_combout\ = (\Rect2Hex2|cuadrante~1_combout\ & (!\Rect2Hex2|LessThan2~13_combout\ & (!\Rect2Hex2|LessThan2~15_combout\ & !\Rect2Hex2|LessThan2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|cuadrante~1_combout\,
	datab => \Rect2Hex2|LessThan2~13_combout\,
	datac => \Rect2Hex2|LessThan2~15_combout\,
	datad => \Rect2Hex2|LessThan2~10_combout\,
	combout => \Rect2Hex2|cuadrante~2_combout\);

-- Location: LCCOMB_X11_Y13_N16
\Rect2Hex2|cuadrante~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|cuadrante~3_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|cuadrante~2_combout\)) # (!\Rect2Hex2|LessThan0~2_combout\ & (((\Rect2Hex2|LessThan3~18_combout\) # (\Rect2Hex2|LessThan4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|cuadrante~2_combout\,
	datab => \Rect2Hex2|LessThan0~2_combout\,
	datac => \Rect2Hex2|LessThan3~18_combout\,
	datad => \Rect2Hex2|LessThan4~11_combout\,
	combout => \Rect2Hex2|cuadrante~3_combout\);

-- Location: FF_X11_Y13_N17
\Rect2Hex2|cuadrante[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|cuadrante~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|cuadrante\(0));

-- Location: LCCOMB_X9_Y10_N8
\Rect2Hex2|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|LessThan1~13_combout\ = (\Rect2Hex2|LessThan1~12_combout\) # (\Rect2Hex2|LessThan1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|LessThan1~12_combout\,
	datac => \Rect2Hex2|LessThan1~9_combout\,
	combout => \Rect2Hex2|LessThan1~13_combout\);

-- Location: LCCOMB_X9_Y10_N0
\Rect2Hex2|cuadrante~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|cuadrante~4_combout\ = (\Rect2Hex2|LessThan0~2_combout\ & (((!\Rect2Hex2|LessThan1~13_combout\ & \Rect2Hex2|LessThan2~16_combout\)))) # (!\Rect2Hex2|LessThan0~2_combout\ & (\Rect2Hex2|LessThan3~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Rect2Hex2|LessThan3~18_combout\,
	datab => \Rect2Hex2|LessThan0~2_combout\,
	datac => \Rect2Hex2|LessThan1~13_combout\,
	datad => \Rect2Hex2|LessThan2~16_combout\,
	combout => \Rect2Hex2|cuadrante~4_combout\);

-- Location: FF_X9_Y10_N1
\Rect2Hex2|cuadrante[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|cuadrante~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|cuadrante\(1));

-- Location: LCCOMB_X25_Y10_N30
\Pared|Mux16~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~22_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[104][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[72][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[72][3]~q\,
	datad => \Pared|PAREDES_A[104][3]~q\,
	combout => \Pared|Mux16~22_combout\);

-- Location: LCCOMB_X25_Y8_N10
\Pared|Mux16~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~23_combout\ = (\Pared|Mux16~22_combout\ & (((\Pared|PAREDES_A[120][3]~q\) # (!\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|Mux16~22_combout\ & (\Pared|PAREDES_A[88][3]~q\ & ((\Pared|OFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~22_combout\,
	datab => \Pared|PAREDES_A[88][3]~q\,
	datac => \Pared|PAREDES_A[120][3]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux16~23_combout\);

-- Location: LCCOMB_X21_Y9_N22
\Pared|Mux16~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~24_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[96][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[64][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[64][3]~q\,
	datad => \Pared|PAREDES_A[96][3]~q\,
	combout => \Pared|Mux16~24_combout\);

-- Location: LCCOMB_X24_Y9_N16
\Pared|Mux16~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~25_combout\ = (\Pared|Mux16~24_combout\ & (((\Pared|PAREDES_A[112][3]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux16~24_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[80][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~24_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[112][3]~q\,
	datad => \Pared|PAREDES_A[80][3]~q\,
	combout => \Pared|Mux16~25_combout\);

-- Location: LCCOMB_X24_Y9_N18
\Pared|Mux16~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~26_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux16~23_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~23_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux16~25_combout\,
	combout => \Pared|Mux16~26_combout\);

-- Location: LCCOMB_X21_Y9_N20
\Pared|Mux16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~20_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[84][3]~q\) # ((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|PAREDES_A[68][3]~q\ & !\Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[84][3]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[68][3]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux16~20_combout\);

-- Location: LCCOMB_X19_Y11_N24
\Pared|Mux16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~21_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux16~20_combout\ & ((\Pared|PAREDES_A[116][3]~q\))) # (!\Pared|Mux16~20_combout\ & (\Pared|PAREDES_A[100][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux16~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux16~20_combout\,
	datac => \Pared|PAREDES_A[100][3]~q\,
	datad => \Pared|PAREDES_A[116][3]~q\,
	combout => \Pared|Mux16~21_combout\);

-- Location: LCCOMB_X26_Y9_N18
\Pared|Mux16~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~27_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[92][3]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[76][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[76][3]~q\,
	datad => \Pared|PAREDES_A[92][3]~q\,
	combout => \Pared|Mux16~27_combout\);

-- Location: LCCOMB_X26_Y8_N6
\Pared|Mux16~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~28_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux16~27_combout\ & ((\Pared|PAREDES_A[124][3]~q\))) # (!\Pared|Mux16~27_combout\ & (\Pared|PAREDES_A[108][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux16~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[108][3]~q\,
	datac => \Pared|PAREDES_A[124][3]~q\,
	datad => \Pared|Mux16~27_combout\,
	combout => \Pared|Mux16~28_combout\);

-- Location: LCCOMB_X24_Y9_N28
\Pared|Mux16~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~29_combout\ = (\Pared|Mux16~26_combout\ & (((\Pared|Mux16~28_combout\) # (!\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|Mux16~26_combout\ & (\Pared|Mux16~21_combout\ & ((\Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~26_combout\,
	datab => \Pared|Mux16~21_combout\,
	datac => \Pared|Mux16~28_combout\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~29_combout\);

-- Location: LCCOMB_X24_Y11_N22
\Pared|Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~10_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[105][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[73][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[73][3]~q\,
	datad => \Pared|PAREDES_A[105][3]~q\,
	combout => \Pared|Mux16~10_combout\);

-- Location: LCCOMB_X23_Y11_N30
\Pared|Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~11_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux16~10_combout\ & ((\Pared|PAREDES_A[121][3]~q\))) # (!\Pared|Mux16~10_combout\ & (\Pared|PAREDES_A[89][3]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[89][3]~q\,
	datac => \Pared|PAREDES_A[121][3]~q\,
	datad => \Pared|Mux16~10_combout\,
	combout => \Pared|Mux16~11_combout\);

-- Location: LCCOMB_X29_Y8_N12
\Pared|Mux16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~17_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[93][3]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[77][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[77][3]~q\,
	datad => \Pared|PAREDES_A[93][3]~q\,
	combout => \Pared|Mux16~17_combout\);

-- Location: LCCOMB_X30_Y8_N12
\Pared|Mux16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~18_combout\ = (\Pared|Mux16~17_combout\ & (((\Pared|PAREDES_A[125][3]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux16~17_combout\ & (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[109][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~17_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[125][3]~q\,
	datad => \Pared|PAREDES_A[109][3]~q\,
	combout => \Pared|Mux16~18_combout\);

-- Location: LCCOMB_X23_Y10_N8
\Pared|Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~12_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[85][3]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[69][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[69][3]~q\,
	datad => \Pared|PAREDES_A[85][3]~q\,
	combout => \Pared|Mux16~12_combout\);

-- Location: LCCOMB_X19_Y10_N20
\Pared|Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~13_combout\ = (\Pared|Mux16~12_combout\ & (((\Pared|PAREDES_A[117][3]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux16~12_combout\ & (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[101][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~12_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[117][3]~q\,
	datad => \Pared|PAREDES_A[101][3]~q\,
	combout => \Pared|Mux16~13_combout\);

-- Location: LCCOMB_X23_Y9_N30
\Pared|Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~14_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[97][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[65][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[65][3]~q\,
	datad => \Pared|PAREDES_A[97][3]~q\,
	combout => \Pared|Mux16~14_combout\);

-- Location: LCCOMB_X22_Y9_N14
\Pared|Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~15_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux16~14_combout\ & ((\Pared|PAREDES_A[113][3]~q\))) # (!\Pared|Mux16~14_combout\ & (\Pared|PAREDES_A[81][3]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[81][3]~q\,
	datac => \Pared|PAREDES_A[113][3]~q\,
	datad => \Pared|Mux16~14_combout\,
	combout => \Pared|Mux16~15_combout\);

-- Location: LCCOMB_X24_Y9_N10
\Pared|Mux16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~16_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux16~13_combout\) # ((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux16~15_combout\ & !\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~13_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux16~15_combout\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux16~16_combout\);

-- Location: LCCOMB_X24_Y9_N20
\Pared|Mux16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~19_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~16_combout\ & ((\Pared|Mux16~18_combout\))) # (!\Pared|Mux16~16_combout\ & (\Pared|Mux16~11_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~11_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux16~18_combout\,
	datad => \Pared|Mux16~16_combout\,
	combout => \Pared|Mux16~19_combout\);

-- Location: LCCOMB_X24_Y9_N14
\Pared|Mux16~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~30_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux16~19_combout\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux16~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux16~29_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux16~19_combout\,
	combout => \Pared|Mux16~30_combout\);

-- Location: LCCOMB_X25_Y6_N30
\Pared|Mux16~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~38_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[111][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[79][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[79][3]~q\,
	datad => \Pared|PAREDES_A[111][3]~q\,
	combout => \Pared|Mux16~38_combout\);

-- Location: LCCOMB_X26_Y6_N20
\Pared|Mux16~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~39_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux16~38_combout\ & ((\Pared|PAREDES_A[127][3]~q\))) # (!\Pared|Mux16~38_combout\ & (\Pared|PAREDES_A[95][3]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux16~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[95][3]~q\,
	datac => \Pared|PAREDES_A[127][3]~q\,
	datad => \Pared|Mux16~38_combout\,
	combout => \Pared|Mux16~39_combout\);

-- Location: LCCOMB_X23_Y8_N30
\Pared|Mux16~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~33_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[91][3]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[75][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[75][3]~q\,
	datad => \Pared|PAREDES_A[91][3]~q\,
	combout => \Pared|Mux16~33_combout\);

-- Location: LCCOMB_X23_Y7_N20
\Pared|Mux16~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~34_combout\ = (\Pared|Mux16~33_combout\ & (((\Pared|PAREDES_A[123][3]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux16~33_combout\ & (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[107][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~33_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[123][3]~q\,
	datad => \Pared|PAREDES_A[107][3]~q\,
	combout => \Pared|Mux16~34_combout\);

-- Location: LCCOMB_X21_Y8_N12
\Pared|Mux16~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~35_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[83][3]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (!\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[67][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[67][3]~q\,
	datad => \Pared|PAREDES_A[83][3]~q\,
	combout => \Pared|Mux16~35_combout\);

-- Location: LCCOMB_X19_Y8_N20
\Pared|Mux16~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~36_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux16~35_combout\ & ((\Pared|PAREDES_A[115][3]~q\))) # (!\Pared|Mux16~35_combout\ & (\Pared|PAREDES_A[99][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux16~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[99][3]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[115][3]~q\,
	datad => \Pared|Mux16~35_combout\,
	combout => \Pared|Mux16~36_combout\);

-- Location: LCCOMB_X24_Y9_N8
\Pared|Mux16~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~37_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux16~34_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~34_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux16~36_combout\,
	combout => \Pared|Mux16~37_combout\);

-- Location: LCCOMB_X25_Y6_N4
\Pared|Mux16~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~31_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[103][3]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[71][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[71][3]~q\,
	datad => \Pared|PAREDES_A[103][3]~q\,
	combout => \Pared|Mux16~31_combout\);

-- Location: LCCOMB_X22_Y10_N12
\Pared|Mux16~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~32_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux16~31_combout\ & (\Pared|PAREDES_A[119][3]~q\)) # (!\Pared|Mux16~31_combout\ & ((\Pared|PAREDES_A[87][3]~q\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux16~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[119][3]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[87][3]~q\,
	datad => \Pared|Mux16~31_combout\,
	combout => \Pared|Mux16~32_combout\);

-- Location: LCCOMB_X24_Y9_N26
\Pared|Mux16~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~40_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux16~37_combout\ & (\Pared|Mux16~39_combout\)) # (!\Pared|Mux16~37_combout\ & ((\Pared|Mux16~32_combout\))))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux16~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~39_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux16~37_combout\,
	datad => \Pared|Mux16~32_combout\,
	combout => \Pared|Mux16~40_combout\);

-- Location: LCCOMB_X18_Y9_N20
\Pared|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~7_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[118][3]~q\)) # (!\Pared|OFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[114][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[118][3]~q\,
	datac => \Pared|PAREDES_A[114][3]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~7_combout\);

-- Location: LCCOMB_X22_Y8_N20
\Pared|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~8_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~7_combout\ & ((\Pared|PAREDES_A[126][3]~q\))) # (!\Pared|Mux16~7_combout\ & (\Pared|PAREDES_A[122][3]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux16~7_combout\,
	datac => \Pared|PAREDES_A[122][3]~q\,
	datad => \Pared|PAREDES_A[126][3]~q\,
	combout => \Pared|Mux16~8_combout\);

-- Location: LCCOMB_X22_Y6_N22
\Pared|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~4_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[74][3]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[66][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[66][3]~q\,
	datad => \Pared|PAREDES_A[74][3]~q\,
	combout => \Pared|Mux16~4_combout\);

-- Location: LCCOMB_X26_Y9_N14
\Pared|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~5_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux16~4_combout\ & ((\Pared|PAREDES_A[78][3]~q\))) # (!\Pared|Mux16~4_combout\ & (\Pared|PAREDES_A[70][3]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[70][3]~q\,
	datac => \Pared|PAREDES_A[78][3]~q\,
	datad => \Pared|Mux16~4_combout\,
	combout => \Pared|Mux16~5_combout\);

-- Location: LCCOMB_X21_Y6_N30
\Pared|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~2_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[106][3]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[98][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[98][3]~q\,
	datad => \Pared|PAREDES_A[106][3]~q\,
	combout => \Pared|Mux16~2_combout\);

-- Location: LCCOMB_X29_Y9_N24
\Pared|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~3_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux16~2_combout\ & ((\Pared|PAREDES_A[110][3]~q\))) # (!\Pared|Mux16~2_combout\ & (\Pared|PAREDES_A[102][3]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[102][3]~q\,
	datac => \Pared|PAREDES_A[110][3]~q\,
	datad => \Pared|Mux16~2_combout\,
	combout => \Pared|Mux16~3_combout\);

-- Location: LCCOMB_X26_Y9_N8
\Pared|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~6_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|Mux16~3_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux16~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux16~5_combout\,
	datad => \Pared|Mux16~3_combout\,
	combout => \Pared|Mux16~6_combout\);

-- Location: LCCOMB_X21_Y11_N30
\Pared|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~0_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[86][3]~q\) # ((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[82][3]~q\ & !\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[86][3]~q\,
	datac => \Pared|PAREDES_A[82][3]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux16~0_combout\);

-- Location: LCCOMB_X25_Y7_N4
\Pared|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~1_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~0_combout\ & ((\Pared|PAREDES_A[94][3]~q\))) # (!\Pared|Mux16~0_combout\ & (\Pared|PAREDES_A[90][3]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux16~0_combout\,
	datac => \Pared|PAREDES_A[90][3]~q\,
	datad => \Pared|PAREDES_A[94][3]~q\,
	combout => \Pared|Mux16~1_combout\);

-- Location: LCCOMB_X24_Y9_N24
\Pared|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~9_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux16~6_combout\ & (\Pared|Mux16~8_combout\)) # (!\Pared|Mux16~6_combout\ & ((\Pared|Mux16~1_combout\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux16~8_combout\,
	datac => \Pared|Mux16~6_combout\,
	datad => \Pared|Mux16~1_combout\,
	combout => \Pared|Mux16~9_combout\);

-- Location: LCCOMB_X24_Y9_N4
\Pared|Mux16~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~41_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux16~30_combout\ & (\Pared|Mux16~40_combout\)) # (!\Pared|Mux16~30_combout\ & ((\Pared|Mux16~9_combout\))))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux16~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux16~30_combout\,
	datac => \Pared|Mux16~40_combout\,
	datad => \Pared|Mux16~9_combout\,
	combout => \Pared|Mux16~41_combout\);

-- Location: LCCOMB_X10_Y16_N26
\Pared|Mux16~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~59_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[27][3]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[19][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[19][3]~q\,
	datad => \Pared|PAREDES_A[27][3]~q\,
	combout => \Pared|Mux16~59_combout\);

-- Location: LCCOMB_X18_Y17_N28
\Pared|Mux16~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~60_combout\ = (\Pared|Mux16~59_combout\ & (((\Pared|PAREDES_A[31][3]~q\) # (!\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|Mux16~59_combout\ & (\Pared|PAREDES_A[23][3]~q\ & ((\Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[23][3]~q\,
	datab => \Pared|Mux16~59_combout\,
	datac => \Pared|PAREDES_A[31][3]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~60_combout\);

-- Location: LCCOMB_X11_Y15_N18
\Pared|Mux16~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~54_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[25][3]~q\)) # (!\Pared|OFFSET[8]~6_combout\ & 
-- ((\Pared|PAREDES_A[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[25][3]~q\,
	datac => \Pared|PAREDES_A[17][3]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux16~54_combout\);

-- Location: LCCOMB_X13_Y15_N0
\Pared|Mux16~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~55_combout\ = (\Pared|Mux16~54_combout\ & (((\Pared|PAREDES_A[29][3]~q\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux16~54_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[21][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~54_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[29][3]~q\,
	datad => \Pared|PAREDES_A[21][3]~q\,
	combout => \Pared|Mux16~55_combout\);

-- Location: LCCOMB_X11_Y17_N18
\Pared|Mux16~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~56_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[20][3]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[16][3]~q\,
	datad => \Pared|PAREDES_A[20][3]~q\,
	combout => \Pared|Mux16~56_combout\);

-- Location: LCCOMB_X13_Y16_N18
\Pared|Mux16~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~57_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~56_combout\ & (\Pared|PAREDES_A[28][3]~q\)) # (!\Pared|Mux16~56_combout\ & ((\Pared|PAREDES_A[24][3]~q\))))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux16~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux16~56_combout\,
	datac => \Pared|PAREDES_A[28][3]~q\,
	datad => \Pared|PAREDES_A[24][3]~q\,
	combout => \Pared|Mux16~57_combout\);

-- Location: LCCOMB_X12_Y17_N8
\Pared|Mux16~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~58_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux16~55_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux16~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux16~55_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux16~57_combout\,
	combout => \Pared|Mux16~58_combout\);

-- Location: LCCOMB_X13_Y11_N30
\Pared|Mux16~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~52_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[22][3]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[18][3]~q\,
	datad => \Pared|PAREDES_A[22][3]~q\,
	combout => \Pared|Mux16~52_combout\);

-- Location: LCCOMB_X14_Y11_N24
\Pared|Mux16~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~53_combout\ = (\Pared|Mux16~52_combout\ & (((\Pared|PAREDES_A[30][3]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux16~52_combout\ & (\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[26][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~52_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[26][3]~q\,
	datad => \Pared|PAREDES_A[30][3]~q\,
	combout => \Pared|Mux16~53_combout\);

-- Location: LCCOMB_X12_Y17_N10
\Pared|Mux16~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~61_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux16~58_combout\ & (\Pared|Mux16~60_combout\)) # (!\Pared|Mux16~58_combout\ & ((\Pared|Mux16~53_combout\))))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux16~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux16~60_combout\,
	datac => \Pared|Mux16~58_combout\,
	datad => \Pared|Mux16~53_combout\,
	combout => \Pared|Mux16~61_combout\);

-- Location: LCCOMB_X12_Y14_N30
\Pared|Mux16~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~62_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[9][3]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[1][3]~q\,
	datad => \Pared|PAREDES_A[9][3]~q\,
	combout => \Pared|Mux16~62_combout\);

-- Location: LCCOMB_X12_Y14_N28
\Pared|Mux16~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~63_combout\ = (\Pared|Mux16~62_combout\ & ((\Pared|PAREDES_A[13][3]~q\) # ((!\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|Mux16~62_combout\ & (((\Pared|PAREDES_A[5][3]~q\ & \Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~62_combout\,
	datab => \Pared|PAREDES_A[13][3]~q\,
	datac => \Pared|PAREDES_A[5][3]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~63_combout\);

-- Location: LCCOMB_X10_Y16_N28
\Pared|Mux16~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~69_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[11][3]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[3][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[3][3]~q\,
	datad => \Pared|PAREDES_A[11][3]~q\,
	combout => \Pared|Mux16~69_combout\);

-- Location: LCCOMB_X17_Y17_N22
\Pared|Mux16~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~70_combout\ = (\Pared|Mux16~69_combout\ & (((\Pared|PAREDES_A[15][3]~q\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux16~69_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[7][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~69_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[15][3]~q\,
	datad => \Pared|PAREDES_A[7][3]~q\,
	combout => \Pared|Mux16~70_combout\);

-- Location: LCCOMB_X12_Y16_N22
\Pared|Mux16~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~64_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[6][3]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[2][3]~q\,
	datad => \Pared|PAREDES_A[6][3]~q\,
	combout => \Pared|Mux16~64_combout\);

-- Location: LCCOMB_X12_Y15_N26
\Pared|Mux16~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~65_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~64_combout\ & (\Pared|PAREDES_A[14][3]~q\)) # (!\Pared|Mux16~64_combout\ & ((\Pared|PAREDES_A[10][3]~q\))))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux16~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux16~64_combout\,
	datac => \Pared|PAREDES_A[14][3]~q\,
	datad => \Pared|PAREDES_A[10][3]~q\,
	combout => \Pared|Mux16~65_combout\);

-- Location: LCCOMB_X13_Y18_N12
\Pared|Mux16~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~66_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[4][3]~q\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[4][3]~q\,
	datac => \Pared|PAREDES_A[0][3]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~66_combout\);

-- Location: LCCOMB_X12_Y17_N22
\Pared|Mux16~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~67_combout\ = (\Pared|Mux16~66_combout\ & (((\Pared|PAREDES_A[12][3]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux16~66_combout\ & (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~66_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[12][3]~q\,
	datad => \Pared|PAREDES_A[8][3]~q\,
	combout => \Pared|Mux16~67_combout\);

-- Location: LCCOMB_X12_Y17_N0
\Pared|Mux16~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~68_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux16~65_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux16~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux16~65_combout\,
	datac => \Pared|Mux16~67_combout\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux16~68_combout\);

-- Location: LCCOMB_X12_Y17_N26
\Pared|Mux16~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~71_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux16~68_combout\ & ((\Pared|Mux16~70_combout\))) # (!\Pared|Mux16~68_combout\ & (\Pared|Mux16~63_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux16~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux16~63_combout\,
	datac => \Pared|Mux16~70_combout\,
	datad => \Pared|Mux16~68_combout\,
	combout => \Pared|Mux16~71_combout\);

-- Location: LCCOMB_X12_Y17_N12
\Pared|Mux16~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~72_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux16~61_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & 
-- ((\Pared|Mux16~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~61_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|Mux16~71_combout\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux16~72_combout\);

-- Location: LCCOMB_X18_Y14_N18
\Pared|Mux16~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~73_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[57][3]~q\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[56][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[56][3]~q\,
	datad => \Pared|PAREDES_A[57][3]~q\,
	combout => \Pared|Mux16~73_combout\);

-- Location: LCCOMB_X17_Y14_N12
\Pared|Mux16~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~74_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux16~73_combout\ & (\Pared|PAREDES_A[59][3]~q\)) # (!\Pared|Mux16~73_combout\ & ((\Pared|PAREDES_A[58][3]~q\))))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux16~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[59][3]~q\,
	datac => \Pared|PAREDES_A[58][3]~q\,
	datad => \Pared|Mux16~73_combout\,
	combout => \Pared|Mux16~74_combout\);

-- Location: LCCOMB_X16_Y14_N28
\Pared|Mux16~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~80_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[62][3]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[60][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[60][3]~q\,
	datad => \Pared|PAREDES_A[62][3]~q\,
	combout => \Pared|Mux16~80_combout\);

-- Location: LCCOMB_X17_Y13_N30
\Pared|Mux16~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~81_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux16~80_combout\ & ((\Pared|PAREDES_A[63][3]~q\))) # (!\Pared|Mux16~80_combout\ & (\Pared|PAREDES_A[61][3]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux16~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux16~80_combout\,
	datac => \Pared|PAREDES_A[61][3]~q\,
	datad => \Pared|PAREDES_A[63][3]~q\,
	combout => \Pared|Mux16~81_combout\);

-- Location: LCCOMB_X16_Y13_N28
\Pared|Mux16~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~75_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[54][3]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[52][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[52][3]~q\,
	datad => \Pared|PAREDES_A[54][3]~q\,
	combout => \Pared|Mux16~75_combout\);

-- Location: LCCOMB_X16_Y13_N6
\Pared|Mux16~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~76_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux16~75_combout\ & ((\Pared|PAREDES_A[55][3]~q\))) # (!\Pared|Mux16~75_combout\ & (\Pared|PAREDES_A[53][3]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux16~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[53][3]~q\,
	datac => \Pared|PAREDES_A[55][3]~q\,
	datad => \Pared|Mux16~75_combout\,
	combout => \Pared|Mux16~76_combout\);

-- Location: LCCOMB_X17_Y11_N22
\Pared|Mux16~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~77_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[49][3]~q\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[48][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[48][3]~q\,
	datad => \Pared|PAREDES_A[49][3]~q\,
	combout => \Pared|Mux16~77_combout\);

-- Location: LCCOMB_X17_Y12_N20
\Pared|Mux16~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~78_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux16~77_combout\ & ((\Pared|PAREDES_A[51][3]~q\))) # (!\Pared|Mux16~77_combout\ & (\Pared|PAREDES_A[50][3]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux16~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[50][3]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[51][3]~q\,
	datad => \Pared|Mux16~77_combout\,
	combout => \Pared|Mux16~78_combout\);

-- Location: LCCOMB_X16_Y13_N0
\Pared|Mux16~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~79_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux16~76_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux16~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~76_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|OFFSET[7]~4_combout\,
	datad => \Pared|Mux16~78_combout\,
	combout => \Pared|Mux16~79_combout\);

-- Location: LCCOMB_X12_Y14_N24
\Pared|Mux16~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~82_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~79_combout\ & ((\Pared|Mux16~81_combout\))) # (!\Pared|Mux16~79_combout\ & (\Pared|Mux16~74_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux16~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~74_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux16~81_combout\,
	datad => \Pared|Mux16~79_combout\,
	combout => \Pared|Mux16~82_combout\);

-- Location: LCCOMB_X14_Y10_N4
\Pared|Mux16~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~42_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[41][3]~q\) # ((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|PAREDES_A[33][3]~q\ & !\Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[41][3]~q\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[33][3]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~42_combout\);

-- Location: LCCOMB_X14_Y14_N4
\Pared|Mux16~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~43_combout\ = (\Pared|Mux16~42_combout\ & ((\Pared|PAREDES_A[45][3]~q\) # ((!\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|Mux16~42_combout\ & (((\Pared|PAREDES_A[37][3]~q\ & \Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~42_combout\,
	datab => \Pared|PAREDES_A[45][3]~q\,
	datac => \Pared|PAREDES_A[37][3]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~43_combout\);

-- Location: LCCOMB_X14_Y12_N20
\Pared|Mux16~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~49_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[43][3]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[35][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[35][3]~q\,
	datad => \Pared|PAREDES_A[43][3]~q\,
	combout => \Pared|Mux16~49_combout\);

-- Location: LCCOMB_X13_Y17_N6
\Pared|Mux16~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~50_combout\ = (\Pared|Mux16~49_combout\ & (((\Pared|PAREDES_A[47][3]~q\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux16~49_combout\ & (\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[39][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~49_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[39][3]~q\,
	datad => \Pared|PAREDES_A[47][3]~q\,
	combout => \Pared|Mux16~50_combout\);

-- Location: LCCOMB_X13_Y13_N12
\Pared|Mux16~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~44_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[38][3]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[34][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[34][3]~q\,
	datad => \Pared|PAREDES_A[38][3]~q\,
	combout => \Pared|Mux16~44_combout\);

-- Location: LCCOMB_X13_Y13_N22
\Pared|Mux16~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~45_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux16~44_combout\ & ((\Pared|PAREDES_A[46][3]~q\))) # (!\Pared|Mux16~44_combout\ & (\Pared|PAREDES_A[42][3]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux16~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[42][3]~q\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[46][3]~q\,
	datad => \Pared|Mux16~44_combout\,
	combout => \Pared|Mux16~45_combout\);

-- Location: LCCOMB_X14_Y17_N0
\Pared|Mux16~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~46_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[36][3]~q\)) # (!\Pared|OFFSET[7]~4_combout\ & 
-- ((\Pared|PAREDES_A[32][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[36][3]~q\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[32][3]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux16~46_combout\);

-- Location: LCCOMB_X14_Y17_N10
\Pared|Mux16~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~47_combout\ = (\Pared|Mux16~46_combout\ & (((\Pared|PAREDES_A[44][3]~q\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux16~46_combout\ & (\Pared|PAREDES_A[40][3]~q\ & ((\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[40][3]~q\,
	datab => \Pared|Mux16~46_combout\,
	datac => \Pared|PAREDES_A[44][3]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux16~47_combout\);

-- Location: LCCOMB_X14_Y17_N28
\Pared|Mux16~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~48_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|Mux16~45_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux16~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|Mux16~45_combout\,
	datad => \Pared|Mux16~47_combout\,
	combout => \Pared|Mux16~48_combout\);

-- Location: LCCOMB_X14_Y17_N30
\Pared|Mux16~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~51_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux16~48_combout\ & ((\Pared|Mux16~50_combout\))) # (!\Pared|Mux16~48_combout\ & (\Pared|Mux16~43_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux16~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~43_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|Mux16~50_combout\,
	datad => \Pared|Mux16~48_combout\,
	combout => \Pared|Mux16~51_combout\);

-- Location: LCCOMB_X12_Y17_N14
\Pared|Mux16~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~83_combout\ = (\Pared|Mux16~72_combout\ & ((\Pared|Mux16~82_combout\) # ((!\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|Mux16~72_combout\ & (((\Pared|OFFSET[10]~10_combout\ & \Pared|Mux16~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux16~72_combout\,
	datab => \Pared|Mux16~82_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux16~51_combout\,
	combout => \Pared|Mux16~83_combout\);

-- Location: LCCOMB_X18_Y11_N16
\Pared|Mux16~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux16~84_combout\ = (\Pared|OFFSET[11]~12_combout\ & (\Pared|Mux16~41_combout\)) # (!\Pared|OFFSET[11]~12_combout\ & ((\Pared|Mux16~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|OFFSET[11]~12_combout\,
	datac => \Pared|Mux16~41_combout\,
	datad => \Pared|Mux16~83_combout\,
	combout => \Pared|Mux16~84_combout\);

-- Location: LCCOMB_X18_Y11_N2
\Pared|VISIBLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|VISIBLE~0_combout\ = (\Rect2Hex2|cuadrante\(0) & ((\Rect2Hex2|cuadrante\(1) & ((\Pared|Mux16~84_combout\))) # (!\Rect2Hex2|cuadrante\(1) & (\Pared|Mux18~84_combout\)))) # (!\Rect2Hex2|cuadrante\(0) & (((\Rect2Hex2|cuadrante\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux18~84_combout\,
	datab => \Rect2Hex2|cuadrante\(0),
	datac => \Rect2Hex2|cuadrante\(1),
	datad => \Pared|Mux16~84_combout\,
	combout => \Pared|VISIBLE~0_combout\);

-- Location: LCCOMB_X19_Y9_N22
\Pared|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~2_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[101][2]~q\)) # (!\Pared|OFFSET[5]~0_combout\ & 
-- ((\Pared|PAREDES_A[100][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[101][2]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[100][2]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux17~2_combout\);

-- Location: LCCOMB_X23_Y6_N20
\Pared|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~3_combout\ = (\Pared|Mux17~2_combout\ & (((\Pared|PAREDES_A[103][2]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux17~2_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[102][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~2_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[103][2]~q\,
	datad => \Pared|PAREDES_A[102][2]~q\,
	combout => \Pared|Mux17~3_combout\);

-- Location: LCCOMB_X21_Y9_N0
\Pared|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~4_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[69][2]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[68][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[68][2]~q\,
	datad => \Pared|PAREDES_A[69][2]~q\,
	combout => \Pared|Mux17~4_combout\);

-- Location: LCCOMB_X21_Y10_N26
\Pared|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~5_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux17~4_combout\ & ((\Pared|PAREDES_A[71][2]~q\))) # (!\Pared|Mux17~4_combout\ & (\Pared|PAREDES_A[70][2]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[70][2]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[71][2]~q\,
	datad => \Pared|Mux17~4_combout\,
	combout => \Pared|Mux17~5_combout\);

-- Location: LCCOMB_X21_Y10_N20
\Pared|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~6_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux17~3_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux17~3_combout\,
	datac => \Pared|Mux17~5_combout\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux17~6_combout\);

-- Location: LCCOMB_X18_Y10_N24
\Pared|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~7_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[118][2]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[116][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[116][2]~q\,
	datad => \Pared|PAREDES_A[118][2]~q\,
	combout => \Pared|Mux17~7_combout\);

-- Location: LCCOMB_X22_Y10_N26
\Pared|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~8_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux17~7_combout\ & ((\Pared|PAREDES_A[119][2]~q\))) # (!\Pared|Mux17~7_combout\ & (\Pared|PAREDES_A[117][2]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[117][2]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[119][2]~q\,
	datad => \Pared|Mux17~7_combout\,
	combout => \Pared|Mux17~8_combout\);

-- Location: LCCOMB_X21_Y11_N16
\Pared|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~0_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[86][2]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[84][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[86][2]~q\,
	datad => \Pared|PAREDES_A[84][2]~q\,
	combout => \Pared|Mux17~0_combout\);

-- Location: LCCOMB_X23_Y10_N18
\Pared|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~1_combout\ = (\Pared|Mux17~0_combout\ & (((\Pared|PAREDES_A[87][2]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux17~0_combout\ & (\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[85][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~0_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[85][2]~q\,
	datad => \Pared|PAREDES_A[87][2]~q\,
	combout => \Pared|Mux17~1_combout\);

-- Location: LCCOMB_X22_Y10_N20
\Pared|Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~9_combout\ = (\Pared|Mux17~6_combout\ & (((\Pared|Mux17~8_combout\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux17~6_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~6_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux17~8_combout\,
	datad => \Pared|Mux17~1_combout\,
	combout => \Pared|Mux17~9_combout\);

-- Location: LCCOMB_X21_Y9_N26
\Pared|Mux17~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~24_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[65][2]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[64][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[64][2]~q\,
	datad => \Pared|PAREDES_A[65][2]~q\,
	combout => \Pared|Mux17~24_combout\);

-- Location: LCCOMB_X21_Y8_N18
\Pared|Mux17~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~25_combout\ = (\Pared|Mux17~24_combout\ & (((\Pared|PAREDES_A[67][2]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux17~24_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[66][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~24_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[67][2]~q\,
	datad => \Pared|PAREDES_A[66][2]~q\,
	combout => \Pared|Mux17~25_combout\);

-- Location: LCCOMB_X17_Y9_N28
\Pared|Mux17~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~22_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[82][2]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[80][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[80][2]~q\,
	datad => \Pared|PAREDES_A[82][2]~q\,
	combout => \Pared|Mux17~22_combout\);

-- Location: LCCOMB_X21_Y8_N24
\Pared|Mux17~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~23_combout\ = (\Pared|Mux17~22_combout\ & (((\Pared|PAREDES_A[83][2]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux17~22_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[81][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~22_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[83][2]~q\,
	datad => \Pared|PAREDES_A[81][2]~q\,
	combout => \Pared|Mux17~23_combout\);

-- Location: LCCOMB_X21_Y8_N28
\Pared|Mux17~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~26_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\) # (\Pared|Mux17~23_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux17~25_combout\ & (!\Pared|OFFSET[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux17~25_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux17~23_combout\,
	combout => \Pared|Mux17~26_combout\);

-- Location: LCCOMB_X18_Y9_N8
\Pared|Mux17~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~27_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[114][2]~q\) # ((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|PAREDES_A[112][2]~q\ & !\Pared|OFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[114][2]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[112][2]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux17~27_combout\);

-- Location: LCCOMB_X19_Y8_N24
\Pared|Mux17~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~28_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux17~27_combout\ & ((\Pared|PAREDES_A[115][2]~q\))) # (!\Pared|Mux17~27_combout\ & (\Pared|PAREDES_A[113][2]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux17~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[113][2]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[115][2]~q\,
	datad => \Pared|Mux17~27_combout\,
	combout => \Pared|Mux17~28_combout\);

-- Location: LCCOMB_X23_Y9_N16
\Pared|Mux17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~20_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|PAREDES_A[97][2]~q\) # (\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[96][2]~q\ & ((!\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[96][2]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[97][2]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux17~20_combout\);

-- Location: LCCOMB_X19_Y8_N6
\Pared|Mux17~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~21_combout\ = (\Pared|Mux17~20_combout\ & (((\Pared|PAREDES_A[99][2]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux17~20_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[98][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~20_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[99][2]~q\,
	datad => \Pared|PAREDES_A[98][2]~q\,
	combout => \Pared|Mux17~21_combout\);

-- Location: LCCOMB_X21_Y8_N22
\Pared|Mux17~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~29_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~26_combout\ & (\Pared|Mux17~28_combout\)) # (!\Pared|Mux17~26_combout\ & ((\Pared|Mux17~21_combout\))))) # (!\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux17~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux17~26_combout\,
	datac => \Pared|Mux17~28_combout\,
	datad => \Pared|Mux17~21_combout\,
	combout => \Pared|Mux17~29_combout\);

-- Location: LCCOMB_X22_Y7_N26
\Pared|Mux17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~17_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[122][2]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[120][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[120][2]~q\,
	datad => \Pared|PAREDES_A[122][2]~q\,
	combout => \Pared|Mux17~17_combout\);

-- Location: LCCOMB_X23_Y7_N16
\Pared|Mux17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~18_combout\ = (\Pared|Mux17~17_combout\ & (((\Pared|PAREDES_A[123][2]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux17~17_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[121][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~17_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[123][2]~q\,
	datad => \Pared|PAREDES_A[121][2]~q\,
	combout => \Pared|Mux17~18_combout\);

-- Location: LCCOMB_X24_Y11_N16
\Pared|Mux17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~10_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[105][2]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[104][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[105][2]~q\,
	datad => \Pared|PAREDES_A[104][2]~q\,
	combout => \Pared|Mux17~10_combout\);

-- Location: LCCOMB_X23_Y7_N30
\Pared|Mux17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~11_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux17~10_combout\ & ((\Pared|PAREDES_A[107][2]~q\))) # (!\Pared|Mux17~10_combout\ & (\Pared|PAREDES_A[106][2]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[106][2]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[107][2]~q\,
	datad => \Pared|Mux17~10_combout\,
	combout => \Pared|Mux17~11_combout\);

-- Location: LCCOMB_X24_Y8_N4
\Pared|Mux17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~14_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[73][2]~q\)) # (!\Pared|OFFSET[5]~0_combout\ & 
-- ((\Pared|PAREDES_A[72][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[73][2]~q\,
	datac => \Pared|PAREDES_A[72][2]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux17~14_combout\);

-- Location: LCCOMB_X23_Y8_N10
\Pared|Mux17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~15_combout\ = (\Pared|Mux17~14_combout\ & (((\Pared|PAREDES_A[75][2]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux17~14_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[74][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~14_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[75][2]~q\,
	datad => \Pared|PAREDES_A[74][2]~q\,
	combout => \Pared|Mux17~15_combout\);

-- Location: LCCOMB_X19_Y7_N2
\Pared|Mux17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~12_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[90][2]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[88][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[88][2]~q\,
	datad => \Pared|PAREDES_A[90][2]~q\,
	combout => \Pared|Mux17~12_combout\);

-- Location: LCCOMB_X23_Y8_N0
\Pared|Mux17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~13_combout\ = (\Pared|Mux17~12_combout\ & (((\Pared|PAREDES_A[91][2]~q\) # (!\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|Mux17~12_combout\ & (\Pared|PAREDES_A[89][2]~q\ & ((\Pared|OFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[89][2]~q\,
	datab => \Pared|Mux17~12_combout\,
	datac => \Pared|PAREDES_A[91][2]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux17~13_combout\);

-- Location: LCCOMB_X22_Y8_N6
\Pared|Mux17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~16_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux17~13_combout\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux17~15_combout\,
	datac => \Pared|Mux17~13_combout\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux17~16_combout\);

-- Location: LCCOMB_X21_Y8_N6
\Pared|Mux17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~19_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~16_combout\ & (\Pared|Mux17~18_combout\)) # (!\Pared|Mux17~16_combout\ & ((\Pared|Mux17~11_combout\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~18_combout\,
	datab => \Pared|Mux17~11_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux17~16_combout\,
	combout => \Pared|Mux17~19_combout\);

-- Location: LCCOMB_X21_Y8_N0
\Pared|Mux17~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~30_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|Mux17~19_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux17~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux17~29_combout\,
	datad => \Pared|Mux17~19_combout\,
	combout => \Pared|Mux17~30_combout\);

-- Location: LCCOMB_X26_Y9_N4
\Pared|Mux17~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~35_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[108][2]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[76][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[76][2]~q\,
	datad => \Pared|PAREDES_A[108][2]~q\,
	combout => \Pared|Mux17~35_combout\);

-- Location: LCCOMB_X26_Y8_N18
\Pared|Mux17~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~36_combout\ = (\Pared|Mux17~35_combout\ & (((\Pared|PAREDES_A[124][2]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux17~35_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[92][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~35_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[124][2]~q\,
	datad => \Pared|PAREDES_A[92][2]~q\,
	combout => \Pared|Mux17~36_combout\);

-- Location: LCCOMB_X29_Y8_N0
\Pared|Mux17~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~33_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[93][2]~q\)) # (!\Pared|OFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[77][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[93][2]~q\,
	datac => \Pared|PAREDES_A[77][2]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux17~33_combout\);

-- Location: LCCOMB_X30_Y8_N8
\Pared|Mux17~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~34_combout\ = (\Pared|Mux17~33_combout\ & (((\Pared|PAREDES_A[125][2]~q\) # (!\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|Mux17~33_combout\ & (\Pared|PAREDES_A[109][2]~q\ & ((\Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~33_combout\,
	datab => \Pared|PAREDES_A[109][2]~q\,
	datac => \Pared|PAREDES_A[125][2]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux17~34_combout\);

-- Location: LCCOMB_X28_Y8_N0
\Pared|Mux17~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~37_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux17~34_combout\) # (\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux17~36_combout\ & ((!\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~36_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|Mux17~34_combout\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux17~37_combout\);

-- Location: LCCOMB_X25_Y6_N8
\Pared|Mux17~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~38_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[95][2]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[79][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[79][2]~q\,
	datad => \Pared|PAREDES_A[95][2]~q\,
	combout => \Pared|Mux17~38_combout\);

-- Location: LCCOMB_X26_Y6_N24
\Pared|Mux17~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~39_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux17~38_combout\ & ((\Pared|PAREDES_A[127][2]~q\))) # (!\Pared|Mux17~38_combout\ & (\Pared|PAREDES_A[111][2]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux17~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[111][2]~q\,
	datac => \Pared|PAREDES_A[127][2]~q\,
	datad => \Pared|Mux17~38_combout\,
	combout => \Pared|Mux17~39_combout\);

-- Location: LCCOMB_X21_Y7_N28
\Pared|Mux17~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~31_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[110][2]~q\) # ((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((!\Pared|OFFSET[9]~8_combout\ & \Pared|PAREDES_A[78][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[110][2]~q\,
	datac => \Pared|OFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[78][2]~q\,
	combout => \Pared|Mux17~31_combout\);

-- Location: LCCOMB_X28_Y9_N20
\Pared|Mux17~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~32_combout\ = (\Pared|Mux17~31_combout\ & (((\Pared|PAREDES_A[126][2]~q\) # (!\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|Mux17~31_combout\ & (\Pared|PAREDES_A[94][2]~q\ & ((\Pared|OFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~31_combout\,
	datab => \Pared|PAREDES_A[94][2]~q\,
	datac => \Pared|PAREDES_A[126][2]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux17~32_combout\);

-- Location: LCCOMB_X28_Y9_N6
\Pared|Mux17~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~40_combout\ = (\Pared|Mux17~37_combout\ & ((\Pared|Mux17~39_combout\) # ((!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux17~37_combout\ & (((\Pared|OFFSET[6]~2_combout\ & \Pared|Mux17~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~37_combout\,
	datab => \Pared|Mux17~39_combout\,
	datac => \Pared|OFFSET[6]~2_combout\,
	datad => \Pared|Mux17~32_combout\,
	combout => \Pared|Mux17~40_combout\);

-- Location: LCCOMB_X21_Y8_N10
\Pared|Mux17~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux17~41_combout\ = (\Pared|Mux17~30_combout\ & (((\Pared|Mux17~40_combout\) # (!\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|Mux17~30_combout\ & (\Pared|Mux17~9_combout\ & (\Pared|OFFSET[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~9_combout\,
	datab => \Pared|Mux17~30_combout\,
	datac => \Pared|OFFSET[7]~4_combout\,
	datad => \Pared|Mux17~40_combout\,
	combout => \Pared|Mux17~41_combout\);

-- Location: LCCOMB_X25_Y7_N28
\Pared|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~0_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|PAREDES_A[90][0]~q\) # (\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[74][0]~q\ & ((!\Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[74][0]~q\,
	datac => \Pared|PAREDES_A[90][0]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux19~0_combout\);

-- Location: LCCOMB_X24_Y7_N24
\Pared|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~1_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux19~0_combout\ & (\Pared|PAREDES_A[122][0]~q\)) # (!\Pared|Mux19~0_combout\ & ((\Pared|PAREDES_A[106][0]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[122][0]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[106][0]~q\,
	datad => \Pared|Mux19~0_combout\,
	combout => \Pared|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y6_N4
\Pared|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~2_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[102][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[70][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[70][0]~q\,
	datad => \Pared|PAREDES_A[102][0]~q\,
	combout => \Pared|Mux19~2_combout\);

-- Location: LCCOMB_X18_Y6_N16
\Pared|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~3_combout\ = (\Pared|Mux19~2_combout\ & (((\Pared|PAREDES_A[118][0]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux19~2_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[86][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~2_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[118][0]~q\,
	datad => \Pared|PAREDES_A[86][0]~q\,
	combout => \Pared|Mux19~3_combout\);

-- Location: LCCOMB_X22_Y6_N6
\Pared|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~4_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[82][0]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[66][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[66][0]~q\,
	datad => \Pared|PAREDES_A[82][0]~q\,
	combout => \Pared|Mux19~4_combout\);

-- Location: LCCOMB_X21_Y6_N22
\Pared|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~5_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux19~4_combout\ & (\Pared|PAREDES_A[114][0]~q\)) # (!\Pared|Mux19~4_combout\ & ((\Pared|PAREDES_A[98][0]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[114][0]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[98][0]~q\,
	datad => \Pared|Mux19~4_combout\,
	combout => \Pared|Mux19~5_combout\);

-- Location: LCCOMB_X21_Y6_N24
\Pared|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~6_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~3_combout\) # ((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((!\Pared|OFFSET[8]~6_combout\ & \Pared|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~3_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux19~5_combout\,
	combout => \Pared|Mux19~6_combout\);

-- Location: LCCOMB_X26_Y10_N24
\Pared|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~7_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[110][0]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[78][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[78][0]~q\,
	datad => \Pared|PAREDES_A[110][0]~q\,
	combout => \Pared|Mux19~7_combout\);

-- Location: LCCOMB_X26_Y10_N30
\Pared|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~8_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux19~7_combout\ & ((\Pared|PAREDES_A[126][0]~q\))) # (!\Pared|Mux19~7_combout\ & (\Pared|PAREDES_A[94][0]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux19~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux19~7_combout\,
	datac => \Pared|PAREDES_A[94][0]~q\,
	datad => \Pared|PAREDES_A[126][0]~q\,
	combout => \Pared|Mux19~8_combout\);

-- Location: LCCOMB_X21_Y6_N18
\Pared|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~9_combout\ = (\Pared|Mux19~6_combout\ & (((\Pared|Mux19~8_combout\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux19~6_combout\ & (\Pared|Mux19~1_combout\ & (\Pared|OFFSET[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~1_combout\,
	datab => \Pared|Mux19~6_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux19~8_combout\,
	combout => \Pared|Mux19~9_combout\);

-- Location: LCCOMB_X22_Y7_N20
\Pared|Mux19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~20_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[88][0]~q\)) # (!\Pared|OFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[72][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[88][0]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|OFFSET[9]~8_combout\,
	datad => \Pared|PAREDES_A[72][0]~q\,
	combout => \Pared|Mux19~20_combout\);

-- Location: LCCOMB_X22_Y7_N8
\Pared|Mux19~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~21_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux19~20_combout\ & (\Pared|PAREDES_A[120][0]~q\)) # (!\Pared|Mux19~20_combout\ & ((\Pared|PAREDES_A[104][0]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux19~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[120][0]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[104][0]~q\,
	datad => \Pared|Mux19~20_combout\,
	combout => \Pared|Mux19~21_combout\);

-- Location: LCCOMB_X26_Y9_N30
\Pared|Mux19~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~27_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[108][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[76][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[76][0]~q\,
	datad => \Pared|PAREDES_A[108][0]~q\,
	combout => \Pared|Mux19~27_combout\);

-- Location: LCCOMB_X26_Y8_N22
\Pared|Mux19~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~28_combout\ = (\Pared|Mux19~27_combout\ & (((\Pared|PAREDES_A[124][0]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux19~27_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[92][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~27_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[124][0]~q\,
	datad => \Pared|PAREDES_A[92][0]~q\,
	combout => \Pared|Mux19~28_combout\);

-- Location: LCCOMB_X21_Y9_N28
\Pared|Mux19~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~22_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[100][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[68][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[68][0]~q\,
	datad => \Pared|PAREDES_A[100][0]~q\,
	combout => \Pared|Mux19~22_combout\);

-- Location: LCCOMB_X18_Y10_N12
\Pared|Mux19~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~23_combout\ = (\Pared|Mux19~22_combout\ & (((\Pared|PAREDES_A[116][0]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux19~22_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[84][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~22_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[116][0]~q\,
	datad => \Pared|PAREDES_A[84][0]~q\,
	combout => \Pared|Mux19~23_combout\);

-- Location: LCCOMB_X21_Y9_N6
\Pared|Mux19~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~24_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[80][0]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[64][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[64][0]~q\,
	datad => \Pared|PAREDES_A[80][0]~q\,
	combout => \Pared|Mux19~24_combout\);

-- Location: LCCOMB_X18_Y9_N12
\Pared|Mux19~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~25_combout\ = (\Pared|Mux19~24_combout\ & (((\Pared|PAREDES_A[112][0]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux19~24_combout\ & (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[96][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~24_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[112][0]~q\,
	datad => \Pared|PAREDES_A[96][0]~q\,
	combout => \Pared|Mux19~25_combout\);

-- Location: LCCOMB_X17_Y10_N10
\Pared|Mux19~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~26_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|Mux19~23_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux19~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux19~23_combout\,
	datad => \Pared|Mux19~25_combout\,
	combout => \Pared|Mux19~26_combout\);

-- Location: LCCOMB_X17_Y10_N12
\Pared|Mux19~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~29_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux19~26_combout\ & ((\Pared|Mux19~28_combout\))) # (!\Pared|Mux19~26_combout\ & (\Pared|Mux19~21_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux19~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~21_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux19~28_combout\,
	datad => \Pared|Mux19~26_combout\,
	combout => \Pared|Mux19~29_combout\);

-- Location: LCCOMB_X25_Y11_N16
\Pared|Mux19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~10_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[101][0]~q\)) # (!\Pared|OFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[69][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[101][0]~q\,
	datac => \Pared|PAREDES_A[69][0]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux19~10_combout\);

-- Location: LCCOMB_X22_Y11_N20
\Pared|Mux19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~11_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux19~10_combout\ & (\Pared|PAREDES_A[117][0]~q\)) # (!\Pared|Mux19~10_combout\ & ((\Pared|PAREDES_A[85][0]~q\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[117][0]~q\,
	datac => \Pared|PAREDES_A[85][0]~q\,
	datad => \Pared|Mux19~10_combout\,
	combout => \Pared|Mux19~11_combout\);

-- Location: LCCOMB_X23_Y9_N6
\Pared|Mux19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~14_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[81][0]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[65][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[65][0]~q\,
	datad => \Pared|PAREDES_A[81][0]~q\,
	combout => \Pared|Mux19~14_combout\);

-- Location: LCCOMB_X22_Y9_N22
\Pared|Mux19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~15_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux19~14_combout\ & ((\Pared|PAREDES_A[113][0]~q\))) # (!\Pared|Mux19~14_combout\ & (\Pared|PAREDES_A[97][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[97][0]~q\,
	datac => \Pared|PAREDES_A[113][0]~q\,
	datad => \Pared|Mux19~14_combout\,
	combout => \Pared|Mux19~15_combout\);

-- Location: LCCOMB_X24_Y11_N6
\Pared|Mux19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~12_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[89][0]~q\)) # (!\Pared|OFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[73][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[89][0]~q\,
	datac => \Pared|PAREDES_A[73][0]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux19~12_combout\);

-- Location: LCCOMB_X23_Y11_N22
\Pared|Mux19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~13_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux19~12_combout\ & ((\Pared|PAREDES_A[121][0]~q\))) # (!\Pared|Mux19~12_combout\ & (\Pared|PAREDES_A[105][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[105][0]~q\,
	datac => \Pared|PAREDES_A[121][0]~q\,
	datad => \Pared|Mux19~12_combout\,
	combout => \Pared|Mux19~13_combout\);

-- Location: LCCOMB_X22_Y9_N0
\Pared|Mux19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~16_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux19~13_combout\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~15_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux19~13_combout\,
	combout => \Pared|Mux19~16_combout\);

-- Location: LCCOMB_X29_Y8_N20
\Pared|Mux19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~17_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[109][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[77][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[77][0]~q\,
	datad => \Pared|PAREDES_A[109][0]~q\,
	combout => \Pared|Mux19~17_combout\);

-- Location: LCCOMB_X30_Y8_N28
\Pared|Mux19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~18_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux19~17_combout\ & ((\Pared|PAREDES_A[125][0]~q\))) # (!\Pared|Mux19~17_combout\ & (\Pared|PAREDES_A[93][0]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[93][0]~q\,
	datac => \Pared|PAREDES_A[125][0]~q\,
	datad => \Pared|Mux19~17_combout\,
	combout => \Pared|Mux19~18_combout\);

-- Location: LCCOMB_X17_Y10_N0
\Pared|Mux19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~19_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~16_combout\ & ((\Pared|Mux19~18_combout\))) # (!\Pared|Mux19~16_combout\ & (\Pared|Mux19~11_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux19~11_combout\,
	datac => \Pared|Mux19~16_combout\,
	datad => \Pared|Mux19~18_combout\,
	combout => \Pared|Mux19~19_combout\);

-- Location: LCCOMB_X17_Y10_N22
\Pared|Mux19~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~30_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux19~19_combout\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux19~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~29_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux19~19_combout\,
	combout => \Pared|Mux19~30_combout\);

-- Location: LCCOMB_X25_Y6_N28
\Pared|Mux19~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~38_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[111][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[79][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[79][0]~q\,
	datad => \Pared|PAREDES_A[111][0]~q\,
	combout => \Pared|Mux19~38_combout\);

-- Location: LCCOMB_X26_Y6_N28
\Pared|Mux19~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~39_combout\ = (\Pared|Mux19~38_combout\ & (((\Pared|PAREDES_A[127][0]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux19~38_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[95][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~38_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[127][0]~q\,
	datad => \Pared|PAREDES_A[95][0]~q\,
	combout => \Pared|Mux19~39_combout\);

-- Location: LCCOMB_X25_Y6_N26
\Pared|Mux19~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~31_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[103][0]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[71][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[71][0]~q\,
	datad => \Pared|PAREDES_A[103][0]~q\,
	combout => \Pared|Mux19~31_combout\);

-- Location: LCCOMB_X23_Y12_N28
\Pared|Mux19~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~32_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux19~31_combout\ & (\Pared|PAREDES_A[119][0]~q\)) # (!\Pared|Mux19~31_combout\ & ((\Pared|PAREDES_A[87][0]~q\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux19~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[119][0]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[87][0]~q\,
	datad => \Pared|Mux19~31_combout\,
	combout => \Pared|Mux19~32_combout\);

-- Location: LCCOMB_X23_Y8_N22
\Pared|Mux19~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~33_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[91][0]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[75][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[75][0]~q\,
	datad => \Pared|PAREDES_A[91][0]~q\,
	combout => \Pared|Mux19~33_combout\);

-- Location: LCCOMB_X23_Y7_N28
\Pared|Mux19~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~34_combout\ = (\Pared|Mux19~33_combout\ & (((\Pared|PAREDES_A[123][0]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux19~33_combout\ & (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[107][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~33_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[123][0]~q\,
	datad => \Pared|PAREDES_A[107][0]~q\,
	combout => \Pared|Mux19~34_combout\);

-- Location: LCCOMB_X21_Y8_N30
\Pared|Mux19~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~35_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[83][0]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (!\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[67][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[67][0]~q\,
	datad => \Pared|PAREDES_A[83][0]~q\,
	combout => \Pared|Mux19~35_combout\);

-- Location: LCCOMB_X19_Y8_N28
\Pared|Mux19~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~36_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux19~35_combout\ & (\Pared|PAREDES_A[115][0]~q\)) # (!\Pared|Mux19~35_combout\ & ((\Pared|PAREDES_A[99][0]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux19~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux19~35_combout\,
	datac => \Pared|PAREDES_A[115][0]~q\,
	datad => \Pared|PAREDES_A[99][0]~q\,
	combout => \Pared|Mux19~36_combout\);

-- Location: LCCOMB_X17_Y10_N24
\Pared|Mux19~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~37_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux19~34_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux19~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux19~34_combout\,
	datac => \Pared|Mux19~36_combout\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux19~37_combout\);

-- Location: LCCOMB_X17_Y10_N18
\Pared|Mux19~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~40_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~37_combout\ & (\Pared|Mux19~39_combout\)) # (!\Pared|Mux19~37_combout\ & ((\Pared|Mux19~32_combout\))))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux19~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux19~39_combout\,
	datac => \Pared|Mux19~32_combout\,
	datad => \Pared|Mux19~37_combout\,
	combout => \Pared|Mux19~40_combout\);

-- Location: LCCOMB_X17_Y10_N4
\Pared|Mux19~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~41_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux19~30_combout\ & ((\Pared|Mux19~40_combout\))) # (!\Pared|Mux19~30_combout\ & (\Pared|Mux19~9_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux19~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~9_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|Mux19~30_combout\,
	datad => \Pared|Mux19~40_combout\,
	combout => \Pared|Mux19~41_combout\);

-- Location: LCCOMB_X19_Y16_N24
\Pared|Mux19~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~66_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[1][0]~q\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[0][0]~q\,
	datad => \Pared|PAREDES_A[1][0]~q\,
	combout => \Pared|Mux19~66_combout\);

-- Location: LCCOMB_X18_Y16_N18
\Pared|Mux19~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~67_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux19~66_combout\ & ((\Pared|PAREDES_A[3][0]~q\))) # (!\Pared|Mux19~66_combout\ & (\Pared|PAREDES_A[2][0]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux19~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[2][0]~q\,
	datac => \Pared|PAREDES_A[3][0]~q\,
	datad => \Pared|Mux19~66_combout\,
	combout => \Pared|Mux19~67_combout\);

-- Location: LCCOMB_X13_Y14_N14
\Pared|Mux19~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~64_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[6][0]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[6][0]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[4][0]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux19~64_combout\);

-- Location: LCCOMB_X13_Y17_N0
\Pared|Mux19~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~65_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux19~64_combout\ & ((\Pared|PAREDES_A[7][0]~q\))) # (!\Pared|Mux19~64_combout\ & (\Pared|PAREDES_A[5][0]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux19~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[5][0]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[7][0]~q\,
	datad => \Pared|Mux19~64_combout\,
	combout => \Pared|Mux19~65_combout\);

-- Location: LCCOMB_X16_Y17_N10
\Pared|Mux19~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~68_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~65_combout\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux19~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux19~67_combout\,
	datac => \Pared|OFFSET[7]~4_combout\,
	datad => \Pared|Mux19~65_combout\,
	combout => \Pared|Mux19~68_combout\);

-- Location: LCCOMB_X14_Y7_N16
\Pared|Mux19~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~62_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[9][0]~q\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[9][0]~q\,
	datad => \Pared|PAREDES_A[8][0]~q\,
	combout => \Pared|Mux19~62_combout\);

-- Location: LCCOMB_X12_Y12_N12
\Pared|Mux19~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~63_combout\ = (\Pared|Mux19~62_combout\ & (((\Pared|PAREDES_A[11][0]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux19~62_combout\ & (\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[10][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~62_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[10][0]~q\,
	datad => \Pared|PAREDES_A[11][0]~q\,
	combout => \Pared|Mux19~63_combout\);

-- Location: LCCOMB_X12_Y17_N30
\Pared|Mux19~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~69_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[14][0]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[14][0]~q\,
	datac => \Pared|PAREDES_A[12][0]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux19~69_combout\);

-- Location: LCCOMB_X17_Y17_N6
\Pared|Mux19~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~70_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux19~69_combout\ & ((\Pared|PAREDES_A[15][0]~q\))) # (!\Pared|Mux19~69_combout\ & (\Pared|PAREDES_A[13][0]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux19~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[13][0]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[15][0]~q\,
	datad => \Pared|Mux19~69_combout\,
	combout => \Pared|Mux19~70_combout\);

-- Location: LCCOMB_X16_Y17_N12
\Pared|Mux19~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~71_combout\ = (\Pared|Mux19~68_combout\ & (((\Pared|Mux19~70_combout\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux19~68_combout\ & (\Pared|Mux19~63_combout\ & (\Pared|OFFSET[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~68_combout\,
	datab => \Pared|Mux19~63_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux19~70_combout\,
	combout => \Pared|Mux19~71_combout\);

-- Location: LCCOMB_X11_Y15_N10
\Pared|Mux19~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~54_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[21][0]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[17][0]~q\,
	datad => \Pared|PAREDES_A[21][0]~q\,
	combout => \Pared|Mux19~54_combout\);

-- Location: LCCOMB_X13_Y15_N16
\Pared|Mux19~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~55_combout\ = (\Pared|Mux19~54_combout\ & (((\Pared|PAREDES_A[29][0]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux19~54_combout\ & (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[25][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~54_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[29][0]~q\,
	datad => \Pared|PAREDES_A[25][0]~q\,
	combout => \Pared|Mux19~55_combout\);

-- Location: LCCOMB_X16_Y17_N18
\Pared|Mux19~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~56_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[24][0]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[16][0]~q\,
	datad => \Pared|PAREDES_A[24][0]~q\,
	combout => \Pared|Mux19~56_combout\);

-- Location: LCCOMB_X16_Y17_N28
\Pared|Mux19~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~57_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~56_combout\ & ((\Pared|PAREDES_A[28][0]~q\))) # (!\Pared|Mux19~56_combout\ & (\Pared|PAREDES_A[20][0]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[20][0]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[28][0]~q\,
	datad => \Pared|Mux19~56_combout\,
	combout => \Pared|Mux19~57_combout\);

-- Location: LCCOMB_X16_Y17_N22
\Pared|Mux19~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~58_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux19~55_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux19~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~55_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux19~57_combout\,
	combout => \Pared|Mux19~58_combout\);

-- Location: LCCOMB_X13_Y11_N22
\Pared|Mux19~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~52_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\) # ((\Pared|PAREDES_A[26][0]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[18][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[18][0]~q\,
	datad => \Pared|PAREDES_A[26][0]~q\,
	combout => \Pared|Mux19~52_combout\);

-- Location: LCCOMB_X14_Y11_N26
\Pared|Mux19~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~53_combout\ = (\Pared|Mux19~52_combout\ & (((\Pared|PAREDES_A[30][0]~q\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux19~52_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[22][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~52_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[30][0]~q\,
	datad => \Pared|PAREDES_A[22][0]~q\,
	combout => \Pared|Mux19~53_combout\);

-- Location: LCCOMB_X18_Y16_N24
\Pared|Mux19~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~59_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[23][0]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[19][0]~q\,
	datad => \Pared|PAREDES_A[23][0]~q\,
	combout => \Pared|Mux19~59_combout\);

-- Location: LCCOMB_X18_Y17_N6
\Pared|Mux19~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~60_combout\ = (\Pared|Mux19~59_combout\ & (((\Pared|PAREDES_A[31][0]~q\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux19~59_combout\ & (\Pared|PAREDES_A[27][0]~q\ & ((\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~59_combout\,
	datab => \Pared|PAREDES_A[27][0]~q\,
	datac => \Pared|PAREDES_A[31][0]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux19~60_combout\);

-- Location: LCCOMB_X16_Y17_N16
\Pared|Mux19~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~61_combout\ = (\Pared|Mux19~58_combout\ & (((\Pared|Mux19~60_combout\) # (!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux19~58_combout\ & (\Pared|Mux19~53_combout\ & (\Pared|OFFSET[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~58_combout\,
	datab => \Pared|Mux19~53_combout\,
	datac => \Pared|OFFSET[6]~2_combout\,
	datad => \Pared|Mux19~60_combout\,
	combout => \Pared|Mux19~61_combout\);

-- Location: LCCOMB_X16_Y17_N6
\Pared|Mux19~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~72_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux19~61_combout\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|Mux19~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~71_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|OFFSET[9]~8_combout\,
	datad => \Pared|Mux19~61_combout\,
	combout => \Pared|Mux19~72_combout\);

-- Location: LCCOMB_X14_Y14_N30
\Pared|Mux19~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~42_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[37][0]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[36][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[36][0]~q\,
	datad => \Pared|PAREDES_A[37][0]~q\,
	combout => \Pared|Mux19~42_combout\);

-- Location: LCCOMB_X14_Y13_N2
\Pared|Mux19~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~43_combout\ = (\Pared|Mux19~42_combout\ & (((\Pared|PAREDES_A[39][0]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux19~42_combout\ & (\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[38][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~42_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[38][0]~q\,
	datad => \Pared|PAREDES_A[39][0]~q\,
	combout => \Pared|Mux19~43_combout\);

-- Location: LCCOMB_X14_Y17_N8
\Pared|Mux19~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~49_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[45][0]~q\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[44][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[44][0]~q\,
	datad => \Pared|PAREDES_A[45][0]~q\,
	combout => \Pared|Mux19~49_combout\);

-- Location: LCCOMB_X14_Y17_N26
\Pared|Mux19~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~50_combout\ = (\Pared|Mux19~49_combout\ & ((\Pared|PAREDES_A[47][0]~q\) # ((!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux19~49_combout\ & (((\Pared|PAREDES_A[46][0]~q\ & \Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[47][0]~q\,
	datab => \Pared|Mux19~49_combout\,
	datac => \Pared|PAREDES_A[46][0]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux19~50_combout\);

-- Location: LCCOMB_X14_Y12_N28
\Pared|Mux19~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~46_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[34][0]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[32][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[34][0]~q\,
	datac => \Pared|OFFSET[6]~2_combout\,
	datad => \Pared|PAREDES_A[32][0]~q\,
	combout => \Pared|Mux19~46_combout\);

-- Location: LCCOMB_X14_Y12_N30
\Pared|Mux19~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~47_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux19~46_combout\ & ((\Pared|PAREDES_A[35][0]~q\))) # (!\Pared|Mux19~46_combout\ & (\Pared|PAREDES_A[33][0]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux19~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[33][0]~q\,
	datac => \Pared|PAREDES_A[35][0]~q\,
	datad => \Pared|Mux19~46_combout\,
	combout => \Pared|Mux19~47_combout\);

-- Location: LCCOMB_X13_Y10_N0
\Pared|Mux19~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~44_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[42][0]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[40][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[40][0]~q\,
	datad => \Pared|PAREDES_A[42][0]~q\,
	combout => \Pared|Mux19~44_combout\);

-- Location: LCCOMB_X14_Y12_N2
\Pared|Mux19~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~45_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux19~44_combout\ & (\Pared|PAREDES_A[43][0]~q\)) # (!\Pared|Mux19~44_combout\ & ((\Pared|PAREDES_A[41][0]~q\))))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux19~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux19~44_combout\,
	datac => \Pared|PAREDES_A[43][0]~q\,
	datad => \Pared|PAREDES_A[41][0]~q\,
	combout => \Pared|Mux19~45_combout\);

-- Location: LCCOMB_X17_Y10_N6
\Pared|Mux19~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~48_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux19~45_combout\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux19~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux19~47_combout\,
	datad => \Pared|Mux19~45_combout\,
	combout => \Pared|Mux19~48_combout\);

-- Location: LCCOMB_X17_Y10_N8
\Pared|Mux19~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~51_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~48_combout\ & ((\Pared|Mux19~50_combout\))) # (!\Pared|Mux19~48_combout\ & (\Pared|Mux19~43_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux19~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux19~43_combout\,
	datac => \Pared|Mux19~50_combout\,
	datad => \Pared|Mux19~48_combout\,
	combout => \Pared|Mux19~51_combout\);

-- Location: LCCOMB_X17_Y12_N26
\Pared|Mux19~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~80_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[59][0]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[51][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[51][0]~q\,
	datad => \Pared|PAREDES_A[59][0]~q\,
	combout => \Pared|Mux19~80_combout\);

-- Location: LCCOMB_X16_Y13_N14
\Pared|Mux19~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~81_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~80_combout\ & (\Pared|PAREDES_A[63][0]~q\)) # (!\Pared|Mux19~80_combout\ & ((\Pared|PAREDES_A[55][0]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux19~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[63][0]~q\,
	datac => \Pared|PAREDES_A[55][0]~q\,
	datad => \Pared|Mux19~80_combout\,
	combout => \Pared|Mux19~81_combout\);

-- Location: LCCOMB_X17_Y11_N24
\Pared|Mux19~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~77_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[52][0]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[48][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[48][0]~q\,
	datad => \Pared|PAREDES_A[52][0]~q\,
	combout => \Pared|Mux19~77_combout\);

-- Location: LCCOMB_X16_Y14_N30
\Pared|Mux19~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~78_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux19~77_combout\ & ((\Pared|PAREDES_A[60][0]~q\))) # (!\Pared|Mux19~77_combout\ & (\Pared|PAREDES_A[56][0]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux19~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[56][0]~q\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[60][0]~q\,
	datad => \Pared|Mux19~77_combout\,
	combout => \Pared|Mux19~78_combout\);

-- Location: LCCOMB_X17_Y11_N6
\Pared|Mux19~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~75_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[54][0]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[50][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[50][0]~q\,
	datad => \Pared|PAREDES_A[54][0]~q\,
	combout => \Pared|Mux19~75_combout\);

-- Location: LCCOMB_X17_Y14_N6
\Pared|Mux19~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~76_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux19~75_combout\ & ((\Pared|PAREDES_A[62][0]~q\))) # (!\Pared|Mux19~75_combout\ & (\Pared|PAREDES_A[58][0]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux19~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[58][0]~q\,
	datac => \Pared|PAREDES_A[62][0]~q\,
	datad => \Pared|Mux19~75_combout\,
	combout => \Pared|Mux19~76_combout\);

-- Location: LCCOMB_X16_Y14_N8
\Pared|Mux19~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~79_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux19~76_combout\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux19~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|Mux19~78_combout\,
	datad => \Pared|Mux19~76_combout\,
	combout => \Pared|Mux19~79_combout\);

-- Location: LCCOMB_X17_Y12_N0
\Pared|Mux19~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~73_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[57][0]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[49][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[49][0]~q\,
	datad => \Pared|PAREDES_A[57][0]~q\,
	combout => \Pared|Mux19~73_combout\);

-- Location: LCCOMB_X17_Y13_N20
\Pared|Mux19~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~74_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux19~73_combout\ & ((\Pared|PAREDES_A[61][0]~q\))) # (!\Pared|Mux19~73_combout\ & (\Pared|PAREDES_A[53][0]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux19~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[53][0]~q\,
	datac => \Pared|PAREDES_A[61][0]~q\,
	datad => \Pared|Mux19~73_combout\,
	combout => \Pared|Mux19~74_combout\);

-- Location: LCCOMB_X17_Y13_N22
\Pared|Mux19~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~82_combout\ = (\Pared|Mux19~79_combout\ & ((\Pared|Mux19~81_combout\) # ((!\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|Mux19~79_combout\ & (((\Pared|OFFSET[5]~0_combout\ & \Pared|Mux19~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~81_combout\,
	datab => \Pared|Mux19~79_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux19~74_combout\,
	combout => \Pared|Mux19~82_combout\);

-- Location: LCCOMB_X17_Y10_N26
\Pared|Mux19~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux19~83_combout\ = (\Pared|Mux19~72_combout\ & (((\Pared|Mux19~82_combout\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux19~72_combout\ & (\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux19~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~72_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|Mux19~51_combout\,
	datad => \Pared|Mux19~82_combout\,
	combout => \Pared|Mux19~83_combout\);

-- Location: LCCOMB_X18_Y11_N28
\Pared|VISIBLE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|VISIBLE~1_combout\ = (\Rect2Hex2|cuadrante\(1) & (((\Pared|OFFSET[11]~12_combout\)))) # (!\Rect2Hex2|cuadrante\(1) & ((\Pared|OFFSET[11]~12_combout\ & (\Pared|Mux19~41_combout\)) # (!\Pared|OFFSET[11]~12_combout\ & ((\Pared|Mux19~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux19~41_combout\,
	datab => \Pared|Mux19~83_combout\,
	datac => \Rect2Hex2|cuadrante\(1),
	datad => \Pared|OFFSET[11]~12_combout\,
	combout => \Pared|VISIBLE~1_combout\);

-- Location: LCCOMB_X18_Y11_N22
\Pared|VISIBLE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|VISIBLE~2_combout\ = (\Pared|VISIBLE~0_combout\ & ((\Pared|VISIBLE~1_combout\ & ((\Pared|Mux17~41_combout\))) # (!\Pared|VISIBLE~1_combout\ & (\Pared|Mux17~83_combout\)))) # (!\Pared|VISIBLE~0_combout\ & (((\Pared|VISIBLE~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux17~83_combout\,
	datab => \Pared|VISIBLE~0_combout\,
	datac => \Pared|Mux17~41_combout\,
	datad => \Pared|VISIBLE~1_combout\,
	combout => \Pared|VISIBLE~2_combout\);

-- Location: LCCOMB_X10_Y11_N18
\Rect2Hex2|cuadrante~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Rect2Hex2|cuadrante~0_combout\ = (!\Rect2Hex2|LessThan0~2_combout\ & !\Rect2Hex2|LessThan3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|LessThan0~2_combout\,
	datac => \Rect2Hex2|LessThan3~18_combout\,
	combout => \Rect2Hex2|cuadrante~0_combout\);

-- Location: FF_X10_Y11_N19
\Rect2Hex2|cuadrante[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Rect2Hex2|cuadrante~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Rect2Hex2|cuadrante\(2));

-- Location: LCCOMB_X18_Y11_N24
\Pared|VISIBLE~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|VISIBLE~3_combout\ = (!\Rect2Hex2|cuadrante\(2) & ((\Rect2Hex2|cuadrante\(0) & ((\Pared|VISIBLE~0_combout\))) # (!\Rect2Hex2|cuadrante\(0) & (\Pared|VISIBLE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|VISIBLE~2_combout\,
	datab => \Rect2Hex2|cuadrante\(2),
	datac => \Rect2Hex2|cuadrante\(0),
	datad => \Pared|VISIBLE~0_combout\,
	combout => \Pared|VISIBLE~3_combout\);

-- Location: LCCOMB_X13_Y10_N18
\Pared|Mux15~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~46_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[9][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[8][4]~q\,
	datad => \Pared|PAREDES_A[9][4]~q\,
	combout => \Pared|Mux15~46_combout\);

-- Location: LCCOMB_X12_Y12_N16
\Pared|Mux15~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~47_combout\ = (\Pared|Mux15~46_combout\ & (((\Pared|PAREDES_A[11][4]~q\) # (!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux15~46_combout\ & (\Pared|PAREDES_A[10][4]~q\ & ((\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[10][4]~q\,
	datab => \Pared|Mux15~46_combout\,
	datac => \Pared|PAREDES_A[11][4]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux15~47_combout\);

-- Location: LCCOMB_X12_Y8_N12
\Pared|Mux15~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~44_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[26][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[24][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[24][4]~q\,
	datad => \Pared|PAREDES_A[26][4]~q\,
	combout => \Pared|Mux15~44_combout\);

-- Location: LCCOMB_X14_Y8_N10
\Pared|Mux15~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~45_combout\ = (\Pared|Mux15~44_combout\ & (((\Pared|PAREDES_A[27][4]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux15~44_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[25][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~44_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[27][4]~q\,
	datad => \Pared|PAREDES_A[25][4]~q\,
	combout => \Pared|Mux15~45_combout\);

-- Location: LCCOMB_X16_Y12_N6
\Pared|Mux15~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~48_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux15~45_combout\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|Mux15~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~47_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|OFFSET[9]~8_combout\,
	datad => \Pared|Mux15~45_combout\,
	combout => \Pared|Mux15~48_combout\);

-- Location: LCCOMB_X13_Y10_N16
\Pared|Mux15~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~42_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[41][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[40][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[40][4]~q\,
	datad => \Pared|PAREDES_A[41][4]~q\,
	combout => \Pared|Mux15~42_combout\);

-- Location: LCCOMB_X13_Y12_N28
\Pared|Mux15~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~43_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~42_combout\ & (\Pared|PAREDES_A[43][4]~q\)) # (!\Pared|Mux15~42_combout\ & ((\Pared|PAREDES_A[42][4]~q\))))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux15~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[43][4]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[42][4]~q\,
	datad => \Pared|Mux15~42_combout\,
	combout => \Pared|Mux15~43_combout\);

-- Location: LCCOMB_X18_Y14_N10
\Pared|Mux15~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~49_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[58][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[56][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[56][4]~q\,
	datad => \Pared|PAREDES_A[58][4]~q\,
	combout => \Pared|Mux15~49_combout\);

-- Location: LCCOMB_X18_Y12_N18
\Pared|Mux15~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~50_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux15~49_combout\ & (\Pared|PAREDES_A[59][4]~q\)) # (!\Pared|Mux15~49_combout\ & ((\Pared|PAREDES_A[57][4]~q\))))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux15~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux15~49_combout\,
	datac => \Pared|PAREDES_A[59][4]~q\,
	datad => \Pared|PAREDES_A[57][4]~q\,
	combout => \Pared|Mux15~50_combout\);

-- Location: LCCOMB_X16_Y12_N24
\Pared|Mux15~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~51_combout\ = (\Pared|Mux15~48_combout\ & (((\Pared|Mux15~50_combout\) # (!\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|Mux15~48_combout\ & (\Pared|Mux15~43_combout\ & ((\Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~48_combout\,
	datab => \Pared|Mux15~43_combout\,
	datac => \Pared|Mux15~50_combout\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux15~51_combout\);

-- Location: LCCOMB_X13_Y14_N28
\Pared|Mux15~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~52_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[22][4]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[20][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[22][4]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[20][4]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux15~52_combout\);

-- Location: LCCOMB_X16_Y15_N28
\Pared|Mux15~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~53_combout\ = (\Pared|Mux15~52_combout\ & (((\Pared|PAREDES_A[23][4]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux15~52_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[21][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~52_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[23][4]~q\,
	datad => \Pared|PAREDES_A[21][4]~q\,
	combout => \Pared|Mux15~53_combout\);

-- Location: LCCOMB_X14_Y14_N6
\Pared|Mux15~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~54_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[37][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[36][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[36][4]~q\,
	datad => \Pared|PAREDES_A[37][4]~q\,
	combout => \Pared|Mux15~54_combout\);

-- Location: LCCOMB_X13_Y17_N30
\Pared|Mux15~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~55_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~54_combout\ & ((\Pared|PAREDES_A[39][4]~q\))) # (!\Pared|Mux15~54_combout\ & (\Pared|PAREDES_A[38][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux15~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[38][4]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[39][4]~q\,
	datad => \Pared|Mux15~54_combout\,
	combout => \Pared|Mux15~55_combout\);

-- Location: LCCOMB_X13_Y14_N22
\Pared|Mux15~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~56_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[5][4]~q\) # ((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|PAREDES_A[4][4]~q\ & !\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[5][4]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[4][4]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux15~56_combout\);

-- Location: LCCOMB_X13_Y17_N24
\Pared|Mux15~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~57_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~56_combout\ & ((\Pared|PAREDES_A[7][4]~q\))) # (!\Pared|Mux15~56_combout\ & (\Pared|PAREDES_A[6][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux15~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[6][4]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[7][4]~q\,
	datad => \Pared|Mux15~56_combout\,
	combout => \Pared|Mux15~57_combout\);

-- Location: LCCOMB_X13_Y17_N26
\Pared|Mux15~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~58_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux15~55_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & 
-- ((\Pared|Mux15~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~55_combout\,
	datab => \Pared|Mux15~57_combout\,
	datac => \Pared|OFFSET[9]~8_combout\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux15~58_combout\);

-- Location: LCCOMB_X16_Y13_N10
\Pared|Mux15~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~59_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[54][4]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[52][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[54][4]~q\,
	datac => \Pared|PAREDES_A[52][4]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux15~59_combout\);

-- Location: LCCOMB_X16_Y13_N20
\Pared|Mux15~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~60_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux15~59_combout\ & ((\Pared|PAREDES_A[55][4]~q\))) # (!\Pared|Mux15~59_combout\ & (\Pared|PAREDES_A[53][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux15~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[53][4]~q\,
	datac => \Pared|PAREDES_A[55][4]~q\,
	datad => \Pared|Mux15~59_combout\,
	combout => \Pared|Mux15~60_combout\);

-- Location: LCCOMB_X16_Y13_N30
\Pared|Mux15~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~61_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux15~58_combout\ & ((\Pared|Mux15~60_combout\))) # (!\Pared|Mux15~58_combout\ & (\Pared|Mux15~53_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux15~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~53_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux15~58_combout\,
	datad => \Pared|Mux15~60_combout\,
	combout => \Pared|Mux15~61_combout\);

-- Location: LCCOMB_X17_Y11_N8
\Pared|Mux15~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~69_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[50][4]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & 
-- ((\Pared|PAREDES_A[48][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[50][4]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[48][4]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux15~69_combout\);

-- Location: LCCOMB_X17_Y12_N2
\Pared|Mux15~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~70_combout\ = (\Pared|Mux15~69_combout\ & (((\Pared|PAREDES_A[51][4]~q\) # (!\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|Mux15~69_combout\ & (\Pared|PAREDES_A[49][4]~q\ & ((\Pared|OFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~69_combout\,
	datab => \Pared|PAREDES_A[49][4]~q\,
	datac => \Pared|PAREDES_A[51][4]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux15~70_combout\);

-- Location: LCCOMB_X14_Y17_N16
\Pared|Mux15~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~62_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[33][4]~q\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[32][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[32][4]~q\,
	datad => \Pared|PAREDES_A[33][4]~q\,
	combout => \Pared|Mux15~62_combout\);

-- Location: LCCOMB_X14_Y12_N4
\Pared|Mux15~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~63_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~62_combout\ & ((\Pared|PAREDES_A[35][4]~q\))) # (!\Pared|Mux15~62_combout\ & (\Pared|PAREDES_A[34][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux15~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[34][4]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[35][4]~q\,
	datad => \Pared|Mux15~62_combout\,
	combout => \Pared|Mux15~63_combout\);

-- Location: LCCOMB_X16_Y17_N8
\Pared|Mux15~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~64_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[18][4]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[16][4]~q\,
	datad => \Pared|PAREDES_A[18][4]~q\,
	combout => \Pared|Mux15~64_combout\);

-- Location: LCCOMB_X14_Y18_N8
\Pared|Mux15~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~65_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux15~64_combout\ & ((\Pared|PAREDES_A[19][4]~q\))) # (!\Pared|Mux15~64_combout\ & (\Pared|PAREDES_A[17][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux15~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|PAREDES_A[17][4]~q\,
	datac => \Pared|PAREDES_A[19][4]~q\,
	datad => \Pared|Mux15~64_combout\,
	combout => \Pared|Mux15~65_combout\);

-- Location: LCCOMB_X18_Y15_N10
\Pared|Mux15~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~66_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[1][4]~q\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[0][4]~q\,
	datad => \Pared|PAREDES_A[1][4]~q\,
	combout => \Pared|Mux15~66_combout\);

-- Location: LCCOMB_X18_Y15_N28
\Pared|Mux15~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~67_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~66_combout\ & ((\Pared|PAREDES_A[3][4]~q\))) # (!\Pared|Mux15~66_combout\ & (\Pared|PAREDES_A[2][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux15~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[2][4]~q\,
	datac => \Pared|PAREDES_A[3][4]~q\,
	datad => \Pared|Mux15~66_combout\,
	combout => \Pared|Mux15~67_combout\);

-- Location: LCCOMB_X18_Y15_N14
\Pared|Mux15~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~68_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux15~65_combout\) # ((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((!\Pared|OFFSET[10]~10_combout\ & \Pared|Mux15~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~65_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux15~67_combout\,
	combout => \Pared|Mux15~68_combout\);

-- Location: LCCOMB_X16_Y12_N10
\Pared|Mux15~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~71_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux15~68_combout\ & (\Pared|Mux15~70_combout\)) # (!\Pared|Mux15~68_combout\ & ((\Pared|Mux15~63_combout\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux15~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~70_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|Mux15~63_combout\,
	datad => \Pared|Mux15~68_combout\,
	combout => \Pared|Mux15~71_combout\);

-- Location: LCCOMB_X16_Y12_N4
\Pared|Mux15~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~72_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux15~61_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux15~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux15~61_combout\,
	datad => \Pared|Mux15~71_combout\,
	combout => \Pared|Mux15~72_combout\);

-- Location: LCCOMB_X18_Y14_N12
\Pared|Mux15~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~77_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[44][4]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[12][4]~q\,
	datad => \Pared|PAREDES_A[44][4]~q\,
	combout => \Pared|Mux15~77_combout\);

-- Location: LCCOMB_X16_Y14_N18
\Pared|Mux15~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~78_combout\ = (\Pared|Mux15~77_combout\ & (((\Pared|PAREDES_A[60][4]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux15~77_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[28][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~77_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[60][4]~q\,
	datad => \Pared|PAREDES_A[28][4]~q\,
	combout => \Pared|Mux15~78_combout\);

-- Location: LCCOMB_X17_Y13_N28
\Pared|Mux15~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~75_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[29][4]~q\) # ((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|PAREDES_A[13][4]~q\ & !\Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[29][4]~q\,
	datac => \Pared|PAREDES_A[13][4]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux15~75_combout\);

-- Location: LCCOMB_X17_Y13_N14
\Pared|Mux15~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~76_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux15~75_combout\ & (\Pared|PAREDES_A[61][4]~q\)) # (!\Pared|Mux15~75_combout\ & ((\Pared|PAREDES_A[45][4]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux15~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|Mux15~75_combout\,
	datac => \Pared|PAREDES_A[61][4]~q\,
	datad => \Pared|PAREDES_A[45][4]~q\,
	combout => \Pared|Mux15~76_combout\);

-- Location: LCCOMB_X16_Y14_N20
\Pared|Mux15~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~79_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\) # (\Pared|Mux15~76_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux15~78_combout\ & (!\Pared|OFFSET[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux15~78_combout\,
	datac => \Pared|OFFSET[6]~2_combout\,
	datad => \Pared|Mux15~76_combout\,
	combout => \Pared|Mux15~79_combout\);

-- Location: LCCOMB_X12_Y15_N30
\Pared|Mux15~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~73_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[46][4]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[14][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[14][4]~q\,
	datad => \Pared|PAREDES_A[46][4]~q\,
	combout => \Pared|Mux15~73_combout\);

-- Location: LCCOMB_X12_Y11_N2
\Pared|Mux15~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~74_combout\ = (\Pared|Mux15~73_combout\ & (((\Pared|PAREDES_A[62][4]~q\) # (!\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|Mux15~73_combout\ & (\Pared|PAREDES_A[30][4]~q\ & ((\Pared|OFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~73_combout\,
	datab => \Pared|PAREDES_A[30][4]~q\,
	datac => \Pared|PAREDES_A[62][4]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux15~74_combout\);

-- Location: LCCOMB_X17_Y17_N30
\Pared|Mux15~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~80_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[31][4]~q\)) # (!\Pared|OFFSET[9]~8_combout\ & 
-- ((\Pared|PAREDES_A[15][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[31][4]~q\,
	datac => \Pared|PAREDES_A[15][4]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux15~80_combout\);

-- Location: LCCOMB_X17_Y17_N28
\Pared|Mux15~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~81_combout\ = (\Pared|Mux15~80_combout\ & (((\Pared|PAREDES_A[63][4]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux15~80_combout\ & (\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[47][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~80_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[47][4]~q\,
	datad => \Pared|PAREDES_A[63][4]~q\,
	combout => \Pared|Mux15~81_combout\);

-- Location: LCCOMB_X16_Y14_N14
\Pared|Mux15~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~82_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~79_combout\ & ((\Pared|Mux15~81_combout\))) # (!\Pared|Mux15~79_combout\ & (\Pared|Mux15~74_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux15~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|Mux15~79_combout\,
	datac => \Pared|Mux15~74_combout\,
	datad => \Pared|Mux15~81_combout\,
	combout => \Pared|Mux15~82_combout\);

-- Location: LCCOMB_X16_Y12_N22
\Pared|Mux15~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~83_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux15~72_combout\ & ((\Pared|Mux15~82_combout\))) # (!\Pared|Mux15~72_combout\ & (\Pared|Mux15~51_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux15~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux15~51_combout\,
	datac => \Pared|Mux15~72_combout\,
	datad => \Pared|Mux15~82_combout\,
	combout => \Pared|Mux15~83_combout\);

-- Location: LCCOMB_X18_Y9_N22
\Pared|Mux15~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~35_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[113][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[112][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[112][4]~q\,
	datad => \Pared|PAREDES_A[113][4]~q\,
	combout => \Pared|Mux15~35_combout\);

-- Location: LCCOMB_X14_Y9_N18
\Pared|Mux15~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~36_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~35_combout\ & ((\Pared|PAREDES_A[115][4]~q\))) # (!\Pared|Mux15~35_combout\ & (\Pared|PAREDES_A[114][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux15~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|PAREDES_A[114][4]~q\,
	datac => \Pared|PAREDES_A[115][4]~q\,
	datad => \Pared|Mux15~35_combout\,
	combout => \Pared|Mux15~36_combout\);

-- Location: LCCOMB_X18_Y10_N6
\Pared|Mux15~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~33_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[118][4]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[116][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[116][4]~q\,
	datad => \Pared|PAREDES_A[118][4]~q\,
	combout => \Pared|Mux15~33_combout\);

-- Location: LCCOMB_X22_Y10_N0
\Pared|Mux15~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~34_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux15~33_combout\ & ((\Pared|PAREDES_A[119][4]~q\))) # (!\Pared|Mux15~33_combout\ & (\Pared|PAREDES_A[117][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux15~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[117][4]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[119][4]~q\,
	datad => \Pared|Mux15~33_combout\,
	combout => \Pared|Mux15~34_combout\);

-- Location: LCCOMB_X21_Y11_N26
\Pared|Mux15~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~37_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|Mux15~34_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux15~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux15~36_combout\,
	datad => \Pared|Mux15~34_combout\,
	combout => \Pared|Mux15~37_combout\);

-- Location: LCCOMB_X22_Y7_N2
\Pared|Mux15~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~31_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[121][4]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[120][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[120][4]~q\,
	datad => \Pared|PAREDES_A[121][4]~q\,
	combout => \Pared|Mux15~31_combout\);

-- Location: LCCOMB_X22_Y7_N12
\Pared|Mux15~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~32_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~31_combout\ & ((\Pared|PAREDES_A[123][4]~q\))) # (!\Pared|Mux15~31_combout\ & (\Pared|PAREDES_A[122][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux15~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[122][4]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[123][4]~q\,
	datad => \Pared|Mux15~31_combout\,
	combout => \Pared|Mux15~32_combout\);

-- Location: LCCOMB_X28_Y9_N12
\Pared|Mux15~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~38_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[126][4]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[124][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[124][4]~q\,
	datad => \Pared|PAREDES_A[126][4]~q\,
	combout => \Pared|Mux15~38_combout\);

-- Location: LCCOMB_X29_Y7_N8
\Pared|Mux15~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~39_combout\ = (\Pared|Mux15~38_combout\ & (((\Pared|PAREDES_A[127][4]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux15~38_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[125][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~38_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[127][4]~q\,
	datad => \Pared|PAREDES_A[125][4]~q\,
	combout => \Pared|Mux15~39_combout\);

-- Location: LCCOMB_X21_Y11_N12
\Pared|Mux15~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~40_combout\ = (\Pared|Mux15~37_combout\ & (((\Pared|Mux15~39_combout\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux15~37_combout\ & (\Pared|Mux15~32_combout\ & (\Pared|OFFSET[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~37_combout\,
	datab => \Pared|Mux15~32_combout\,
	datac => \Pared|OFFSET[8]~6_combout\,
	datad => \Pared|Mux15~39_combout\,
	combout => \Pared|Mux15~40_combout\);

-- Location: LCCOMB_X23_Y9_N26
\Pared|Mux15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~20_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[73][4]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[65][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[65][4]~q\,
	datad => \Pared|PAREDES_A[73][4]~q\,
	combout => \Pared|Mux15~20_combout\);

-- Location: LCCOMB_X29_Y8_N24
\Pared|Mux15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~21_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux15~20_combout\ & ((\Pared|PAREDES_A[77][4]~q\))) # (!\Pared|Mux15~20_combout\ & (\Pared|PAREDES_A[69][4]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux15~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[69][4]~q\,
	datac => \Pared|PAREDES_A[77][4]~q\,
	datad => \Pared|Mux15~20_combout\,
	combout => \Pared|Mux15~21_combout\);

-- Location: LCCOMB_X26_Y13_N18
\Pared|Mux15~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~27_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[75][4]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[67][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[67][4]~q\,
	datad => \Pared|PAREDES_A[75][4]~q\,
	combout => \Pared|Mux15~27_combout\);

-- Location: LCCOMB_X25_Y6_N16
\Pared|Mux15~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~28_combout\ = (\Pared|Mux15~27_combout\ & (((\Pared|PAREDES_A[79][4]~q\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux15~27_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[71][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~27_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[79][4]~q\,
	datad => \Pared|PAREDES_A[71][4]~q\,
	combout => \Pared|Mux15~28_combout\);

-- Location: LCCOMB_X21_Y9_N10
\Pared|Mux15~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~24_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[68][4]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[64][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[64][4]~q\,
	datad => \Pared|PAREDES_A[68][4]~q\,
	combout => \Pared|Mux15~24_combout\);

-- Location: LCCOMB_X26_Y9_N26
\Pared|Mux15~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~25_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux15~24_combout\ & (\Pared|PAREDES_A[76][4]~q\)) # (!\Pared|Mux15~24_combout\ & ((\Pared|PAREDES_A[72][4]~q\))))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux15~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux15~24_combout\,
	datac => \Pared|PAREDES_A[76][4]~q\,
	datad => \Pared|PAREDES_A[72][4]~q\,
	combout => \Pared|Mux15~25_combout\);

-- Location: LCCOMB_X22_Y6_N18
\Pared|Mux15~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~22_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[70][4]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[66][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[66][4]~q\,
	datad => \Pared|PAREDES_A[70][4]~q\,
	combout => \Pared|Mux15~22_combout\);

-- Location: LCCOMB_X26_Y9_N0
\Pared|Mux15~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~23_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux15~22_combout\ & ((\Pared|PAREDES_A[78][4]~q\))) # (!\Pared|Mux15~22_combout\ & (\Pared|PAREDES_A[74][4]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[74][4]~q\,
	datac => \Pared|PAREDES_A[78][4]~q\,
	datad => \Pared|Mux15~22_combout\,
	combout => \Pared|Mux15~23_combout\);

-- Location: LCCOMB_X26_Y9_N20
\Pared|Mux15~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~26_combout\ = (\Pared|OFFSET[5]~0_combout\ & (((\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux15~23_combout\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux15~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~25_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|OFFSET[6]~2_combout\,
	datad => \Pared|Mux15~23_combout\,
	combout => \Pared|Mux15~26_combout\);

-- Location: LCCOMB_X26_Y9_N22
\Pared|Mux15~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~29_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux15~26_combout\ & ((\Pared|Mux15~28_combout\))) # (!\Pared|Mux15~26_combout\ & (\Pared|Mux15~21_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~21_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|Mux15~28_combout\,
	datad => \Pared|Mux15~26_combout\,
	combout => \Pared|Mux15~29_combout\);

-- Location: LCCOMB_X19_Y11_N12
\Pared|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~14_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[100][4]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[96][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[96][4]~q\,
	datad => \Pared|PAREDES_A[100][4]~q\,
	combout => \Pared|Mux15~14_combout\);

-- Location: LCCOMB_X26_Y7_N10
\Pared|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~15_combout\ = (\Pared|Mux15~14_combout\ & (((\Pared|PAREDES_A[108][4]~q\)) # (!\Pared|OFFSET[8]~6_combout\))) # (!\Pared|Mux15~14_combout\ & (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[104][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~14_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[108][4]~q\,
	datad => \Pared|PAREDES_A[104][4]~q\,
	combout => \Pared|Mux15~15_combout\);

-- Location: LCCOMB_X21_Y6_N6
\Pared|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~12_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[102][4]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[98][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[98][4]~q\,
	datad => \Pared|PAREDES_A[102][4]~q\,
	combout => \Pared|Mux15~12_combout\);

-- Location: LCCOMB_X26_Y7_N16
\Pared|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~13_combout\ = (\Pared|Mux15~12_combout\ & (((\Pared|PAREDES_A[110][4]~q\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux15~12_combout\ & (\Pared|PAREDES_A[106][4]~q\ & ((\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~12_combout\,
	datab => \Pared|PAREDES_A[106][4]~q\,
	datac => \Pared|PAREDES_A[110][4]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux15~13_combout\);

-- Location: LCCOMB_X26_Y7_N28
\Pared|Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~16_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\) # (\Pared|Mux15~13_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|Mux15~15_combout\ & (!\Pared|OFFSET[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~15_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux15~13_combout\,
	combout => \Pared|Mux15~16_combout\);

-- Location: LCCOMB_X23_Y9_N8
\Pared|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~10_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[105][4]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[97][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[97][4]~q\,
	datad => \Pared|PAREDES_A[105][4]~q\,
	combout => \Pared|Mux15~10_combout\);

-- Location: LCCOMB_X30_Y8_N30
\Pared|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~11_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux15~10_combout\ & (\Pared|PAREDES_A[109][4]~q\)) # (!\Pared|Mux15~10_combout\ & ((\Pared|PAREDES_A[101][4]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux15~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux15~10_combout\,
	datac => \Pared|PAREDES_A[109][4]~q\,
	datad => \Pared|PAREDES_A[101][4]~q\,
	combout => \Pared|Mux15~11_combout\);

-- Location: LCCOMB_X23_Y5_N6
\Pared|Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~17_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[107][4]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[99][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[99][4]~q\,
	datad => \Pared|PAREDES_A[107][4]~q\,
	combout => \Pared|Mux15~17_combout\);

-- Location: LCCOMB_X23_Y6_N30
\Pared|Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~18_combout\ = (\Pared|Mux15~17_combout\ & (((\Pared|PAREDES_A[111][4]~q\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux15~17_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[103][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~17_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[111][4]~q\,
	datad => \Pared|PAREDES_A[103][4]~q\,
	combout => \Pared|Mux15~18_combout\);

-- Location: LCCOMB_X26_Y7_N22
\Pared|Mux15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~19_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux15~16_combout\ & ((\Pared|Mux15~18_combout\))) # (!\Pared|Mux15~16_combout\ & (\Pared|Mux15~11_combout\)))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux15~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux15~16_combout\,
	datac => \Pared|Mux15~11_combout\,
	datad => \Pared|Mux15~18_combout\,
	combout => \Pared|Mux15~19_combout\);

-- Location: LCCOMB_X26_Y9_N16
\Pared|Mux15~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~30_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux15~19_combout\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|Mux15~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~29_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux15~19_combout\,
	combout => \Pared|Mux15~30_combout\);

-- Location: LCCOMB_X21_Y11_N24
\Pared|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~0_combout\ = (\Pared|OFFSET[8]~6_combout\ & (((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[86][4]~q\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[82][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[86][4]~q\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[82][4]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y7_N14
\Pared|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~1_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux15~0_combout\ & ((\Pared|PAREDES_A[94][4]~q\))) # (!\Pared|Mux15~0_combout\ & (\Pared|PAREDES_A[90][4]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux15~0_combout\,
	datac => \Pared|PAREDES_A[90][4]~q\,
	datad => \Pared|PAREDES_A[94][4]~q\,
	combout => \Pared|Mux15~1_combout\);

-- Location: LCCOMB_X22_Y9_N2
\Pared|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~2_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[89][4]~q\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[81][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[89][4]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[81][4]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux15~2_combout\);

-- Location: LCCOMB_X29_Y8_N22
\Pared|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~3_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux15~2_combout\ & (\Pared|PAREDES_A[93][4]~q\)) # (!\Pared|Mux15~2_combout\ & ((\Pared|PAREDES_A[85][4]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux15~2_combout\,
	datac => \Pared|PAREDES_A[93][4]~q\,
	datad => \Pared|PAREDES_A[85][4]~q\,
	combout => \Pared|Mux15~3_combout\);

-- Location: LCCOMB_X17_Y9_N10
\Pared|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~4_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[84][4]~q\) # ((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|PAREDES_A[80][4]~q\ & !\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[84][4]~q\,
	datac => \Pared|PAREDES_A[80][4]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux15~4_combout\);

-- Location: LCCOMB_X26_Y8_N16
\Pared|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~5_combout\ = (\Pared|Mux15~4_combout\ & (((\Pared|PAREDES_A[92][4]~q\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux15~4_combout\ & (\Pared|PAREDES_A[88][4]~q\ & ((\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[88][4]~q\,
	datab => \Pared|Mux15~4_combout\,
	datac => \Pared|PAREDES_A[92][4]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux15~5_combout\);

-- Location: LCCOMB_X26_Y8_N10
\Pared|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~6_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux15~3_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|Mux15~3_combout\,
	datad => \Pared|Mux15~5_combout\,
	combout => \Pared|Mux15~6_combout\);

-- Location: LCCOMB_X22_Y8_N12
\Pared|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~7_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[91][4]~q\) # ((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|PAREDES_A[83][4]~q\ & !\Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[91][4]~q\,
	datac => \Pared|PAREDES_A[83][4]~q\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux15~7_combout\);

-- Location: LCCOMB_X28_Y6_N24
\Pared|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~8_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux15~7_combout\ & ((\Pared|PAREDES_A[95][4]~q\))) # (!\Pared|Mux15~7_combout\ & (\Pared|PAREDES_A[87][4]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[87][4]~q\,
	datac => \Pared|PAREDES_A[95][4]~q\,
	datad => \Pared|Mux15~7_combout\,
	combout => \Pared|Mux15~8_combout\);

-- Location: LCCOMB_X26_Y7_N6
\Pared|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~9_combout\ = (\Pared|Mux15~6_combout\ & (((\Pared|Mux15~8_combout\) # (!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux15~6_combout\ & (\Pared|Mux15~1_combout\ & ((\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~1_combout\,
	datab => \Pared|Mux15~6_combout\,
	datac => \Pared|Mux15~8_combout\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux15~9_combout\);

-- Location: LCCOMB_X23_Y11_N20
\Pared|Mux15~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux15~41_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux15~30_combout\ & (\Pared|Mux15~40_combout\)) # (!\Pared|Mux15~30_combout\ & ((\Pared|Mux15~9_combout\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux15~40_combout\,
	datac => \Pared|Mux15~30_combout\,
	datad => \Pared|Mux15~9_combout\,
	combout => \Pared|Mux15~41_combout\);

-- Location: LCCOMB_X18_Y11_N12
\Pared|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux20~0_combout\ = (\Pared|OFFSET[11]~12_combout\ & (((\Pared|Mux15~41_combout\) # (\Rect2Hex2|cuadrante\(0))))) # (!\Pared|OFFSET[11]~12_combout\ & (\Pared|Mux15~83_combout\ & ((!\Rect2Hex2|cuadrante\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux15~83_combout\,
	datab => \Pared|OFFSET[11]~12_combout\,
	datac => \Pared|Mux15~41_combout\,
	datad => \Rect2Hex2|cuadrante\(0),
	combout => \Pared|Mux20~0_combout\);

-- Location: LCCOMB_X22_Y7_N14
\Pared|Mux14~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~59_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[122][5]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[120][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[120][5]~q\,
	datad => \Pared|PAREDES_A[122][5]~q\,
	combout => \Pared|Mux14~59_combout\);

-- Location: LCCOMB_X23_Y7_N14
\Pared|Mux14~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~60_combout\ = (\Pared|Mux14~59_combout\ & (((\Pared|PAREDES_A[123][5]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux14~59_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[121][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~59_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[123][5]~q\,
	datad => \Pared|PAREDES_A[121][5]~q\,
	combout => \Pared|Mux14~60_combout\);

-- Location: LCCOMB_X24_Y8_N20
\Pared|Mux14~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~56_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[73][5]~q\)) # (!\Pared|OFFSET[5]~0_combout\ & 
-- ((\Pared|PAREDES_A[72][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[73][5]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[72][5]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux14~56_combout\);

-- Location: LCCOMB_X23_Y8_N28
\Pared|Mux14~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~57_combout\ = (\Pared|Mux14~56_combout\ & (((\Pared|PAREDES_A[75][5]~q\) # (!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux14~56_combout\ & (\Pared|PAREDES_A[74][5]~q\ & ((\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~56_combout\,
	datab => \Pared|PAREDES_A[74][5]~q\,
	datac => \Pared|PAREDES_A[75][5]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux14~57_combout\);

-- Location: LCCOMB_X14_Y7_N12
\Pared|Mux14~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~54_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[90][5]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[88][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[88][5]~q\,
	datad => \Pared|PAREDES_A[90][5]~q\,
	combout => \Pared|Mux14~54_combout\);

-- Location: LCCOMB_X23_Y8_N2
\Pared|Mux14~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~55_combout\ = (\Pared|Mux14~54_combout\ & (((\Pared|PAREDES_A[91][5]~q\) # (!\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|Mux14~54_combout\ & (\Pared|PAREDES_A[89][5]~q\ & ((\Pared|OFFSET[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[89][5]~q\,
	datab => \Pared|Mux14~54_combout\,
	datac => \Pared|PAREDES_A[91][5]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux14~55_combout\);

-- Location: LCCOMB_X23_Y8_N6
\Pared|Mux14~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~58_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~55_combout\))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux14~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux14~57_combout\,
	datad => \Pared|Mux14~55_combout\,
	combout => \Pared|Mux14~58_combout\);

-- Location: LCCOMB_X24_Y5_N18
\Pared|Mux14~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~52_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[105][5]~q\)) # (!\Pared|OFFSET[5]~0_combout\ & 
-- ((\Pared|PAREDES_A[104][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[105][5]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[104][5]~q\,
	datad => \Pared|OFFSET[5]~0_combout\,
	combout => \Pared|Mux14~52_combout\);

-- Location: LCCOMB_X24_Y7_N18
\Pared|Mux14~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~53_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux14~52_combout\ & (\Pared|PAREDES_A[107][5]~q\)) # (!\Pared|Mux14~52_combout\ & ((\Pared|PAREDES_A[106][5]~q\))))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux14~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[107][5]~q\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[106][5]~q\,
	datad => \Pared|Mux14~52_combout\,
	combout => \Pared|Mux14~53_combout\);

-- Location: LCCOMB_X24_Y7_N28
\Pared|Mux14~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~61_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~58_combout\ & (\Pared|Mux14~60_combout\)) # (!\Pared|Mux14~58_combout\ & ((\Pared|Mux14~53_combout\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux14~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~60_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|Mux14~58_combout\,
	datad => \Pared|Mux14~53_combout\,
	combout => \Pared|Mux14~61_combout\);

-- Location: LCCOMB_X17_Y9_N20
\Pared|Mux14~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~64_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\) # ((\Pared|PAREDES_A[82][5]~q\)))) # (!\Pared|OFFSET[6]~2_combout\ & (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[80][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[80][5]~q\,
	datad => \Pared|PAREDES_A[82][5]~q\,
	combout => \Pared|Mux14~64_combout\);

-- Location: LCCOMB_X22_Y8_N18
\Pared|Mux14~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~65_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux14~64_combout\ & ((\Pared|PAREDES_A[83][5]~q\))) # (!\Pared|Mux14~64_combout\ & (\Pared|PAREDES_A[81][5]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (((\Pared|Mux14~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[81][5]~q\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[83][5]~q\,
	datad => \Pared|Mux14~64_combout\,
	combout => \Pared|Mux14~65_combout\);

-- Location: LCCOMB_X21_Y9_N30
\Pared|Mux14~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~66_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[65][5]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[64][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[64][5]~q\,
	datad => \Pared|PAREDES_A[65][5]~q\,
	combout => \Pared|Mux14~66_combout\);

-- Location: LCCOMB_X19_Y7_N12
\Pared|Mux14~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~67_combout\ = (\Pared|Mux14~66_combout\ & (((\Pared|PAREDES_A[67][5]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux14~66_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[66][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~66_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[67][5]~q\,
	datad => \Pared|PAREDES_A[66][5]~q\,
	combout => \Pared|Mux14~67_combout\);

-- Location: LCCOMB_X19_Y7_N6
\Pared|Mux14~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~68_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux14~65_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|Mux14~65_combout\,
	datad => \Pared|Mux14~67_combout\,
	combout => \Pared|Mux14~68_combout\);

-- Location: LCCOMB_X24_Y7_N30
\Pared|Mux14~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~62_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[97][5]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[96][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[96][5]~q\,
	datad => \Pared|PAREDES_A[97][5]~q\,
	combout => \Pared|Mux14~62_combout\);

-- Location: LCCOMB_X21_Y6_N26
\Pared|Mux14~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~63_combout\ = (\Pared|Mux14~62_combout\ & ((\Pared|PAREDES_A[99][5]~q\) # ((!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux14~62_combout\ & (((\Pared|PAREDES_A[98][5]~q\ & \Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[99][5]~q\,
	datab => \Pared|Mux14~62_combout\,
	datac => \Pared|PAREDES_A[98][5]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux14~63_combout\);

-- Location: LCCOMB_X18_Y9_N26
\Pared|Mux14~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~69_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[114][5]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[112][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[112][5]~q\,
	datad => \Pared|PAREDES_A[114][5]~q\,
	combout => \Pared|Mux14~69_combout\);

-- Location: LCCOMB_X19_Y8_N16
\Pared|Mux14~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~70_combout\ = (\Pared|Mux14~69_combout\ & (((\Pared|PAREDES_A[115][5]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux14~69_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[113][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~69_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[115][5]~q\,
	datad => \Pared|PAREDES_A[113][5]~q\,
	combout => \Pared|Mux14~70_combout\);

-- Location: LCCOMB_X18_Y6_N0
\Pared|Mux14~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~71_combout\ = (\Pared|Mux14~68_combout\ & (((\Pared|Mux14~70_combout\) # (!\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|Mux14~68_combout\ & (\Pared|Mux14~63_combout\ & (\Pared|OFFSET[10]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~68_combout\,
	datab => \Pared|Mux14~63_combout\,
	datac => \Pared|OFFSET[10]~10_combout\,
	datad => \Pared|Mux14~70_combout\,
	combout => \Pared|Mux14~71_combout\);

-- Location: LCCOMB_X13_Y11_N24
\Pared|Mux14~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~72_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux14~61_combout\) # ((\Pared|OFFSET[7]~4_combout\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux14~71_combout\ & !\Pared|OFFSET[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux14~61_combout\,
	datac => \Pared|Mux14~71_combout\,
	datad => \Pared|OFFSET[7]~4_combout\,
	combout => \Pared|Mux14~72_combout\);

-- Location: LCCOMB_X26_Y10_N6
\Pared|Mux14~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~73_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[110][5]~q\))) # (!\Pared|OFFSET[10]~10_combout\ & 
-- (\Pared|PAREDES_A[78][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[78][5]~q\,
	datad => \Pared|PAREDES_A[110][5]~q\,
	combout => \Pared|Mux14~73_combout\);

-- Location: LCCOMB_X26_Y10_N28
\Pared|Mux14~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~74_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~73_combout\ & (\Pared|PAREDES_A[126][5]~q\)) # (!\Pared|Mux14~73_combout\ & ((\Pared|PAREDES_A[94][5]~q\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux14~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[126][5]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[94][5]~q\,
	datad => \Pared|Mux14~73_combout\,
	combout => \Pared|Mux14~74_combout\);

-- Location: LCCOMB_X25_Y6_N18
\Pared|Mux14~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~80_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[95][5]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[79][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[79][5]~q\,
	datad => \Pared|PAREDES_A[95][5]~q\,
	combout => \Pared|Mux14~80_combout\);

-- Location: LCCOMB_X28_Y6_N22
\Pared|Mux14~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~81_combout\ = (\Pared|Mux14~80_combout\ & ((\Pared|PAREDES_A[127][5]~q\) # ((!\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|Mux14~80_combout\ & (((\Pared|PAREDES_A[111][5]~q\ & \Pared|OFFSET[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[127][5]~q\,
	datab => \Pared|Mux14~80_combout\,
	datac => \Pared|PAREDES_A[111][5]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux14~81_combout\);

-- Location: LCCOMB_X26_Y9_N10
\Pared|Mux14~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~77_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[108][5]~q\) # ((\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[76][5]~q\ & !\Pared|OFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[108][5]~q\,
	datac => \Pared|PAREDES_A[76][5]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux14~77_combout\);

-- Location: LCCOMB_X26_Y8_N14
\Pared|Mux14~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~78_combout\ = (\Pared|Mux14~77_combout\ & (((\Pared|PAREDES_A[124][5]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux14~77_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[92][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~77_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[124][5]~q\,
	datad => \Pared|PAREDES_A[92][5]~q\,
	combout => \Pared|Mux14~78_combout\);

-- Location: LCCOMB_X29_Y8_N28
\Pared|Mux14~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~75_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[93][5]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[77][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[77][5]~q\,
	datad => \Pared|PAREDES_A[93][5]~q\,
	combout => \Pared|Mux14~75_combout\);

-- Location: LCCOMB_X30_Y8_N4
\Pared|Mux14~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~76_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~75_combout\ & ((\Pared|PAREDES_A[125][5]~q\))) # (!\Pared|Mux14~75_combout\ & (\Pared|PAREDES_A[109][5]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux14~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[109][5]~q\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[125][5]~q\,
	datad => \Pared|Mux14~75_combout\,
	combout => \Pared|Mux14~76_combout\);

-- Location: LCCOMB_X28_Y8_N10
\Pared|Mux14~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~79_combout\ = (\Pared|OFFSET[6]~2_combout\ & (((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux14~76_combout\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux14~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~78_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux14~76_combout\,
	combout => \Pared|Mux14~79_combout\);

-- Location: LCCOMB_X28_Y8_N12
\Pared|Mux14~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~82_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux14~79_combout\ & ((\Pared|Mux14~81_combout\))) # (!\Pared|Mux14~79_combout\ & (\Pared|Mux14~74_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((\Pared|Mux14~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~74_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|Mux14~81_combout\,
	datad => \Pared|Mux14~79_combout\,
	combout => \Pared|Mux14~82_combout\);

-- Location: LCCOMB_X18_Y10_N16
\Pared|Mux14~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~42_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[86][5]~q\))) # (!\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[84][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[84][5]~q\,
	datad => \Pared|PAREDES_A[86][5]~q\,
	combout => \Pared|Mux14~42_combout\);

-- Location: LCCOMB_X22_Y10_N18
\Pared|Mux14~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~43_combout\ = (\Pared|Mux14~42_combout\ & (((\Pared|PAREDES_A[87][5]~q\)) # (!\Pared|OFFSET[5]~0_combout\))) # (!\Pared|Mux14~42_combout\ & (\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[85][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~42_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[87][5]~q\,
	datad => \Pared|PAREDES_A[85][5]~q\,
	combout => \Pared|Mux14~43_combout\);

-- Location: LCCOMB_X18_Y6_N22
\Pared|Mux14~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~49_combout\ = (\Pared|OFFSET[5]~0_combout\ & (\Pared|OFFSET[6]~2_combout\)) # (!\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\ & (\Pared|PAREDES_A[118][5]~q\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[116][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[118][5]~q\,
	datad => \Pared|PAREDES_A[116][5]~q\,
	combout => \Pared|Mux14~49_combout\);

-- Location: LCCOMB_X19_Y10_N26
\Pared|Mux14~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~50_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|Mux14~49_combout\ & ((\Pared|PAREDES_A[119][5]~q\))) # (!\Pared|Mux14~49_combout\ & (\Pared|PAREDES_A[117][5]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|Mux14~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|Mux14~49_combout\,
	datac => \Pared|PAREDES_A[117][5]~q\,
	datad => \Pared|PAREDES_A[119][5]~q\,
	combout => \Pared|Mux14~50_combout\);

-- Location: LCCOMB_X19_Y9_N14
\Pared|Mux14~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~44_combout\ = (\Pared|OFFSET[6]~2_combout\ & (\Pared|OFFSET[5]~0_combout\)) # (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|OFFSET[5]~0_combout\ & ((\Pared|PAREDES_A[101][5]~q\))) # (!\Pared|OFFSET[5]~0_combout\ & (\Pared|PAREDES_A[100][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[6]~2_combout\,
	datab => \Pared|OFFSET[5]~0_combout\,
	datac => \Pared|PAREDES_A[100][5]~q\,
	datad => \Pared|PAREDES_A[101][5]~q\,
	combout => \Pared|Mux14~44_combout\);

-- Location: LCCOMB_X23_Y6_N8
\Pared|Mux14~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~45_combout\ = (\Pared|Mux14~44_combout\ & (((\Pared|PAREDES_A[103][5]~q\) # (!\Pared|OFFSET[6]~2_combout\)))) # (!\Pared|Mux14~44_combout\ & (\Pared|PAREDES_A[102][5]~q\ & ((\Pared|OFFSET[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~44_combout\,
	datab => \Pared|PAREDES_A[102][5]~q\,
	datac => \Pared|PAREDES_A[103][5]~q\,
	datad => \Pared|OFFSET[6]~2_combout\,
	combout => \Pared|Mux14~45_combout\);

-- Location: LCCOMB_X21_Y10_N30
\Pared|Mux14~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~46_combout\ = (\Pared|OFFSET[5]~0_combout\ & ((\Pared|OFFSET[6]~2_combout\) # ((\Pared|PAREDES_A[69][5]~q\)))) # (!\Pared|OFFSET[5]~0_combout\ & (!\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[68][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[5]~0_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[69][5]~q\,
	datad => \Pared|PAREDES_A[68][5]~q\,
	combout => \Pared|Mux14~46_combout\);

-- Location: LCCOMB_X21_Y10_N16
\Pared|Mux14~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~47_combout\ = (\Pared|Mux14~46_combout\ & (((\Pared|PAREDES_A[71][5]~q\)) # (!\Pared|OFFSET[6]~2_combout\))) # (!\Pared|Mux14~46_combout\ & (\Pared|OFFSET[6]~2_combout\ & ((\Pared|PAREDES_A[70][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~46_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|PAREDES_A[71][5]~q\,
	datad => \Pared|PAREDES_A[70][5]~q\,
	combout => \Pared|Mux14~47_combout\);

-- Location: LCCOMB_X19_Y10_N0
\Pared|Mux14~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~48_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux14~45_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|Mux14~45_combout\,
	datad => \Pared|Mux14~47_combout\,
	combout => \Pared|Mux14~48_combout\);

-- Location: LCCOMB_X19_Y10_N12
\Pared|Mux14~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~51_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~48_combout\ & ((\Pared|Mux14~50_combout\))) # (!\Pared|Mux14~48_combout\ & (\Pared|Mux14~43_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux14~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux14~43_combout\,
	datac => \Pared|Mux14~50_combout\,
	datad => \Pared|Mux14~48_combout\,
	combout => \Pared|Mux14~51_combout\);

-- Location: LCCOMB_X18_Y11_N30
\Pared|Mux14~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~83_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux14~72_combout\ & (\Pared|Mux14~82_combout\)) # (!\Pared|Mux14~72_combout\ & ((\Pared|Mux14~51_combout\))))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux14~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux14~72_combout\,
	datac => \Pared|Mux14~82_combout\,
	datad => \Pared|Mux14~51_combout\,
	combout => \Pared|Mux14~83_combout\);

-- Location: LCCOMB_X12_Y16_N2
\Pared|Mux14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~14_combout\ = (\Pared|OFFSET[7]~4_combout\ & (((\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[10][5]~q\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[2][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[10][5]~q\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[2][5]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux14~14_combout\);

-- Location: LCCOMB_X12_Y15_N20
\Pared|Mux14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~15_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux14~14_combout\ & (\Pared|PAREDES_A[14][5]~q\)) # (!\Pared|Mux14~14_combout\ & ((\Pared|PAREDES_A[6][5]~q\))))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux14~14_combout\,
	datac => \Pared|PAREDES_A[14][5]~q\,
	datad => \Pared|PAREDES_A[6][5]~q\,
	combout => \Pared|Mux14~15_combout\);

-- Location: LCCOMB_X13_Y13_N16
\Pared|Mux14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~12_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|PAREDES_A[42][5]~q\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[34][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[34][5]~q\,
	datad => \Pared|PAREDES_A[42][5]~q\,
	combout => \Pared|Mux14~12_combout\);

-- Location: LCCOMB_X13_Y13_N2
\Pared|Mux14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~13_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux14~12_combout\ & ((\Pared|PAREDES_A[46][5]~q\))) # (!\Pared|Mux14~12_combout\ & (\Pared|PAREDES_A[38][5]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|PAREDES_A[38][5]~q\,
	datac => \Pared|PAREDES_A[46][5]~q\,
	datad => \Pared|Mux14~12_combout\,
	combout => \Pared|Mux14~13_combout\);

-- Location: LCCOMB_X13_Y13_N28
\Pared|Mux14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~16_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~13_combout\))) # (!\Pared|OFFSET[10]~10_combout\ & (\Pared|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|Mux14~15_combout\,
	datad => \Pared|Mux14~13_combout\,
	combout => \Pared|Mux14~16_combout\);

-- Location: LCCOMB_X13_Y11_N2
\Pared|Mux14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~10_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & ((\Pared|PAREDES_A[22][5]~q\))) # (!\Pared|OFFSET[7]~4_combout\ & (\Pared|PAREDES_A[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|PAREDES_A[18][5]~q\,
	datad => \Pared|PAREDES_A[22][5]~q\,
	combout => \Pared|Mux14~10_combout\);

-- Location: LCCOMB_X14_Y11_N22
\Pared|Mux14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~11_combout\ = (\Pared|Mux14~10_combout\ & (((\Pared|PAREDES_A[30][5]~q\) # (!\Pared|OFFSET[8]~6_combout\)))) # (!\Pared|Mux14~10_combout\ & (\Pared|PAREDES_A[26][5]~q\ & ((\Pared|OFFSET[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~10_combout\,
	datab => \Pared|PAREDES_A[26][5]~q\,
	datac => \Pared|PAREDES_A[30][5]~q\,
	datad => \Pared|OFFSET[8]~6_combout\,
	combout => \Pared|Mux14~11_combout\);

-- Location: LCCOMB_X17_Y11_N18
\Pared|Mux14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~17_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\) # ((\Pared|PAREDES_A[54][5]~q\)))) # (!\Pared|OFFSET[7]~4_combout\ & (!\Pared|OFFSET[8]~6_combout\ & (\Pared|PAREDES_A[50][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|PAREDES_A[50][5]~q\,
	datad => \Pared|PAREDES_A[54][5]~q\,
	combout => \Pared|Mux14~17_combout\);

-- Location: LCCOMB_X17_Y14_N26
\Pared|Mux14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~18_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux14~17_combout\ & ((\Pared|PAREDES_A[62][5]~q\))) # (!\Pared|Mux14~17_combout\ & (\Pared|PAREDES_A[58][5]~q\)))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|PAREDES_A[58][5]~q\,
	datac => \Pared|PAREDES_A[62][5]~q\,
	datad => \Pared|Mux14~17_combout\,
	combout => \Pared|Mux14~18_combout\);

-- Location: LCCOMB_X14_Y11_N8
\Pared|Mux14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~19_combout\ = (\Pared|Mux14~16_combout\ & (((\Pared|Mux14~18_combout\) # (!\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|Mux14~16_combout\ & (\Pared|Mux14~11_combout\ & (\Pared|OFFSET[9]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~16_combout\,
	datab => \Pared|Mux14~11_combout\,
	datac => \Pared|OFFSET[9]~8_combout\,
	datad => \Pared|Mux14~18_combout\,
	combout => \Pared|Mux14~19_combout\);

-- Location: LCCOMB_X13_Y14_N8
\Pared|Mux14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~20_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[20][5]~q\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[20][5]~q\,
	datad => \Pared|PAREDES_A[4][5]~q\,
	combout => \Pared|Mux14~20_combout\);

-- Location: LCCOMB_X14_Y14_N10
\Pared|Mux14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~21_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~20_combout\ & (\Pared|PAREDES_A[52][5]~q\)) # (!\Pared|Mux14~20_combout\ & ((\Pared|PAREDES_A[36][5]~q\))))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[52][5]~q\,
	datac => \Pared|PAREDES_A[36][5]~q\,
	datad => \Pared|Mux14~20_combout\,
	combout => \Pared|Mux14~21_combout\);

-- Location: LCCOMB_X13_Y18_N10
\Pared|Mux14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~24_combout\ = (\Pared|OFFSET[9]~8_combout\ & (((\Pared|OFFSET[10]~10_combout\)))) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[32][5]~q\)) # (!\Pared|OFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|PAREDES_A[32][5]~q\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[0][5]~q\,
	datad => \Pared|OFFSET[10]~10_combout\,
	combout => \Pared|Mux14~24_combout\);

-- Location: LCCOMB_X17_Y11_N28
\Pared|Mux14~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~25_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~24_combout\ & (\Pared|PAREDES_A[48][5]~q\)) # (!\Pared|Mux14~24_combout\ & ((\Pared|PAREDES_A[16][5]~q\))))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux14~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux14~24_combout\,
	datac => \Pared|PAREDES_A[48][5]~q\,
	datad => \Pared|PAREDES_A[16][5]~q\,
	combout => \Pared|Mux14~25_combout\);

-- Location: LCCOMB_X13_Y10_N30
\Pared|Mux14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~22_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[40][5]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & (\Pared|PAREDES_A[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[8][5]~q\,
	datad => \Pared|PAREDES_A[40][5]~q\,
	combout => \Pared|Mux14~22_combout\);

-- Location: LCCOMB_X18_Y14_N6
\Pared|Mux14~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~23_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~22_combout\ & ((\Pared|PAREDES_A[56][5]~q\))) # (!\Pared|Mux14~22_combout\ & (\Pared|PAREDES_A[24][5]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux14~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[24][5]~q\,
	datac => \Pared|PAREDES_A[56][5]~q\,
	datad => \Pared|Mux14~22_combout\,
	combout => \Pared|Mux14~23_combout\);

-- Location: LCCOMB_X18_Y11_N18
\Pared|Mux14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~26_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux14~23_combout\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux14~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux14~25_combout\,
	datad => \Pared|Mux14~23_combout\,
	combout => \Pared|Mux14~26_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Pared|Mux14~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~27_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[28][5]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[12][5]~q\,
	datad => \Pared|PAREDES_A[28][5]~q\,
	combout => \Pared|Mux14~27_combout\);

-- Location: LCCOMB_X18_Y18_N30
\Pared|Mux14~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~28_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~27_combout\ & ((\Pared|PAREDES_A[60][5]~q\))) # (!\Pared|Mux14~27_combout\ & (\Pared|PAREDES_A[44][5]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux14~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[44][5]~q\,
	datac => \Pared|PAREDES_A[60][5]~q\,
	datad => \Pared|Mux14~27_combout\,
	combout => \Pared|Mux14~28_combout\);

-- Location: LCCOMB_X18_Y14_N0
\Pared|Mux14~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~29_combout\ = (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux14~26_combout\ & ((\Pared|Mux14~28_combout\))) # (!\Pared|Mux14~26_combout\ & (\Pared|Mux14~21_combout\)))) # (!\Pared|OFFSET[7]~4_combout\ & (((\Pared|Mux14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|Mux14~21_combout\,
	datac => \Pared|Mux14~26_combout\,
	datad => \Pared|Mux14~28_combout\,
	combout => \Pared|Mux14~29_combout\);

-- Location: LCCOMB_X19_Y11_N30
\Pared|Mux14~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~30_combout\ = (\Pared|OFFSET[6]~2_combout\ & ((\Pared|Mux14~19_combout\) # ((\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|OFFSET[6]~2_combout\ & (((!\Pared|OFFSET[5]~0_combout\ & \Pared|Mux14~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~19_combout\,
	datab => \Pared|OFFSET[6]~2_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux14~29_combout\,
	combout => \Pared|Mux14~30_combout\);

-- Location: LCCOMB_X17_Y13_N0
\Pared|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~7_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[29][5]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (!\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[13][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[13][5]~q\,
	datad => \Pared|PAREDES_A[29][5]~q\,
	combout => \Pared|Mux14~7_combout\);

-- Location: LCCOMB_X18_Y13_N24
\Pared|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~8_combout\ = (\Pared|Mux14~7_combout\ & (((\Pared|PAREDES_A[61][5]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux14~7_combout\ & (\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[45][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~7_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[45][5]~q\,
	datad => \Pared|PAREDES_A[61][5]~q\,
	combout => \Pared|Mux14~8_combout\);

-- Location: LCCOMB_X13_Y9_N16
\Pared|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~0_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[41][5]~q\)) # (!\Pared|OFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[9][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[41][5]~q\,
	datad => \Pared|PAREDES_A[9][5]~q\,
	combout => \Pared|Mux14~0_combout\);

-- Location: LCCOMB_X12_Y9_N20
\Pared|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~1_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~0_combout\ & (\Pared|PAREDES_A[57][5]~q\)) # (!\Pared|Mux14~0_combout\ & ((\Pared|PAREDES_A[25][5]~q\))))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[57][5]~q\,
	datac => \Pared|PAREDES_A[25][5]~q\,
	datad => \Pared|Mux14~0_combout\,
	combout => \Pared|Mux14~1_combout\);

-- Location: LCCOMB_X12_Y14_N16
\Pared|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~2_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[21][5]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (!\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[5][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[5][5]~q\,
	datad => \Pared|PAREDES_A[21][5]~q\,
	combout => \Pared|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y11_N20
\Pared|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~3_combout\ = (\Pared|Mux14~2_combout\ & (((\Pared|PAREDES_A[53][5]~q\)) # (!\Pared|OFFSET[10]~10_combout\))) # (!\Pared|Mux14~2_combout\ & (\Pared|OFFSET[10]~10_combout\ & ((\Pared|PAREDES_A[37][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~2_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[53][5]~q\,
	datad => \Pared|PAREDES_A[37][5]~q\,
	combout => \Pared|Mux14~3_combout\);

-- Location: LCCOMB_X14_Y10_N22
\Pared|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~4_combout\ = (\Pared|OFFSET[9]~8_combout\ & (\Pared|OFFSET[10]~10_combout\)) # (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[33][5]~q\)) # (!\Pared|OFFSET[10]~10_combout\ & 
-- ((\Pared|PAREDES_A[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[33][5]~q\,
	datad => \Pared|PAREDES_A[1][5]~q\,
	combout => \Pared|Mux14~4_combout\);

-- Location: LCCOMB_X19_Y12_N26
\Pared|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~5_combout\ = (\Pared|Mux14~4_combout\ & (((\Pared|PAREDES_A[49][5]~q\)) # (!\Pared|OFFSET[9]~8_combout\))) # (!\Pared|Mux14~4_combout\ & (\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~4_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[49][5]~q\,
	datad => \Pared|PAREDES_A[17][5]~q\,
	combout => \Pared|Mux14~5_combout\);

-- Location: LCCOMB_X19_Y11_N10
\Pared|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~6_combout\ = (\Pared|OFFSET[8]~6_combout\ & (\Pared|OFFSET[7]~4_combout\)) # (!\Pared|OFFSET[8]~6_combout\ & ((\Pared|OFFSET[7]~4_combout\ & (\Pared|Mux14~3_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux14~3_combout\,
	datad => \Pared|Mux14~5_combout\,
	combout => \Pared|Mux14~6_combout\);

-- Location: LCCOMB_X19_Y11_N28
\Pared|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~9_combout\ = (\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux14~6_combout\ & (\Pared|Mux14~8_combout\)) # (!\Pared|Mux14~6_combout\ & ((\Pared|Mux14~1_combout\))))) # (!\Pared|OFFSET[8]~6_combout\ & (((\Pared|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[8]~6_combout\,
	datab => \Pared|Mux14~8_combout\,
	datac => \Pared|Mux14~1_combout\,
	datad => \Pared|Mux14~6_combout\,
	combout => \Pared|Mux14~9_combout\);

-- Location: LCCOMB_X16_Y12_N12
\Pared|Mux14~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~35_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|OFFSET[10]~10_combout\) # ((\Pared|PAREDES_A[19][5]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (!\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[3][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|OFFSET[10]~10_combout\,
	datac => \Pared|PAREDES_A[3][5]~q\,
	datad => \Pared|PAREDES_A[19][5]~q\,
	combout => \Pared|Mux14~35_combout\);

-- Location: LCCOMB_X17_Y12_N4
\Pared|Mux14~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~36_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~35_combout\ & ((\Pared|PAREDES_A[51][5]~q\))) # (!\Pared|Mux14~35_combout\ & (\Pared|PAREDES_A[35][5]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux14~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[35][5]~q\,
	datac => \Pared|PAREDES_A[51][5]~q\,
	datad => \Pared|Mux14~35_combout\,
	combout => \Pared|Mux14~36_combout\);

-- Location: LCCOMB_X18_Y12_N6
\Pared|Mux14~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~33_combout\ = (\Pared|OFFSET[10]~10_combout\ & (\Pared|OFFSET[9]~8_combout\)) # (!\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[27][5]~q\))) # (!\Pared|OFFSET[9]~8_combout\ & 
-- (\Pared|PAREDES_A[11][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[11][5]~q\,
	datad => \Pared|PAREDES_A[27][5]~q\,
	combout => \Pared|Mux14~33_combout\);

-- Location: LCCOMB_X18_Y12_N24
\Pared|Mux14~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~34_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|Mux14~33_combout\ & ((\Pared|PAREDES_A[59][5]~q\))) # (!\Pared|Mux14~33_combout\ & (\Pared|PAREDES_A[43][5]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (((\Pared|Mux14~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[43][5]~q\,
	datac => \Pared|PAREDES_A[59][5]~q\,
	datad => \Pared|Mux14~33_combout\,
	combout => \Pared|Mux14~34_combout\);

-- Location: LCCOMB_X17_Y12_N22
\Pared|Mux14~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~37_combout\ = (\Pared|OFFSET[7]~4_combout\ & (\Pared|OFFSET[8]~6_combout\)) # (!\Pared|OFFSET[7]~4_combout\ & ((\Pared|OFFSET[8]~6_combout\ & ((\Pared|Mux14~34_combout\))) # (!\Pared|OFFSET[8]~6_combout\ & (\Pared|Mux14~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[7]~4_combout\,
	datab => \Pared|OFFSET[8]~6_combout\,
	datac => \Pared|Mux14~36_combout\,
	datad => \Pared|Mux14~34_combout\,
	combout => \Pared|Mux14~37_combout\);

-- Location: LCCOMB_X17_Y17_N8
\Pared|Mux14~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~38_combout\ = (\Pared|OFFSET[10]~10_combout\ & (((\Pared|PAREDES_A[47][5]~q\) # (\Pared|OFFSET[9]~8_combout\)))) # (!\Pared|OFFSET[10]~10_combout\ & (\Pared|PAREDES_A[15][5]~q\ & ((!\Pared|OFFSET[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|PAREDES_A[15][5]~q\,
	datac => \Pared|PAREDES_A[47][5]~q\,
	datad => \Pared|OFFSET[9]~8_combout\,
	combout => \Pared|Mux14~38_combout\);

-- Location: LCCOMB_X19_Y13_N26
\Pared|Mux14~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~39_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~38_combout\ & ((\Pared|PAREDES_A[63][5]~q\))) # (!\Pared|Mux14~38_combout\ & (\Pared|PAREDES_A[31][5]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (((\Pared|Mux14~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|PAREDES_A[31][5]~q\,
	datac => \Pared|PAREDES_A[63][5]~q\,
	datad => \Pared|Mux14~38_combout\,
	combout => \Pared|Mux14~39_combout\);

-- Location: LCCOMB_X13_Y17_N2
\Pared|Mux14~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~31_combout\ = (\Pared|OFFSET[10]~10_combout\ & ((\Pared|OFFSET[9]~8_combout\) # ((\Pared|PAREDES_A[39][5]~q\)))) # (!\Pared|OFFSET[10]~10_combout\ & (!\Pared|OFFSET[9]~8_combout\ & ((\Pared|PAREDES_A[7][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[10]~10_combout\,
	datab => \Pared|OFFSET[9]~8_combout\,
	datac => \Pared|PAREDES_A[39][5]~q\,
	datad => \Pared|PAREDES_A[7][5]~q\,
	combout => \Pared|Mux14~31_combout\);

-- Location: LCCOMB_X19_Y13_N8
\Pared|Mux14~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~32_combout\ = (\Pared|OFFSET[9]~8_combout\ & ((\Pared|Mux14~31_combout\ & ((\Pared|PAREDES_A[55][5]~q\))) # (!\Pared|Mux14~31_combout\ & (\Pared|PAREDES_A[23][5]~q\)))) # (!\Pared|OFFSET[9]~8_combout\ & (\Pared|Mux14~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|OFFSET[9]~8_combout\,
	datab => \Pared|Mux14~31_combout\,
	datac => \Pared|PAREDES_A[23][5]~q\,
	datad => \Pared|PAREDES_A[55][5]~q\,
	combout => \Pared|Mux14~32_combout\);

-- Location: LCCOMB_X19_Y12_N28
\Pared|Mux14~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~40_combout\ = (\Pared|Mux14~37_combout\ & (((\Pared|Mux14~39_combout\)) # (!\Pared|OFFSET[7]~4_combout\))) # (!\Pared|Mux14~37_combout\ & (\Pared|OFFSET[7]~4_combout\ & ((\Pared|Mux14~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~37_combout\,
	datab => \Pared|OFFSET[7]~4_combout\,
	datac => \Pared|Mux14~39_combout\,
	datad => \Pared|Mux14~32_combout\,
	combout => \Pared|Mux14~40_combout\);

-- Location: LCCOMB_X19_Y11_N16
\Pared|Mux14~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux14~41_combout\ = (\Pared|Mux14~30_combout\ & (((\Pared|Mux14~40_combout\) # (!\Pared|OFFSET[5]~0_combout\)))) # (!\Pared|Mux14~30_combout\ & (\Pared|Mux14~9_combout\ & (\Pared|OFFSET[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux14~30_combout\,
	datab => \Pared|Mux14~9_combout\,
	datac => \Pared|OFFSET[5]~0_combout\,
	datad => \Pared|Mux14~40_combout\,
	combout => \Pared|Mux14~41_combout\);

-- Location: LCCOMB_X18_Y11_N0
\Pared|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|Mux20~1_combout\ = (\Pared|Mux20~0_combout\ & (((\Pared|Mux14~83_combout\)) # (!\Rect2Hex2|cuadrante\(0)))) # (!\Pared|Mux20~0_combout\ & (\Rect2Hex2|cuadrante\(0) & ((\Pared|Mux14~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|Mux20~0_combout\,
	datab => \Rect2Hex2|cuadrante\(0),
	datac => \Pared|Mux14~83_combout\,
	datad => \Pared|Mux14~41_combout\,
	combout => \Pared|Mux20~1_combout\);

-- Location: LCCOMB_X18_Y11_N26
\Pared|VISIBLE~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|VISIBLE~4_combout\ = (\Rect2Hex2|cuadrante\(2) & (!\Rect2Hex2|cuadrante\(1) & \Pared|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Rect2Hex2|cuadrante\(2),
	datac => \Rect2Hex2|cuadrante\(1),
	datad => \Pared|Mux20~1_combout\,
	combout => \Pared|VISIBLE~4_combout\);

-- Location: LCCOMB_X18_Y11_N8
\Pared|VISIBLE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Pared|VISIBLE~5_combout\ = (!\Pared|LessThan0~2_combout\ & ((\Pared|VISIBLE~3_combout\) # ((\Pared|VISIBLE~4_combout\) # (\Pared|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|VISIBLE~3_combout\,
	datab => \Pared|LessThan0~2_combout\,
	datac => \Pared|VISIBLE~4_combout\,
	datad => \Pared|LessThan0~1_combout\,
	combout => \Pared|VISIBLE~5_combout\);

-- Location: FF_X18_Y11_N9
\Pared|VISIBLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Pared|VISIBLE~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|VISIBLE~q\);

-- Location: FF_X18_Y11_N11
\Pared|CUADRANTE_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Rect2Hex2|cuadrante\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Pared|CUADRANTE_OUT\(0));

-- Location: LCCOMB_X26_Y16_N20
\ContAlterna|count[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|count[0]~6_combout\ = (\Juego_Fsm1|Actualizar~q\ & (\ContAlterna|count\(0) $ (VCC))) # (!\Juego_Fsm1|Actualizar~q\ & (\ContAlterna|count\(0) & VCC))
-- \ContAlterna|count[0]~7\ = CARRY((\Juego_Fsm1|Actualizar~q\ & \ContAlterna|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Juego_Fsm1|Actualizar~q\,
	datab => \ContAlterna|count\(0),
	datad => VCC,
	combout => \ContAlterna|count[0]~6_combout\,
	cout => \ContAlterna|count[0]~7\);

-- Location: FF_X26_Y16_N21
\ContAlterna|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContAlterna|count[0]~6_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContAlterna|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContAlterna|count\(0));

-- Location: LCCOMB_X26_Y16_N22
\ContAlterna|count[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|count[1]~8_combout\ = (\ContAlterna|count\(1) & (!\ContAlterna|count[0]~7\)) # (!\ContAlterna|count\(1) & ((\ContAlterna|count[0]~7\) # (GND)))
-- \ContAlterna|count[1]~9\ = CARRY((!\ContAlterna|count[0]~7\) # (!\ContAlterna|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ContAlterna|count\(1),
	datad => VCC,
	cin => \ContAlterna|count[0]~7\,
	combout => \ContAlterna|count[1]~8_combout\,
	cout => \ContAlterna|count[1]~9\);

-- Location: FF_X26_Y16_N23
\ContAlterna|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContAlterna|count[1]~8_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContAlterna|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContAlterna|count\(1));

-- Location: LCCOMB_X26_Y16_N24
\ContAlterna|count[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|count[2]~10_combout\ = (\ContAlterna|count\(2) & (\ContAlterna|count[1]~9\ $ (GND))) # (!\ContAlterna|count\(2) & (!\ContAlterna|count[1]~9\ & VCC))
-- \ContAlterna|count[2]~11\ = CARRY((\ContAlterna|count\(2) & !\ContAlterna|count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ContAlterna|count\(2),
	datad => VCC,
	cin => \ContAlterna|count[1]~9\,
	combout => \ContAlterna|count[2]~10_combout\,
	cout => \ContAlterna|count[2]~11\);

-- Location: FF_X26_Y16_N25
\ContAlterna|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContAlterna|count[2]~10_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContAlterna|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContAlterna|count\(2));

-- Location: LCCOMB_X26_Y16_N26
\ContAlterna|count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|count[3]~12_combout\ = (\ContAlterna|count\(3) & (!\ContAlterna|count[2]~11\)) # (!\ContAlterna|count\(3) & ((\ContAlterna|count[2]~11\) # (GND)))
-- \ContAlterna|count[3]~13\ = CARRY((!\ContAlterna|count[2]~11\) # (!\ContAlterna|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ContAlterna|count\(3),
	datad => VCC,
	cin => \ContAlterna|count[2]~11\,
	combout => \ContAlterna|count[3]~12_combout\,
	cout => \ContAlterna|count[3]~13\);

-- Location: FF_X26_Y16_N27
\ContAlterna|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContAlterna|count[3]~12_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContAlterna|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContAlterna|count\(3));

-- Location: LCCOMB_X26_Y16_N28
\ContAlterna|count[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|count[4]~14_combout\ = (\ContAlterna|count\(4) & (\ContAlterna|count[3]~13\ $ (GND))) # (!\ContAlterna|count\(4) & (!\ContAlterna|count[3]~13\ & VCC))
-- \ContAlterna|count[4]~15\ = CARRY((\ContAlterna|count\(4) & !\ContAlterna|count[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ContAlterna|count\(4),
	datad => VCC,
	cin => \ContAlterna|count[3]~13\,
	combout => \ContAlterna|count[4]~14_combout\,
	cout => \ContAlterna|count[4]~15\);

-- Location: FF_X26_Y16_N29
\ContAlterna|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContAlterna|count[4]~14_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContAlterna|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContAlterna|count\(4));

-- Location: LCCOMB_X26_Y16_N30
\ContAlterna|count[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|count[5]~16_combout\ = \ContAlterna|count\(5) $ (\ContAlterna|count[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ContAlterna|count\(5),
	cin => \ContAlterna|count[4]~15\,
	combout => \ContAlterna|count[5]~16_combout\);

-- Location: FF_X26_Y16_N31
\ContAlterna|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContAlterna|count[5]~16_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	sclr => \ContAlterna|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContAlterna|count\(5));

-- Location: LCCOMB_X26_Y16_N12
\ContAlterna|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|Equal0~0_combout\ = (\ContAlterna|count\(3) & (!\ContAlterna|count\(2) & (\ContAlterna|count\(1) & \ContAlterna|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ContAlterna|count\(3),
	datab => \ContAlterna|count\(2),
	datac => \ContAlterna|count\(1),
	datad => \ContAlterna|count\(0),
	combout => \ContAlterna|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y16_N6
\ContAlterna|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|Equal0~1_combout\ = (\ContAlterna|count\(4) & (\ContAlterna|count\(5) & \ContAlterna|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ContAlterna|count\(4),
	datac => \ContAlterna|count\(5),
	datad => \ContAlterna|Equal0~0_combout\,
	combout => \ContAlterna|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y16_N10
\ContAlterna|ovf~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ContAlterna|ovf~feeder_combout\ = \ContAlterna|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ContAlterna|Equal0~1_combout\,
	combout => \ContAlterna|ovf~feeder_combout\);

-- Location: FF_X26_Y16_N11
\ContAlterna|ovf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ContAlterna|ovf~feeder_combout\,
	clrn => \Juego_Fsm1|Rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ContAlterna|ovf~q\);

-- Location: LCCOMB_X26_Y16_N16
\Draw|INV_COLOR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|INV_COLOR~0_combout\ = \Draw|INV_COLOR~q\ $ (\ContAlterna|ovf~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Draw|INV_COLOR~q\,
	datad => \ContAlterna|ovf~q\,
	combout => \Draw|INV_COLOR~0_combout\);

-- Location: FF_X26_Y16_N17
\Draw|INV_COLOR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|INV_COLOR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|INV_COLOR~q\);

-- Location: LCCOMB_X18_Y11_N10
\Draw|ROJO~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|ROJO~0_combout\ = (!\Pared|ISLA~q\ & ((\Pared|VISIBLE~q\) # (\Pared|CUADRANTE_OUT\(0) $ (\Draw|INV_COLOR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|ISLA~q\,
	datab => \Pared|VISIBLE~q\,
	datac => \Pared|CUADRANTE_OUT\(0),
	datad => \Draw|INV_COLOR~q\,
	combout => \Draw|ROJO~0_combout\);

-- Location: LCCOMB_X21_Y5_N6
\Circle|DY[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[0]~10_combout\ = (\Player|y_actual_aux\(0) & (\Rotar1|Y_out\(0) $ (VCC))) # (!\Player|y_actual_aux\(0) & ((\Rotar1|Y_out\(0)) # (GND)))
-- \Circle|DY[0]~11\ = CARRY((\Rotar1|Y_out\(0)) # (!\Player|y_actual_aux\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|y_actual_aux\(0),
	datab => \Rotar1|Y_out\(0),
	datad => VCC,
	combout => \Circle|DY[0]~10_combout\,
	cout => \Circle|DY[0]~11\);

-- Location: LCCOMB_X21_Y5_N8
\Circle|DY[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[1]~12_combout\ = (\Rotar1|Y_out\(1) & ((\Player|y_actual_aux\(1) & (!\Circle|DY[0]~11\)) # (!\Player|y_actual_aux\(1) & (\Circle|DY[0]~11\ & VCC)))) # (!\Rotar1|Y_out\(1) & ((\Player|y_actual_aux\(1) & ((\Circle|DY[0]~11\) # (GND))) # 
-- (!\Player|y_actual_aux\(1) & (!\Circle|DY[0]~11\))))
-- \Circle|DY[1]~13\ = CARRY((\Rotar1|Y_out\(1) & (\Player|y_actual_aux\(1) & !\Circle|DY[0]~11\)) # (!\Rotar1|Y_out\(1) & ((\Player|y_actual_aux\(1)) # (!\Circle|DY[0]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(1),
	datab => \Player|y_actual_aux\(1),
	datad => VCC,
	cin => \Circle|DY[0]~11\,
	combout => \Circle|DY[1]~12_combout\,
	cout => \Circle|DY[1]~13\);

-- Location: LCCOMB_X21_Y5_N10
\Circle|DY[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[2]~14_combout\ = ((\Rotar1|Y_out\(2) $ (\Player|y_actual_aux\(2) $ (\Circle|DY[1]~13\)))) # (GND)
-- \Circle|DY[2]~15\ = CARRY((\Rotar1|Y_out\(2) & ((!\Circle|DY[1]~13\) # (!\Player|y_actual_aux\(2)))) # (!\Rotar1|Y_out\(2) & (!\Player|y_actual_aux\(2) & !\Circle|DY[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(2),
	datab => \Player|y_actual_aux\(2),
	datad => VCC,
	cin => \Circle|DY[1]~13\,
	combout => \Circle|DY[2]~14_combout\,
	cout => \Circle|DY[2]~15\);

-- Location: LCCOMB_X21_Y5_N12
\Circle|DY[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[3]~16_combout\ = (\Player|y_actual_aux\(3) & ((\Rotar1|Y_out\(3) & (!\Circle|DY[2]~15\)) # (!\Rotar1|Y_out\(3) & ((\Circle|DY[2]~15\) # (GND))))) # (!\Player|y_actual_aux\(3) & ((\Rotar1|Y_out\(3) & (\Circle|DY[2]~15\ & VCC)) # 
-- (!\Rotar1|Y_out\(3) & (!\Circle|DY[2]~15\))))
-- \Circle|DY[3]~17\ = CARRY((\Player|y_actual_aux\(3) & ((!\Circle|DY[2]~15\) # (!\Rotar1|Y_out\(3)))) # (!\Player|y_actual_aux\(3) & (!\Rotar1|Y_out\(3) & !\Circle|DY[2]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|y_actual_aux\(3),
	datab => \Rotar1|Y_out\(3),
	datad => VCC,
	cin => \Circle|DY[2]~15\,
	combout => \Circle|DY[3]~16_combout\,
	cout => \Circle|DY[3]~17\);

-- Location: LCCOMB_X21_Y5_N14
\Circle|DY[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[4]~18_combout\ = ((\Rotar1|Y_out\(4) $ (\Player|y_actual_aux\(4) $ (\Circle|DY[3]~17\)))) # (GND)
-- \Circle|DY[4]~19\ = CARRY((\Rotar1|Y_out\(4) & ((!\Circle|DY[3]~17\) # (!\Player|y_actual_aux\(4)))) # (!\Rotar1|Y_out\(4) & (!\Player|y_actual_aux\(4) & !\Circle|DY[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(4),
	datab => \Player|y_actual_aux\(4),
	datad => VCC,
	cin => \Circle|DY[3]~17\,
	combout => \Circle|DY[4]~18_combout\,
	cout => \Circle|DY[4]~19\);

-- Location: LCCOMB_X21_Y5_N16
\Circle|DY[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[5]~20_combout\ = (\Rotar1|Y_out\(5) & ((\Player|y_actual_aux\(5) & (!\Circle|DY[4]~19\)) # (!\Player|y_actual_aux\(5) & (\Circle|DY[4]~19\ & VCC)))) # (!\Rotar1|Y_out\(5) & ((\Player|y_actual_aux\(5) & ((\Circle|DY[4]~19\) # (GND))) # 
-- (!\Player|y_actual_aux\(5) & (!\Circle|DY[4]~19\))))
-- \Circle|DY[5]~21\ = CARRY((\Rotar1|Y_out\(5) & (\Player|y_actual_aux\(5) & !\Circle|DY[4]~19\)) # (!\Rotar1|Y_out\(5) & ((\Player|y_actual_aux\(5)) # (!\Circle|DY[4]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|Y_out\(5),
	datab => \Player|y_actual_aux\(5),
	datad => VCC,
	cin => \Circle|DY[4]~19\,
	combout => \Circle|DY[5]~20_combout\,
	cout => \Circle|DY[5]~21\);

-- Location: LCCOMB_X21_Y5_N18
\Circle|DY[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[6]~22_combout\ = ((\Player|y_actual_aux\(9) $ (\Rotar1|Y_out\(6) $ (\Circle|DY[5]~21\)))) # (GND)
-- \Circle|DY[6]~23\ = CARRY((\Player|y_actual_aux\(9) & (\Rotar1|Y_out\(6) & !\Circle|DY[5]~21\)) # (!\Player|y_actual_aux\(9) & ((\Rotar1|Y_out\(6)) # (!\Circle|DY[5]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|y_actual_aux\(9),
	datab => \Rotar1|Y_out\(6),
	datad => VCC,
	cin => \Circle|DY[5]~21\,
	combout => \Circle|DY[6]~22_combout\,
	cout => \Circle|DY[6]~23\);

-- Location: LCCOMB_X21_Y5_N20
\Circle|DY[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[7]~24_combout\ = (\Player|y_actual_aux\(9) & ((\Rotar1|Y_out\(7) & (!\Circle|DY[6]~23\)) # (!\Rotar1|Y_out\(7) & ((\Circle|DY[6]~23\) # (GND))))) # (!\Player|y_actual_aux\(9) & ((\Rotar1|Y_out\(7) & (\Circle|DY[6]~23\ & VCC)) # 
-- (!\Rotar1|Y_out\(7) & (!\Circle|DY[6]~23\))))
-- \Circle|DY[7]~25\ = CARRY((\Player|y_actual_aux\(9) & ((!\Circle|DY[6]~23\) # (!\Rotar1|Y_out\(7)))) # (!\Player|y_actual_aux\(9) & (!\Rotar1|Y_out\(7) & !\Circle|DY[6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|y_actual_aux\(9),
	datab => \Rotar1|Y_out\(7),
	datad => VCC,
	cin => \Circle|DY[6]~23\,
	combout => \Circle|DY[7]~24_combout\,
	cout => \Circle|DY[7]~25\);

-- Location: LCCOMB_X21_Y5_N22
\Circle|DY[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[8]~26_combout\ = ((\Player|y_actual_aux\(9) $ (\Rotar1|Y_out\(8) $ (\Circle|DY[7]~25\)))) # (GND)
-- \Circle|DY[8]~27\ = CARRY((\Player|y_actual_aux\(9) & (\Rotar1|Y_out\(8) & !\Circle|DY[7]~25\)) # (!\Player|y_actual_aux\(9) & ((\Rotar1|Y_out\(8)) # (!\Circle|DY[7]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|y_actual_aux\(9),
	datab => \Rotar1|Y_out\(8),
	datad => VCC,
	cin => \Circle|DY[7]~25\,
	combout => \Circle|DY[8]~26_combout\,
	cout => \Circle|DY[8]~27\);

-- Location: LCCOMB_X21_Y5_N24
\Circle|DY[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DY[9]~28_combout\ = \Player|y_actual_aux\(9) $ (\Circle|DY[8]~27\ $ (!\Rotar1|Y_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|y_actual_aux\(9),
	datad => \Rotar1|Y_out\(9),
	cin => \Circle|DY[8]~27\,
	combout => \Circle|DY[9]~28_combout\);

-- Location: DSPMULT_X20_Y5_N0
\Circle|Mult1|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Circle|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Circle|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Circle|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y5_N2
\Circle|Mult1|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Circle|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X23_Y12_N0
\Circle|DX[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[0]~10_combout\ = (\Player|x_actual_aux\(0) & (\Rotar1|X_out\(0) $ (VCC))) # (!\Player|x_actual_aux\(0) & ((\Rotar1|X_out\(0)) # (GND)))
-- \Circle|DX[0]~11\ = CARRY((\Rotar1|X_out\(0)) # (!\Player|x_actual_aux\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(0),
	datab => \Rotar1|X_out\(0),
	datad => VCC,
	combout => \Circle|DX[0]~10_combout\,
	cout => \Circle|DX[0]~11\);

-- Location: LCCOMB_X23_Y12_N2
\Circle|DX[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[1]~12_combout\ = (\Player|x_actual_aux\(1) & ((\Rotar1|X_out\(1) & (!\Circle|DX[0]~11\)) # (!\Rotar1|X_out\(1) & ((\Circle|DX[0]~11\) # (GND))))) # (!\Player|x_actual_aux\(1) & ((\Rotar1|X_out\(1) & (\Circle|DX[0]~11\ & VCC)) # 
-- (!\Rotar1|X_out\(1) & (!\Circle|DX[0]~11\))))
-- \Circle|DX[1]~13\ = CARRY((\Player|x_actual_aux\(1) & ((!\Circle|DX[0]~11\) # (!\Rotar1|X_out\(1)))) # (!\Player|x_actual_aux\(1) & (!\Rotar1|X_out\(1) & !\Circle|DX[0]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(1),
	datab => \Rotar1|X_out\(1),
	datad => VCC,
	cin => \Circle|DX[0]~11\,
	combout => \Circle|DX[1]~12_combout\,
	cout => \Circle|DX[1]~13\);

-- Location: LCCOMB_X23_Y12_N4
\Circle|DX[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[2]~14_combout\ = ((\Rotar1|X_out\(2) $ (\Player|x_actual_aux\(2) $ (\Circle|DX[1]~13\)))) # (GND)
-- \Circle|DX[2]~15\ = CARRY((\Rotar1|X_out\(2) & ((!\Circle|DX[1]~13\) # (!\Player|x_actual_aux\(2)))) # (!\Rotar1|X_out\(2) & (!\Player|x_actual_aux\(2) & !\Circle|DX[1]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(2),
	datab => \Player|x_actual_aux\(2),
	datad => VCC,
	cin => \Circle|DX[1]~13\,
	combout => \Circle|DX[2]~14_combout\,
	cout => \Circle|DX[2]~15\);

-- Location: LCCOMB_X23_Y12_N6
\Circle|DX[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[3]~16_combout\ = (\Rotar1|X_out\(3) & ((\Player|x_actual_aux\(3) & (!\Circle|DX[2]~15\)) # (!\Player|x_actual_aux\(3) & (\Circle|DX[2]~15\ & VCC)))) # (!\Rotar1|X_out\(3) & ((\Player|x_actual_aux\(3) & ((\Circle|DX[2]~15\) # (GND))) # 
-- (!\Player|x_actual_aux\(3) & (!\Circle|DX[2]~15\))))
-- \Circle|DX[3]~17\ = CARRY((\Rotar1|X_out\(3) & (\Player|x_actual_aux\(3) & !\Circle|DX[2]~15\)) # (!\Rotar1|X_out\(3) & ((\Player|x_actual_aux\(3)) # (!\Circle|DX[2]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(3),
	datab => \Player|x_actual_aux\(3),
	datad => VCC,
	cin => \Circle|DX[2]~15\,
	combout => \Circle|DX[3]~16_combout\,
	cout => \Circle|DX[3]~17\);

-- Location: LCCOMB_X23_Y12_N8
\Circle|DX[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[4]~18_combout\ = ((\Rotar1|X_out\(4) $ (\Player|x_actual_aux\(4) $ (\Circle|DX[3]~17\)))) # (GND)
-- \Circle|DX[4]~19\ = CARRY((\Rotar1|X_out\(4) & ((!\Circle|DX[3]~17\) # (!\Player|x_actual_aux\(4)))) # (!\Rotar1|X_out\(4) & (!\Player|x_actual_aux\(4) & !\Circle|DX[3]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Rotar1|X_out\(4),
	datab => \Player|x_actual_aux\(4),
	datad => VCC,
	cin => \Circle|DX[3]~17\,
	combout => \Circle|DX[4]~18_combout\,
	cout => \Circle|DX[4]~19\);

-- Location: LCCOMB_X23_Y12_N10
\Circle|DX[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[5]~20_combout\ = (\Player|x_actual_aux\(5) & ((\Rotar1|X_out\(5) & (!\Circle|DX[4]~19\)) # (!\Rotar1|X_out\(5) & ((\Circle|DX[4]~19\) # (GND))))) # (!\Player|x_actual_aux\(5) & ((\Rotar1|X_out\(5) & (\Circle|DX[4]~19\ & VCC)) # 
-- (!\Rotar1|X_out\(5) & (!\Circle|DX[4]~19\))))
-- \Circle|DX[5]~21\ = CARRY((\Player|x_actual_aux\(5) & ((!\Circle|DX[4]~19\) # (!\Rotar1|X_out\(5)))) # (!\Player|x_actual_aux\(5) & (!\Rotar1|X_out\(5) & !\Circle|DX[4]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(5),
	datab => \Rotar1|X_out\(5),
	datad => VCC,
	cin => \Circle|DX[4]~19\,
	combout => \Circle|DX[5]~20_combout\,
	cout => \Circle|DX[5]~21\);

-- Location: LCCOMB_X23_Y12_N12
\Circle|DX[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[6]~22_combout\ = ((\Player|x_actual_aux\(6) $ (\Rotar1|X_out\(6) $ (\Circle|DX[5]~21\)))) # (GND)
-- \Circle|DX[6]~23\ = CARRY((\Player|x_actual_aux\(6) & (\Rotar1|X_out\(6) & !\Circle|DX[5]~21\)) # (!\Player|x_actual_aux\(6) & ((\Rotar1|X_out\(6)) # (!\Circle|DX[5]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(6),
	datab => \Rotar1|X_out\(6),
	datad => VCC,
	cin => \Circle|DX[5]~21\,
	combout => \Circle|DX[6]~22_combout\,
	cout => \Circle|DX[6]~23\);

-- Location: LCCOMB_X23_Y12_N14
\Circle|DX[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[7]~24_combout\ = (\Player|x_actual_aux\(6) & ((\Rotar1|X_out\(7) & (!\Circle|DX[6]~23\)) # (!\Rotar1|X_out\(7) & ((\Circle|DX[6]~23\) # (GND))))) # (!\Player|x_actual_aux\(6) & ((\Rotar1|X_out\(7) & (\Circle|DX[6]~23\ & VCC)) # 
-- (!\Rotar1|X_out\(7) & (!\Circle|DX[6]~23\))))
-- \Circle|DX[7]~25\ = CARRY((\Player|x_actual_aux\(6) & ((!\Circle|DX[6]~23\) # (!\Rotar1|X_out\(7)))) # (!\Player|x_actual_aux\(6) & (!\Rotar1|X_out\(7) & !\Circle|DX[6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(6),
	datab => \Rotar1|X_out\(7),
	datad => VCC,
	cin => \Circle|DX[6]~23\,
	combout => \Circle|DX[7]~24_combout\,
	cout => \Circle|DX[7]~25\);

-- Location: LCCOMB_X23_Y12_N16
\Circle|DX[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[8]~26_combout\ = ((\Player|x_actual_aux\(6) $ (\Rotar1|X_out\(8) $ (\Circle|DX[7]~25\)))) # (GND)
-- \Circle|DX[8]~27\ = CARRY((\Player|x_actual_aux\(6) & (\Rotar1|X_out\(8) & !\Circle|DX[7]~25\)) # (!\Player|x_actual_aux\(6) & ((\Rotar1|X_out\(8)) # (!\Circle|DX[7]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(6),
	datab => \Rotar1|X_out\(8),
	datad => VCC,
	cin => \Circle|DX[7]~25\,
	combout => \Circle|DX[8]~26_combout\,
	cout => \Circle|DX[8]~27\);

-- Location: LCCOMB_X23_Y12_N18
\Circle|DX[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|DX[9]~28_combout\ = \Player|x_actual_aux\(6) $ (\Circle|DX[8]~27\ $ (!\Rotar1|X_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Player|x_actual_aux\(6),
	datad => \Rotar1|X_out\(9),
	cin => \Circle|DX[8]~27\,
	combout => \Circle|DX[9]~28_combout\);

-- Location: DSPMULT_X20_Y8_N0
\Circle|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Circle|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Circle|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Circle|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y8_N2
\Circle|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Circle|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y5_N14
\Circle|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~1_cout\ = CARRY((\Circle|Mult0|auto_generated|mac_out2~DATAOUT2\ & \Circle|Mult1|auto_generated|mac_out2~DATAOUT2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \Circle|Mult1|auto_generated|mac_out2~DATAOUT2\,
	datad => VCC,
	cout => \Circle|Add2~1_cout\);

-- Location: LCCOMB_X19_Y5_N16
\Circle|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~3_cout\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT3\ & (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT3\ & !\Circle|Add2~1_cout\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT3\ & ((!\Circle|Add2~1_cout\) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT3\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => VCC,
	cin => \Circle|Add2~1_cout\,
	cout => \Circle|Add2~3_cout\);

-- Location: LCCOMB_X19_Y5_N18
\Circle|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~4_combout\ = ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT4\ $ (\Circle|Mult1|auto_generated|mac_out2~DATAOUT4\ $ (!\Circle|Add2~3_cout\)))) # (GND)
-- \Circle|Add2~5\ = CARRY((\Circle|Mult0|auto_generated|mac_out2~DATAOUT4\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT4\) # (!\Circle|Add2~3_cout\))) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT4\ & 
-- (\Circle|Mult1|auto_generated|mac_out2~DATAOUT4\ & !\Circle|Add2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datab => \Circle|Mult1|auto_generated|mac_out2~DATAOUT4\,
	datad => VCC,
	cin => \Circle|Add2~3_cout\,
	combout => \Circle|Add2~4_combout\,
	cout => \Circle|Add2~5\);

-- Location: LCCOMB_X19_Y5_N20
\Circle|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~6_combout\ = (\Circle|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT5\ & (\Circle|Add2~5\ & VCC)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT5\ & (!\Circle|Add2~5\)))) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT5\ & (!\Circle|Add2~5\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT5\ & ((\Circle|Add2~5\) # (GND)))))
-- \Circle|Add2~7\ = CARRY((\Circle|Mult0|auto_generated|mac_out2~DATAOUT5\ & (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT5\ & !\Circle|Add2~5\)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT5\ & ((!\Circle|Add2~5\) # 
-- (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datab => \Circle|Mult1|auto_generated|mac_out2~DATAOUT5\,
	datad => VCC,
	cin => \Circle|Add2~5\,
	combout => \Circle|Add2~6_combout\,
	cout => \Circle|Add2~7\);

-- Location: LCCOMB_X19_Y5_N22
\Circle|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~8_combout\ = ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT6\ $ (\Circle|Mult1|auto_generated|mac_out2~DATAOUT6\ $ (!\Circle|Add2~7\)))) # (GND)
-- \Circle|Add2~9\ = CARRY((\Circle|Mult0|auto_generated|mac_out2~DATAOUT6\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT6\) # (!\Circle|Add2~7\))) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT6\ & (\Circle|Mult1|auto_generated|mac_out2~DATAOUT6\ & 
-- !\Circle|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \Circle|Mult1|auto_generated|mac_out2~DATAOUT6\,
	datad => VCC,
	cin => \Circle|Add2~7\,
	combout => \Circle|Add2~8_combout\,
	cout => \Circle|Add2~9\);

-- Location: LCCOMB_X19_Y5_N24
\Circle|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~10_combout\ = (\Circle|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT7\ & (\Circle|Add2~9\ & VCC)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\Circle|Add2~9\)))) # 
-- (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT7\ & (!\Circle|Add2~9\)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT7\ & ((\Circle|Add2~9\) # (GND)))))
-- \Circle|Add2~11\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT7\ & (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT7\ & !\Circle|Add2~9\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT7\ & ((!\Circle|Add2~9\) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT7\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => VCC,
	cin => \Circle|Add2~9\,
	combout => \Circle|Add2~10_combout\,
	cout => \Circle|Add2~11\);

-- Location: LCCOMB_X19_Y5_N26
\Circle|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~12_combout\ = ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT8\ $ (\Circle|Mult1|auto_generated|mac_out2~DATAOUT8\ $ (!\Circle|Add2~11\)))) # (GND)
-- \Circle|Add2~13\ = CARRY((\Circle|Mult0|auto_generated|mac_out2~DATAOUT8\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT8\) # (!\Circle|Add2~11\))) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT8\ & (\Circle|Mult1|auto_generated|mac_out2~DATAOUT8\ & 
-- !\Circle|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \Circle|Mult1|auto_generated|mac_out2~DATAOUT8\,
	datad => VCC,
	cin => \Circle|Add2~11\,
	combout => \Circle|Add2~12_combout\,
	cout => \Circle|Add2~13\);

-- Location: LCCOMB_X19_Y5_N28
\Circle|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~14_combout\ = (\Circle|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT9\ & (\Circle|Add2~13\ & VCC)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\Circle|Add2~13\)))) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT9\ & (!\Circle|Add2~13\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT9\ & ((\Circle|Add2~13\) # (GND)))))
-- \Circle|Add2~15\ = CARRY((\Circle|Mult0|auto_generated|mac_out2~DATAOUT9\ & (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT9\ & !\Circle|Add2~13\)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT9\ & ((!\Circle|Add2~13\) # 
-- (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \Circle|Mult1|auto_generated|mac_out2~DATAOUT9\,
	datad => VCC,
	cin => \Circle|Add2~13\,
	combout => \Circle|Add2~14_combout\,
	cout => \Circle|Add2~15\);

-- Location: LCCOMB_X19_Y5_N30
\Circle|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~16_combout\ = ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT10\ $ (\Circle|Mult1|auto_generated|mac_out2~DATAOUT10\ $ (!\Circle|Add2~15\)))) # (GND)
-- \Circle|Add2~17\ = CARRY((\Circle|Mult0|auto_generated|mac_out2~DATAOUT10\ & ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT10\) # (!\Circle|Add2~15\))) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT10\ & 
-- (\Circle|Mult1|auto_generated|mac_out2~DATAOUT10\ & !\Circle|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \Circle|Mult1|auto_generated|mac_out2~DATAOUT10\,
	datad => VCC,
	cin => \Circle|Add2~15\,
	combout => \Circle|Add2~16_combout\,
	cout => \Circle|Add2~17\);

-- Location: LCCOMB_X19_Y4_N0
\Circle|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~18_combout\ = (\Circle|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT11\ & (\Circle|Add2~17\ & VCC)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\Circle|Add2~17\)))) # 
-- (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT11\ & (!\Circle|Add2~17\)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT11\ & ((\Circle|Add2~17\) # (GND)))))
-- \Circle|Add2~19\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT11\ & (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT11\ & !\Circle|Add2~17\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT11\ & ((!\Circle|Add2~17\) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT11\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => VCC,
	cin => \Circle|Add2~17\,
	combout => \Circle|Add2~18_combout\,
	cout => \Circle|Add2~19\);

-- Location: LCCOMB_X19_Y4_N2
\Circle|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~20_combout\ = ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT12\ $ (\Circle|Mult0|auto_generated|mac_out2~DATAOUT12\ $ (!\Circle|Add2~19\)))) # (GND)
-- \Circle|Add2~21\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT12\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT12\) # (!\Circle|Add2~19\))) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT12\ & 
-- (\Circle|Mult0|auto_generated|mac_out2~DATAOUT12\ & !\Circle|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT12\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => VCC,
	cin => \Circle|Add2~19\,
	combout => \Circle|Add2~20_combout\,
	cout => \Circle|Add2~21\);

-- Location: LCCOMB_X19_Y4_N4
\Circle|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~22_combout\ = (\Circle|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT13\ & (\Circle|Add2~21\ & VCC)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\Circle|Add2~21\)))) # 
-- (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT13\ & (!\Circle|Add2~21\)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT13\ & ((\Circle|Add2~21\) # (GND)))))
-- \Circle|Add2~23\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT13\ & (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT13\ & !\Circle|Add2~21\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT13\ & ((!\Circle|Add2~21\) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT13\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => VCC,
	cin => \Circle|Add2~21\,
	combout => \Circle|Add2~22_combout\,
	cout => \Circle|Add2~23\);

-- Location: LCCOMB_X19_Y4_N6
\Circle|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~24_combout\ = ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT14\ $ (\Circle|Mult0|auto_generated|mac_out2~DATAOUT14\ $ (!\Circle|Add2~23\)))) # (GND)
-- \Circle|Add2~25\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT14\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT14\) # (!\Circle|Add2~23\))) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT14\ & 
-- (\Circle|Mult0|auto_generated|mac_out2~DATAOUT14\ & !\Circle|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT14\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => VCC,
	cin => \Circle|Add2~23\,
	combout => \Circle|Add2~24_combout\,
	cout => \Circle|Add2~25\);

-- Location: LCCOMB_X19_Y5_N0
\Circle|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|LessThan0~0_combout\ = (!\Circle|Add2~10_combout\ & (!\Circle|Add2~6_combout\ & (!\Circle|Add2~8_combout\ & !\Circle|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Add2~10_combout\,
	datab => \Circle|Add2~6_combout\,
	datac => \Circle|Add2~8_combout\,
	datad => \Circle|Add2~4_combout\,
	combout => \Circle|LessThan0~0_combout\);

-- Location: LCCOMB_X19_Y5_N10
\Circle|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|LessThan0~1_combout\ = (!\Circle|Add2~16_combout\ & (!\Circle|Add2~14_combout\ & (!\Circle|Add2~12_combout\ & \Circle|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Add2~16_combout\,
	datab => \Circle|Add2~14_combout\,
	datac => \Circle|Add2~12_combout\,
	datad => \Circle|LessThan0~0_combout\,
	combout => \Circle|LessThan0~1_combout\);

-- Location: LCCOMB_X19_Y4_N28
\Circle|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|LessThan0~2_combout\ = (\Circle|LessThan0~1_combout\ & (!\Circle|Add2~20_combout\ & (!\Circle|Add2~22_combout\ & !\Circle|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|LessThan0~1_combout\,
	datab => \Circle|Add2~20_combout\,
	datac => \Circle|Add2~22_combout\,
	datad => \Circle|Add2~18_combout\,
	combout => \Circle|LessThan0~2_combout\);

-- Location: LCCOMB_X19_Y4_N8
\Circle|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~26_combout\ = (\Circle|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT15\ & (\Circle|Add2~25\ & VCC)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\Circle|Add2~25\)))) # 
-- (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT15\ & (!\Circle|Add2~25\)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT15\ & ((\Circle|Add2~25\) # (GND)))))
-- \Circle|Add2~27\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT15\ & (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT15\ & !\Circle|Add2~25\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT15\ & ((!\Circle|Add2~25\) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT15\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => VCC,
	cin => \Circle|Add2~25\,
	combout => \Circle|Add2~26_combout\,
	cout => \Circle|Add2~27\);

-- Location: LCCOMB_X19_Y4_N10
\Circle|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~28_combout\ = ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT16\ $ (\Circle|Mult0|auto_generated|mac_out2~DATAOUT16\ $ (!\Circle|Add2~27\)))) # (GND)
-- \Circle|Add2~29\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT16\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT16\) # (!\Circle|Add2~27\))) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT16\ & 
-- (\Circle|Mult0|auto_generated|mac_out2~DATAOUT16\ & !\Circle|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT16\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => VCC,
	cin => \Circle|Add2~27\,
	combout => \Circle|Add2~28_combout\,
	cout => \Circle|Add2~29\);

-- Location: LCCOMB_X19_Y4_N30
\Circle|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|LessThan0~3_combout\ = (!\Circle|Add2~24_combout\ & (\Circle|LessThan0~2_combout\ & (!\Circle|Add2~26_combout\ & !\Circle|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Add2~24_combout\,
	datab => \Circle|LessThan0~2_combout\,
	datac => \Circle|Add2~26_combout\,
	datad => \Circle|Add2~28_combout\,
	combout => \Circle|LessThan0~3_combout\);

-- Location: LCCOMB_X19_Y4_N12
\Circle|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~30_combout\ = (\Circle|Mult1|auto_generated|mac_out2~DATAOUT17\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT17\ & (\Circle|Add2~29\ & VCC)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\Circle|Add2~29\)))) # 
-- (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT17\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT17\ & (!\Circle|Add2~29\)) # (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT17\ & ((\Circle|Add2~29\) # (GND)))))
-- \Circle|Add2~31\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT17\ & (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT17\ & !\Circle|Add2~29\)) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT17\ & ((!\Circle|Add2~29\) # 
-- (!\Circle|Mult0|auto_generated|mac_out2~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT17\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datad => VCC,
	cin => \Circle|Add2~29\,
	combout => \Circle|Add2~30_combout\,
	cout => \Circle|Add2~31\);

-- Location: LCCOMB_X19_Y4_N14
\Circle|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~32_combout\ = ((\Circle|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (\Circle|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (!\Circle|Add2~31\)))) # (GND)
-- \Circle|Add2~33\ = CARRY((\Circle|Mult1|auto_generated|mac_out2~DATAOUT18\ & ((\Circle|Mult0|auto_generated|mac_out2~DATAOUT18\) # (!\Circle|Add2~31\))) # (!\Circle|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- (\Circle|Mult0|auto_generated|mac_out2~DATAOUT18\ & !\Circle|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	cin => \Circle|Add2~31\,
	combout => \Circle|Add2~32_combout\,
	cout => \Circle|Add2~33\);

-- Location: LCCOMB_X19_Y4_N16
\Circle|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|Add2~34_combout\ = \Circle|Mult0|auto_generated|mac_out2~DATAOUT19\ $ (\Circle|Add2~33\ $ (\Circle|Mult1|auto_generated|mac_out2~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Circle|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => \Circle|Mult1|auto_generated|mac_out2~DATAOUT19\,
	cin => \Circle|Add2~33\,
	combout => \Circle|Add2~34_combout\);

-- Location: LCCOMB_X19_Y4_N18
\Circle|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Circle|LessThan0~4_combout\ = (\Circle|Add2~34_combout\) # ((\Circle|LessThan0~3_combout\ & (!\Circle|Add2~32_combout\ & !\Circle|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|LessThan0~3_combout\,
	datab => \Circle|Add2~34_combout\,
	datac => \Circle|Add2~32_combout\,
	datad => \Circle|Add2~30_combout\,
	combout => \Circle|LessThan0~4_combout\);

-- Location: FF_X19_Y4_N19
\Circle|DIBUJA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Circle|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Circle|DIBUJA~q\);

-- Location: LCCOMB_X18_Y4_N14
\Draw|ROJO~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|ROJO~1_combout\ = (\Draw|ROJO~0_combout\ & !\Circle|DIBUJA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Draw|ROJO~0_combout\,
	datad => \Circle|DIBUJA~q\,
	combout => \Draw|ROJO~1_combout\);

-- Location: FF_X18_Y4_N15
\Draw|ROJO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|ROJO~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|ROJO\(0));

-- Location: LCCOMB_X18_Y4_N18
\DRIVER_VGA|RED~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|RED~0_combout\ = (!\DRIVER_VGA|VGA_SYNC_N~1_combout\ & (\Draw|ROJO\(0) & !\DRIVER_VGA|VGA_BLANK_N~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	datab => \Draw|ROJO\(0),
	datad => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	combout => \DRIVER_VGA|RED~0_combout\);

-- Location: FF_X25_Y4_N25
\DRIVER_VGA|RED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|RED~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|RED\(0));

-- Location: LCCOMB_X18_Y4_N20
\Draw|ESQUEMA[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|ESQUEMA[1]~0_combout\ = !\GeneradorAleatorio|LFSR:18:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GeneradorAleatorio|LFSR:18:i64:bit32|Q~q\,
	combout => \Draw|ESQUEMA[1]~0_combout\);

-- Location: FF_X18_Y4_N21
\Draw|ESQUEMA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|ESQUEMA[1]~0_combout\,
	ena => \ContSpeedUp|ovf~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|ESQUEMA\(1));

-- Location: LCCOMB_X18_Y4_N8
\Draw|ROJO~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|ROJO~2_combout\ = (\Circle|DIBUJA~q\) # ((\Draw|ESQUEMA\(1) & \Draw|ROJO~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Draw|ESQUEMA\(1),
	datac => \Draw|ROJO~0_combout\,
	datad => \Circle|DIBUJA~q\,
	combout => \Draw|ROJO~2_combout\);

-- Location: FF_X18_Y4_N9
\Draw|ROJO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|ROJO~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|ROJO\(1));

-- Location: LCCOMB_X18_Y4_N0
\DRIVER_VGA|RED~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|RED~1_combout\ = (!\DRIVER_VGA|VGA_SYNC_N~1_combout\ & (!\DRIVER_VGA|VGA_BLANK_N~1_combout\ & \Draw|ROJO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	datab => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	datac => \Draw|ROJO\(1),
	combout => \DRIVER_VGA|RED~1_combout\);

-- Location: FF_X18_Y4_N1
\DRIVER_VGA|RED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|RED~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|RED\(1));

-- Location: LCCOMB_X18_Y4_N2
\Draw|ROJO~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|ROJO~3_combout\ = (\Circle|DIBUJA~q\) # ((\Pared|VISIBLE~q\ & (\Draw|ESQUEMA\(1) & !\Pared|ISLA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Pared|VISIBLE~q\,
	datab => \Draw|ESQUEMA\(1),
	datac => \Pared|ISLA~q\,
	datad => \Circle|DIBUJA~q\,
	combout => \Draw|ROJO~3_combout\);

-- Location: FF_X18_Y4_N3
\Draw|ROJO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|ROJO~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|ROJO\(3));

-- Location: LCCOMB_X25_Y4_N12
\DRIVER_VGA|RED~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|RED~2_combout\ = (\Draw|ROJO\(3) & (!\DRIVER_VGA|VGA_BLANK_N~1_combout\ & !\DRIVER_VGA|VGA_SYNC_N~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Draw|ROJO\(3),
	datab => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	datad => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	combout => \DRIVER_VGA|RED~2_combout\);

-- Location: LCCOMB_X25_Y4_N10
\DRIVER_VGA|RED[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|RED[2]~feeder_combout\ = \DRIVER_VGA|RED~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DRIVER_VGA|RED~2_combout\,
	combout => \DRIVER_VGA|RED[2]~feeder_combout\);

-- Location: FF_X25_Y4_N11
\DRIVER_VGA|RED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|RED[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|RED\(2));

-- Location: FF_X25_Y4_N13
\DRIVER_VGA|RED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|RED~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|RED\(3));

-- Location: FF_X25_Y4_N7
\DRIVER_VGA|GREEN[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|RED~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|GREEN\(0));

-- Location: LCCOMB_X18_Y4_N22
\Draw|ESQUEMA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|ESQUEMA[0]~1_combout\ = !\GeneradorAleatorio|LFSR:17:i64:bit32|Q~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GeneradorAleatorio|LFSR:17:i64:bit32|Q~q\,
	combout => \Draw|ESQUEMA[0]~1_combout\);

-- Location: FF_X18_Y4_N23
\Draw|ESQUEMA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|ESQUEMA[0]~1_combout\,
	ena => \ContSpeedUp|ovf~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|ESQUEMA\(0));

-- Location: LCCOMB_X18_Y4_N12
\Draw|VERDE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|VERDE~0_combout\ = (\Circle|DIBUJA~q\) # ((\Draw|ESQUEMA\(0) & (!\Draw|ESQUEMA\(1) & \Draw|ROJO~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Draw|ESQUEMA\(0),
	datab => \Draw|ESQUEMA\(1),
	datac => \Draw|ROJO~0_combout\,
	datad => \Circle|DIBUJA~q\,
	combout => \Draw|VERDE~0_combout\);

-- Location: FF_X18_Y4_N13
\Draw|VERDE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|VERDE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|VERDE\(1));

-- Location: LCCOMB_X18_Y4_N26
\DRIVER_VGA|GREEN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|GREEN~0_combout\ = (!\DRIVER_VGA|VGA_SYNC_N~1_combout\ & (!\DRIVER_VGA|VGA_BLANK_N~1_combout\ & \Draw|VERDE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	datab => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	datad => \Draw|VERDE\(1),
	combout => \DRIVER_VGA|GREEN~0_combout\);

-- Location: FF_X18_Y4_N27
\DRIVER_VGA|GREEN[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|GREEN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|GREEN\(1));

-- Location: LCCOMB_X18_Y4_N28
\Draw|ROJO~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|ROJO~4_combout\ = (!\Pared|ISLA~q\ & \Pared|VISIBLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Pared|ISLA~q\,
	datad => \Pared|VISIBLE~q\,
	combout => \Draw|ROJO~4_combout\);

-- Location: LCCOMB_X18_Y4_N6
\Draw|VERDE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|VERDE~1_combout\ = (\Circle|DIBUJA~q\) # ((\Draw|ROJO~4_combout\ & (\Draw|ESQUEMA\(0) & !\Draw|ESQUEMA\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|DIBUJA~q\,
	datab => \Draw|ROJO~4_combout\,
	datac => \Draw|ESQUEMA\(0),
	datad => \Draw|ESQUEMA\(1),
	combout => \Draw|VERDE~1_combout\);

-- Location: FF_X18_Y4_N7
\Draw|VERDE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|VERDE~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|VERDE\(3));

-- Location: LCCOMB_X18_Y4_N30
\DRIVER_VGA|GREEN~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|GREEN~1_combout\ = (!\DRIVER_VGA|VGA_SYNC_N~1_combout\ & (!\DRIVER_VGA|VGA_BLANK_N~1_combout\ & \Draw|VERDE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	datab => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	datad => \Draw|VERDE\(3),
	combout => \DRIVER_VGA|GREEN~1_combout\);

-- Location: FF_X18_Y4_N29
\DRIVER_VGA|GREEN[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|GREEN~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|GREEN\(2));

-- Location: FF_X18_Y4_N31
\DRIVER_VGA|GREEN[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|GREEN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|GREEN\(3));

-- Location: FF_X25_Y4_N9
\DRIVER_VGA|BLUE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|RED~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|BLUE\(0));

-- Location: LCCOMB_X18_Y4_N16
\Draw|AZUL~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|AZUL~0_combout\ = (\Circle|DIBUJA~q\) # ((\Draw|ROJO~0_combout\ & (\Draw|ESQUEMA\(0) $ (!\Draw|ESQUEMA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Draw|ESQUEMA\(0),
	datab => \Draw|ESQUEMA\(1),
	datac => \Draw|ROJO~0_combout\,
	datad => \Circle|DIBUJA~q\,
	combout => \Draw|AZUL~0_combout\);

-- Location: FF_X18_Y4_N17
\Draw|AZUL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|AZUL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|AZUL\(1));

-- Location: LCCOMB_X18_Y4_N24
\DRIVER_VGA|BLUE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|BLUE~0_combout\ = (!\DRIVER_VGA|VGA_SYNC_N~1_combout\ & (!\DRIVER_VGA|VGA_BLANK_N~1_combout\ & \Draw|AZUL\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	datab => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	datad => \Draw|AZUL\(1),
	combout => \DRIVER_VGA|BLUE~0_combout\);

-- Location: FF_X18_Y4_N25
\DRIVER_VGA|BLUE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|BLUE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|BLUE\(1));

-- Location: LCCOMB_X18_Y4_N10
\Draw|AZUL~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Draw|AZUL~1_combout\ = (\Circle|DIBUJA~q\) # ((\Draw|ROJO~4_combout\ & (\Draw|ESQUEMA\(0) $ (!\Draw|ESQUEMA\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Circle|DIBUJA~q\,
	datab => \Draw|ROJO~4_combout\,
	datac => \Draw|ESQUEMA\(0),
	datad => \Draw|ESQUEMA\(1),
	combout => \Draw|AZUL~1_combout\);

-- Location: FF_X18_Y4_N11
\Draw|AZUL[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Draw|AZUL~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Draw|AZUL\(3));

-- Location: LCCOMB_X18_Y4_N4
\DRIVER_VGA|BLUE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DRIVER_VGA|BLUE~1_combout\ = (!\DRIVER_VGA|VGA_SYNC_N~1_combout\ & (!\DRIVER_VGA|VGA_BLANK_N~1_combout\ & \Draw|AZUL\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DRIVER_VGA|VGA_SYNC_N~1_combout\,
	datab => \DRIVER_VGA|VGA_BLANK_N~1_combout\,
	datad => \Draw|AZUL\(3),
	combout => \DRIVER_VGA|BLUE~1_combout\);

-- Location: FF_X18_Y4_N19
\DRIVER_VGA|BLUE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DRIVER_VGA|BLUE~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|BLUE\(2));

-- Location: FF_X18_Y4_N5
\DRIVER_VGA|BLUE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \DRIVER_VGA|BLUE~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DRIVER_VGA|BLUE\(3));
END structure;


