Analysis & Synthesis report for fpga
Sat Apr 19 03:25:29 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Apr 19 03:25:29 2025           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; fpga                                        ;
; Top-level Entity Name       ; fpga                                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; fpga               ; fpga               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 19 03:25:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file fpga.v
Info (12021): Found 9 design units, including 9 entities, in source file semantic_segmentation_top.v
    Info (12023): Found entity 1: semantic_segmentation_top File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 2
    Info (12023): Found entity 2: u_net_encoder File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 181
    Info (12023): Found entity 3: encoder_stage1 File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 263
    Info (12023): Found entity 4: encoder_stage2 File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 344
    Info (12023): Found entity 5: encoder_stage3 File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 425
    Info (12023): Found entity 6: u_net_decoder File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 506
    Info (12023): Found entity 7: decoder_stage1 File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 585
    Info (12023): Found entity 8: decoder_stage2 File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 667
    Info (12023): Found entity 9: decoder_stage3 File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 749
Warning (10236): Verilog HDL Implicit Net warning at semantic_segmentation_top.v(235): created implicit net for "stage_done_1" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 235
Warning (10236): Verilog HDL Implicit Net warning at semantic_segmentation_top.v(244): created implicit net for "stage_done_2" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 244
Warning (10236): Verilog HDL Implicit Net warning at semantic_segmentation_top.v(253): created implicit net for "stage_done_3" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 253
Warning (10236): Verilog HDL Implicit Net warning at semantic_segmentation_top.v(557): created implicit net for "stage_done_1" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 557
Warning (10236): Verilog HDL Implicit Net warning at semantic_segmentation_top.v(566): created implicit net for "stage_done_2" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 566
Warning (10236): Verilog HDL Implicit Net warning at semantic_segmentation_top.v(575): created implicit net for "stage_done_3" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 575
Error (10773): Verilog HDL error at semantic_segmentation_top.v(185): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 185
Error (10773): Verilog HDL error at semantic_segmentation_top.v(186): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 186
Error (10773): Verilog HDL error at semantic_segmentation_top.v(267): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 267
Error (10773): Verilog HDL error at semantic_segmentation_top.v(268): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 268
Error (10044): Verilog HDL error at semantic_segmentation_top.v(319): expression cannot reference entire array "input_data" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 319
Error (10703): SystemVerilog error at semantic_segmentation_top.v(319): can't resolve aggregate expression in connection to port 3 on instance "conv1" because the instance has no module binding File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 319
Error (10044): Verilog HDL error at semantic_segmentation_top.v(320): expression cannot reference entire array "conv_output" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 320
Error (10703): SystemVerilog error at semantic_segmentation_top.v(320): can't resolve aggregate expression in connection to port 4 on instance "conv1" because the instance has no module binding File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 320
Error (10044): Verilog HDL error at semantic_segmentation_top.v(336): expression cannot reference entire array "conv_output" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 336
Error (10703): SystemVerilog error at semantic_segmentation_top.v(336): can't resolve aggregate expression in connection to port 3 on instance "pool1" because the instance has no module binding File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 336
Error (10044): Verilog HDL error at semantic_segmentation_top.v(337): expression cannot reference entire array "output_data" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 337
Error (10703): SystemVerilog error at semantic_segmentation_top.v(337): can't resolve aggregate expression in connection to port 4 on instance "pool1" because the instance has no module binding File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 337
Error (10044): Verilog HDL error at semantic_segmentation_top.v(233): expression cannot reference entire array "input_data" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 233
Error (10044): Verilog HDL error at semantic_segmentation_top.v(234): expression cannot reference entire array "stage1_output" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 234
Error (10048): Verilog HDL error at semantic_segmentation_top.v(234): values cannot be assigned directly to all or part of array "stage1_output" - assignments must be made to individual elements only File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 234
Error (10773): Verilog HDL error at semantic_segmentation_top.v(348): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 348
Error (10773): Verilog HDL error at semantic_segmentation_top.v(349): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 349
Error (10044): Verilog HDL error at semantic_segmentation_top.v(400): expression cannot reference entire array "input_data" File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 400
Error (10703): SystemVerilog error at semantic_segmentation_top.v(400): can't resolve aggregate expression in connection to port 3 on instance "conv2" because the instance has no module binding File: C:/Capstone-Project-1/FPGA/semantic_segmentation_top.v Line: 400
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 7 warnings
    Error: Peak virtual memory: 4774 megabytes
    Error: Processing ended: Sat Apr 19 03:25:29 2025
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:03


