Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Aug 24 00:29:39 2022

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_ram_inst_Mram_rammem1_RAMD_D1_O
   qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_ram_inst_Mram_rammem2_RAMD_D1_O
   qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_Mram_temp_rdata1_RAMD_D1_O
   qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_Mram_temp_rdata2_RAMD_D1_O
   qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_Mram_temp_wdata1_RAMD_D1_O
   qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_Mram_temp_wdata2_RAMD_D1_O
   usb_flagb_IBUF
   usb_flagc_IBUF


