[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 263
LIB: work
FILE: ${SURELOG_DIR}/tests/DefParamIndex/dut.sv
n<> u<262> t<Top_level_rule> c<1> l<1:1> el<34:1>
  n<> u<1> t<Null_rule> p<262> s<261> l<1:1>
  n<> u<261> t<Source_text> p<262> c<8> l<1:1> el<33:10>
    n<> u<8> t<Description> p<261> c<7> s<74> l<1:1> el<2:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<2:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<6> t<ENDMODULE> p<7> l<2:1> el<2:10>
    n<> u<74> t<Description> p<261> c<73> s<139> l<4:1> el<10:10>
      n<> u<73> t<Module_declaration> p<74> c<12> l<4:1> el<10:10>
        n<> u<12> t<Module_nonansi_header> p<73> c<9> s<29> l<4:1> el<4:27>
          n<module> u<9> t<Module_keyword> p<12> s<10> l<4:1> el<4:7>
          n<hierdefparam_top> u<10> t<StringConst> p<12> s<11> l<4:8> el<4:24>
          n<> u<11> t<List_of_ports> p<12> l<4:24> el<4:26>
        n<> u<29> t<Module_item> p<73> c<28> s<50> l<5:3> el<7:18>
          n<> u<28> t<Non_port_module_item> p<29> c<27> l<5:3> el<7:18>
            n<> u<27> t<Generate_region> p<28> c<25> l<5:3> el<7:18>
              n<> u<25> t<Generate_item> p<27> c<24> s<26> l<5:12> el<7:6>
                n<> u<24> t<Generate_begin_end_block> p<25> c<13> l<5:12> el<7:6>
                  n<foo> u<13> t<StringConst> p<24> s<22> l<5:18> el<5:21>
                  n<> u<22> t<Generate_item> p<24> c<21> s<23> l<6:5> el<6:28>
                    n<> u<21> t<Module_or_generate_item> p<22> c<20> l<6:5> el<6:28>
                      n<> u<20> t<Module_instantiation> p<21> c<14> l<6:5> el<6:28>
                        n<hierdefparam_a> u<14> t<StringConst> p<20> s<19> l<6:5> el<6:19>
                        n<> u<19> t<Hierarchical_instance> p<20> c<16> l<6:20> el<6:27>
                          n<> u<16> t<Name_of_instance> p<19> c<15> s<18> l<6:20> el<6:25>
                            n<mod_a> u<15> t<StringConst> p<16> l<6:20> el<6:25>
                          n<> u<18> t<List_of_port_connections> p<19> c<17> l<6:26> el<6:26>
                            n<> u<17> t<Ordered_port_connection> p<18> l<6:26> el<6:26>
                  n<> u<23> t<END> p<24> l<7:3> el<7:6>
              n<> u<26> t<ENDGENERATE> p<27> l<7:7> el<7:18>
        n<> u<50> t<Module_item> p<73> c<49> s<71> l<8:3> el<8:49>
          n<> u<49> t<Non_port_module_item> p<50> c<48> l<8:3> el<8:49>
            n<> u<48> t<Module_or_generate_item> p<49> c<47> l<8:3> el<8:49>
              n<> u<47> t<Parameter_override> p<48> c<46> l<8:3> el<8:49>
                n<> u<46> t<List_of_defparam_assignments> p<47> c<45> l<8:12> el<8:48>
                  n<> u<45> t<Defparam_assignment> p<46> c<39> l<8:12> el<8:48>
                    n<> u<39> t<Hierarchical_identifier> p<45> c<30> s<44> l<8:12> el<8:43>
                      n<foo> u<30> t<StringConst> p<39> s<31> l<8:12> el<8:15>
                      n<mod_a> u<31> t<StringConst> p<39> s<32> l<8:16> el<8:21>
                      n<bar> u<32> t<StringConst> p<39> s<36> l<8:22> el<8:25>
                      n<> u<36> t<Constant_expression> p<39> c<35> s<37> l<8:26> el<8:27>
                        n<> u<35> t<Constant_primary> p<36> c<34> l<8:26> el<8:27>
                          n<> u<34> t<Primary_literal> p<35> c<33> l<8:26> el<8:27>
                            n<0> u<33> t<IntConst> p<34> l<8:26> el<8:27>
                      n<mod_b> u<37> t<StringConst> p<39> s<38> l<8:29> el<8:34>
                      n<addvalue> u<38> t<StringConst> p<39> l<8:35> el<8:43>
                    n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<8:46> el<8:48>
                      n<> u<43> t<Constant_expression> p<44> c<42> l<8:46> el<8:48>
                        n<> u<42> t<Constant_primary> p<43> c<41> l<8:46> el<8:48>
                          n<> u<41> t<Primary_literal> p<42> c<40> l<8:46> el<8:48>
                            n<42> u<40> t<IntConst> p<41> l<8:46> el<8:48>
        n<> u<71> t<Module_item> p<73> c<70> s<72> l<9:3> el<9:49>
          n<> u<70> t<Non_port_module_item> p<71> c<69> l<9:3> el<9:49>
            n<> u<69> t<Module_or_generate_item> p<70> c<68> l<9:3> el<9:49>
              n<> u<68> t<Parameter_override> p<69> c<67> l<9:3> el<9:49>
                n<> u<67> t<List_of_defparam_assignments> p<68> c<66> l<9:12> el<9:48>
                  n<> u<66> t<Defparam_assignment> p<67> c<60> l<9:12> el<9:48>
                    n<> u<60> t<Hierarchical_identifier> p<66> c<51> s<65> l<9:12> el<9:43>
                      n<foo> u<51> t<StringConst> p<60> s<52> l<9:12> el<9:15>
                      n<mod_a> u<52> t<StringConst> p<60> s<53> l<9:16> el<9:21>
                      n<bar> u<53> t<StringConst> p<60> s<57> l<9:22> el<9:25>
                      n<> u<57> t<Constant_expression> p<60> c<56> s<58> l<9:26> el<9:27>
                        n<> u<56> t<Constant_primary> p<57> c<55> l<9:26> el<9:27>
                          n<> u<55> t<Primary_literal> p<56> c<54> l<9:26> el<9:27>
                            n<1> u<54> t<IntConst> p<55> l<9:26> el<9:27>
                      n<mod_b> u<58> t<StringConst> p<60> s<59> l<9:29> el<9:34>
                      n<addvalue> u<59> t<StringConst> p<60> l<9:35> el<9:43>
                    n<> u<65> t<Constant_mintypmax_expression> p<66> c<64> l<9:46> el<9:48>
                      n<> u<64> t<Constant_expression> p<65> c<63> l<9:46> el<9:48>
                        n<> u<63> t<Constant_primary> p<64> c<62> l<9:46> el<9:48>
                          n<> u<62> t<Primary_literal> p<63> c<61> l<9:46> el<9:48>
                            n<43> u<61> t<IntConst> p<62> l<9:46> el<9:48>
        n<> u<72> t<ENDMODULE> p<73> l<10:1> el<10:10>
    n<> u<139> t<Description> p<261> c<138> s<260> l<12:1> el<20:10>
      n<> u<138> t<Module_declaration> p<139> c<78> l<12:1> el<20:10>
        n<> u<78> t<Module_nonansi_header> p<138> c<75> s<86> l<12:1> el<12:25>
          n<module> u<75> t<Module_keyword> p<78> s<76> l<12:1> el<12:7>
          n<hierdefparam_a> u<76> t<StringConst> p<78> s<77> l<12:8> el<12:22>
          n<> u<77> t<List_of_ports> p<78> l<12:22> el<12:24>
        n<> u<86> t<Module_item> p<138> c<85> s<136> l<13:3> el<13:12>
          n<> u<85> t<Non_port_module_item> p<86> c<84> l<13:3> el<13:12>
            n<> u<84> t<Module_or_generate_item> p<85> c<83> l<13:3> el<13:12>
              n<> u<83> t<Module_common_item> p<84> c<82> l<13:3> el<13:12>
                n<> u<82> t<Module_or_generate_item_declaration> p<83> c<81> l<13:3> el<13:12>
                  n<> u<81> t<Genvar_declaration> p<82> c<80> l<13:3> el<13:12>
                    n<> u<80> t<Identifier_list> p<81> c<79> l<13:10> el<13:11>
                      n<i> u<79> t<StringConst> p<80> l<13:10> el<13:11>
        n<> u<136> t<Module_item> p<138> c<135> s<137> l<14:3> el<18:14>
          n<> u<135> t<Non_port_module_item> p<136> c<134> l<14:3> el<18:14>
            n<> u<134> t<Generate_region> p<135> c<132> l<14:3> el<18:14>
              n<> u<132> t<Generate_item> p<134> c<131> s<133> l<15:5> el<17:8>
                n<> u<131> t<Module_or_generate_item> p<132> c<130> l<15:5> el<17:8>
                  n<> u<130> t<Module_common_item> p<131> c<129> l<15:5> el<17:8>
                    n<> u<129> t<Loop_generate_construct> p<130> c<92> l<15:5> el<17:8>
                      n<> u<92> t<Genvar_initialization> p<129> c<87> s<102> l<15:10> el<15:15>
                        n<i> u<87> t<StringConst> p<92> s<91> l<15:10> el<15:11>
                        n<> u<91> t<Constant_expression> p<92> c<90> l<15:14> el<15:15>
                          n<> u<90> t<Constant_primary> p<91> c<89> l<15:14> el<15:15>
                            n<> u<89> t<Primary_literal> p<90> c<88> l<15:14> el<15:15>
                              n<0> u<88> t<IntConst> p<89> l<15:14> el<15:15>
                      n<> u<102> t<Constant_expression> p<129> c<96> s<115> l<15:17> el<15:22>
                        n<> u<96> t<Constant_expression> p<102> c<95> s<101> l<15:17> el<15:18>
                          n<> u<95> t<Constant_primary> p<96> c<94> l<15:17> el<15:18>
                            n<> u<94> t<Primary_literal> p<95> c<93> l<15:17> el<15:18>
                              n<i> u<93> t<StringConst> p<94> l<15:17> el<15:18>
                        n<> u<101> t<BinOp_Less> p<102> s<100> l<15:19> el<15:20>
                        n<> u<100> t<Constant_expression> p<102> c<99> l<15:21> el<15:22>
                          n<> u<99> t<Constant_primary> p<100> c<98> l<15:21> el<15:22>
                            n<> u<98> t<Primary_literal> p<99> c<97> l<15:21> el<15:22>
                              n<2> u<97> t<IntConst> p<98> l<15:21> el<15:22>
                      n<> u<115> t<Genvar_iteration> p<129> c<103> s<128> l<15:24> el<15:29>
                        n<i> u<103> t<StringConst> p<115> s<104> l<15:24> el<15:25>
                        n<> u<104> t<AssignOp_Assign> p<115> s<114> l<15:25> el<15:26>
                        n<> u<114> t<Constant_expression> p<115> c<108> l<15:26> el<15:29>
                          n<> u<108> t<Constant_expression> p<114> c<107> s<113> l<15:26> el<15:27>
                            n<> u<107> t<Constant_primary> p<108> c<106> l<15:26> el<15:27>
                              n<> u<106> t<Primary_literal> p<107> c<105> l<15:26> el<15:27>
                                n<i> u<105> t<StringConst> p<106> l<15:26> el<15:27>
                          n<> u<113> t<BinOp_Plus> p<114> s<112> l<15:27> el<15:28>
                          n<> u<112> t<Constant_expression> p<114> c<111> l<15:28> el<15:29>
                            n<> u<111> t<Constant_primary> p<112> c<110> l<15:28> el<15:29>
                              n<> u<110> t<Primary_literal> p<111> c<109> l<15:28> el<15:29>
                                n<1> u<109> t<IntConst> p<110> l<15:28> el<15:29>
                      n<> u<128> t<Generate_item> p<129> c<127> l<15:31> el<17:8>
                        n<> u<127> t<Generate_begin_end_block> p<128> c<116> l<15:31> el<17:8>
                          n<bar> u<116> t<StringConst> p<127> s<125> l<15:37> el<15:40>
                          n<> u<125> t<Generate_item> p<127> c<124> s<126> l<16:7> el<16:30>
                            n<> u<124> t<Module_or_generate_item> p<125> c<123> l<16:7> el<16:30>
                              n<> u<123> t<Module_instantiation> p<124> c<117> l<16:7> el<16:30>
                                n<hierdefparam_b> u<117> t<StringConst> p<123> s<122> l<16:7> el<16:21>
                                n<> u<122> t<Hierarchical_instance> p<123> c<119> l<16:22> el<16:29>
                                  n<> u<119> t<Name_of_instance> p<122> c<118> s<121> l<16:22> el<16:27>
                                    n<mod_b> u<118> t<StringConst> p<119> l<16:22> el<16:27>
                                  n<> u<121> t<List_of_port_connections> p<122> c<120> l<16:28> el<16:28>
                                    n<> u<120> t<Ordered_port_connection> p<121> l<16:28> el<16:28>
                          n<> u<126> t<END> p<127> l<17:5> el<17:8>
              n<> u<133> t<ENDGENERATE> p<134> l<18:3> el<18:14>
        n<> u<137> t<ENDMODULE> p<138> l<20:1> el<20:10>
    n<> u<260> t<Description> p<261> c<259> l<22:1> el<33:10>
      n<> u<259> t<Module_declaration> p<260> c<143> l<22:1> el<33:10>
        n<> u<143> t<Module_nonansi_header> p<259> c<140> s<170> l<22:1> el<22:25>
          n<module> u<140> t<Module_keyword> p<143> s<141> l<22:1> el<22:7>
          n<hierdefparam_b> u<141> t<StringConst> p<143> s<142> l<22:8> el<22:22>
          n<> u<142> t<List_of_ports> p<143> l<22:22> el<22:24>
        n<> u<170> t<Module_item> p<259> c<169> s<199> l<23:3> el<23:33>
          n<> u<169> t<Non_port_module_item> p<170> c<168> l<23:3> el<23:33>
            n<> u<168> t<Module_or_generate_item> p<169> c<167> l<23:3> el<23:33>
              n<> u<167> t<Module_common_item> p<168> c<166> l<23:3> el<23:33>
                n<> u<166> t<Module_or_generate_item_declaration> p<167> c<165> l<23:3> el<23:33>
                  n<> u<165> t<Package_or_generate_item_declaration> p<166> c<164> l<23:3> el<23:33>
                    n<> u<164> t<Parameter_declaration> p<165> c<154> l<23:3> el<23:32>
                      n<> u<154> t<Data_type_or_implicit> p<164> c<153> s<163> l<23:13> el<23:18>
                        n<> u<153> t<Packed_dimension> p<154> c<152> l<23:13> el<23:18>
                          n<> u<152> t<Constant_range> p<153> c<147> l<23:14> el<23:17>
                            n<> u<147> t<Constant_expression> p<152> c<146> s<151> l<23:14> el<23:15>
                              n<> u<146> t<Constant_primary> p<147> c<145> l<23:14> el<23:15>
                                n<> u<145> t<Primary_literal> p<146> c<144> l<23:14> el<23:15>
                                  n<7> u<144> t<IntConst> p<145> l<23:14> el<23:15>
                            n<> u<151> t<Constant_expression> p<152> c<150> l<23:16> el<23:17>
                              n<> u<150> t<Constant_primary> p<151> c<149> l<23:16> el<23:17>
                                n<> u<149> t<Primary_literal> p<150> c<148> l<23:16> el<23:17>
                                  n<0> u<148> t<IntConst> p<149> l<23:16> el<23:17>
                      n<> u<163> t<List_of_param_assignments> p<164> c<162> l<23:19> el<23:32>
                        n<> u<162> t<Param_assignment> p<163> c<155> l<23:19> el<23:32>
                          n<addvalue> u<155> t<StringConst> p<162> s<161> l<23:19> el<23:27>
                          n<> u<161> t<Constant_param_expression> p<162> c<160> l<23:30> el<23:32>
                            n<> u<160> t<Constant_mintypmax_expression> p<161> c<159> l<23:30> el<23:32>
                              n<> u<159> t<Constant_expression> p<160> c<158> l<23:30> el<23:32>
                                n<> u<158> t<Constant_primary> p<159> c<157> l<23:30> el<23:32>
                                  n<> u<157> t<Primary_literal> p<158> c<156> l<23:30> el<23:32>
                                    n<44> u<156> t<IntConst> p<157> l<23:30> el<23:32>
        n<> u<199> t<Module_item> p<259> c<198> s<228> l<24:3> el<26:6>
          n<> u<198> t<Non_port_module_item> p<199> c<197> l<24:3> el<26:6>
            n<> u<197> t<Module_or_generate_item> p<198> c<196> l<24:3> el<26:6>
              n<> u<196> t<Module_common_item> p<197> c<195> l<24:3> el<26:6>
                n<> u<195> t<Conditional_generate_construct> p<196> c<194> l<24:3> el<26:6>
                  n<> u<194> t<If_generate_construct> p<195> c<193> l<24:3> el<26:6>
                    n<> u<193> t<IF> p<194> s<180> l<24:3> el<24:5>
                    n<> u<180> t<Constant_expression> p<194> c<174> s<192> l<24:7> el<24:21>
                      n<> u<174> t<Constant_expression> p<180> c<173> s<179> l<24:7> el<24:15>
                        n<> u<173> t<Constant_primary> p<174> c<172> l<24:7> el<24:15>
                          n<> u<172> t<Primary_literal> p<173> c<171> l<24:7> el<24:15>
                            n<addvalue> u<171> t<StringConst> p<172> l<24:7> el<24:15>
                      n<> u<179> t<BinOp_Equiv> p<180> s<178> l<24:16> el<24:18>
                      n<> u<178> t<Constant_expression> p<180> c<177> l<24:19> el<24:21>
                        n<> u<177> t<Constant_primary> p<178> c<176> l<24:19> el<24:21>
                          n<> u<176> t<Primary_literal> p<177> c<175> l<24:19> el<24:21>
                            n<42> u<175> t<IntConst> p<176> l<24:19> el<24:21>
                    n<> u<192> t<Generate_item> p<194> c<191> l<24:23> el<26:6>
                      n<> u<191> t<Generate_begin_end_block> p<192> c<189> l<24:23> el<26:6>
                        n<> u<189> t<Generate_item> p<191> c<188> s<190> l<25:2> el<25:15>
                          n<> u<188> t<Module_or_generate_item> p<189> c<187> l<25:2> el<25:15>
                            n<> u<187> t<Module_instantiation> p<188> c<181> l<25:2> el<25:15>
                              n<GOOD> u<181> t<StringConst> p<187> s<186> l<25:2> el<25:6>
                              n<> u<186> t<Hierarchical_instance> p<187> c<183> l<25:7> el<25:14>
                                n<> u<183> t<Name_of_instance> p<186> c<182> s<185> l<25:7> el<25:12>
                                  n<good0> u<182> t<StringConst> p<183> l<25:7> el<25:12>
                                n<> u<185> t<List_of_port_connections> p<186> c<184> l<25:13> el<25:13>
                                  n<> u<184> t<Ordered_port_connection> p<185> l<25:13> el<25:13>
                        n<> u<190> t<END> p<191> l<26:3> el<26:6>
        n<> u<228> t<Module_item> p<259> c<227> s<257> l<27:3> el<29:6>
          n<> u<227> t<Non_port_module_item> p<228> c<226> l<27:3> el<29:6>
            n<> u<226> t<Module_or_generate_item> p<227> c<225> l<27:3> el<29:6>
              n<> u<225> t<Module_common_item> p<226> c<224> l<27:3> el<29:6>
                n<> u<224> t<Conditional_generate_construct> p<225> c<223> l<27:3> el<29:6>
                  n<> u<223> t<If_generate_construct> p<224> c<222> l<27:3> el<29:6>
                    n<> u<222> t<IF> p<223> s<209> l<27:3> el<27:5>
                    n<> u<209> t<Constant_expression> p<223> c<203> s<221> l<27:7> el<27:21>
                      n<> u<203> t<Constant_expression> p<209> c<202> s<208> l<27:7> el<27:15>
                        n<> u<202> t<Constant_primary> p<203> c<201> l<27:7> el<27:15>
                          n<> u<201> t<Primary_literal> p<202> c<200> l<27:7> el<27:15>
                            n<addvalue> u<200> t<StringConst> p<201> l<27:7> el<27:15>
                      n<> u<208> t<BinOp_Equiv> p<209> s<207> l<27:16> el<27:18>
                      n<> u<207> t<Constant_expression> p<209> c<206> l<27:19> el<27:21>
                        n<> u<206> t<Constant_primary> p<207> c<205> l<27:19> el<27:21>
                          n<> u<205> t<Primary_literal> p<206> c<204> l<27:19> el<27:21>
                            n<43> u<204> t<IntConst> p<205> l<27:19> el<27:21>
                    n<> u<221> t<Generate_item> p<223> c<220> l<27:23> el<29:6>
                      n<> u<220> t<Generate_begin_end_block> p<221> c<218> l<27:23> el<29:6>
                        n<> u<218> t<Generate_item> p<220> c<217> s<219> l<28:6> el<28:19>
                          n<> u<217> t<Module_or_generate_item> p<218> c<216> l<28:6> el<28:19>
                            n<> u<216> t<Module_instantiation> p<217> c<210> l<28:6> el<28:19>
                              n<GOOD> u<210> t<StringConst> p<216> s<215> l<28:6> el<28:10>
                              n<> u<215> t<Hierarchical_instance> p<216> c<212> l<28:11> el<28:18>
                                n<> u<212> t<Name_of_instance> p<215> c<211> s<214> l<28:11> el<28:16>
                                  n<good1> u<211> t<StringConst> p<212> l<28:11> el<28:16>
                                n<> u<214> t<List_of_port_connections> p<215> c<213> l<28:17> el<28:17>
                                  n<> u<213> t<Ordered_port_connection> p<214> l<28:17> el<28:17>
                        n<> u<219> t<END> p<220> l<29:3> el<29:6>
        n<> u<257> t<Module_item> p<259> c<256> s<258> l<30:3> el<32:6>
          n<> u<256> t<Non_port_module_item> p<257> c<255> l<30:3> el<32:6>
            n<> u<255> t<Module_or_generate_item> p<256> c<254> l<30:3> el<32:6>
              n<> u<254> t<Module_common_item> p<255> c<253> l<30:3> el<32:6>
                n<> u<253> t<Conditional_generate_construct> p<254> c<252> l<30:3> el<32:6>
                  n<> u<252> t<If_generate_construct> p<253> c<251> l<30:3> el<32:6>
                    n<> u<251> t<IF> p<252> s<238> l<30:3> el<30:5>
                    n<> u<238> t<Constant_expression> p<252> c<232> s<250> l<30:7> el<30:21>
                      n<> u<232> t<Constant_expression> p<238> c<231> s<237> l<30:7> el<30:15>
                        n<> u<231> t<Constant_primary> p<232> c<230> l<30:7> el<30:15>
                          n<> u<230> t<Primary_literal> p<231> c<229> l<30:7> el<30:15>
                            n<addvalue> u<229> t<StringConst> p<230> l<30:7> el<30:15>
                      n<> u<237> t<BinOp_Equiv> p<238> s<236> l<30:16> el<30:18>
                      n<> u<236> t<Constant_expression> p<238> c<235> l<30:19> el<30:21>
                        n<> u<235> t<Constant_primary> p<236> c<234> l<30:19> el<30:21>
                          n<> u<234> t<Primary_literal> p<235> c<233> l<30:19> el<30:21>
                            n<44> u<233> t<IntConst> p<234> l<30:19> el<30:21>
                    n<> u<250> t<Generate_item> p<252> c<249> l<30:23> el<32:6>
                      n<> u<249> t<Generate_begin_end_block> p<250> c<247> l<30:23> el<32:6>
                        n<> u<247> t<Generate_item> p<249> c<246> s<248> l<31:2> el<31:12>
                          n<> u<246> t<Module_or_generate_item> p<247> c<245> l<31:2> el<31:12>
                            n<> u<245> t<Module_instantiation> p<246> c<239> l<31:2> el<31:12>
                              n<BAD> u<239> t<StringConst> p<245> s<244> l<31:2> el<31:5>
                              n<> u<244> t<Hierarchical_instance> p<245> c<241> l<31:6> el<31:11>
                                n<> u<241> t<Name_of_instance> p<244> c<240> s<243> l<31:6> el<31:9>
                                  n<bad> u<240> t<StringConst> p<241> l<31:6> el<31:9>
                                n<> u<243> t<List_of_port_connections> p<244> c<242> l<31:10> el<31:10>
                                  n<> u<242> t<Ordered_port_connection> p<243> l<31:10> el<31:10>
                        n<> u<248> t<END> p<249> l<32:3> el<32:6>
        n<> u<258> t<ENDMODULE> p<259> l<33:1> el<33:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:4:1: No timescale set for "hierdefparam_top".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:12:1: No timescale set for "hierdefparam_a".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:22:1: No timescale set for "hierdefparam_b".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:12:1: Compile module "work@hierdefparam_a".
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:22:1: Compile module "work@hierdefparam_b".
[INF:CP0303] ${SURELOG_DIR}/tests/DefParamIndex/dut.sv:4:1: Compile module "work@hierdefparam_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  6
Constant                                               9
Design                                                 1
GenFor                                                 1
GenIf                                                  3
GenRegion                                              2
GenVar                                                 1
Module                                                 4
ModuleTypespec                                         5
Operation                                              5
ParamAssign                                            1
Parameter                                              1
Range                                                  1
RefModule                                              5
RefObj                                                 6
RefVar                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefParamIndex/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@hierdefparam_a
  |vpiGenVar:
  \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
    |vpiParent:
    \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
    |vpiName:i
    |vpiFullName:work@hierdefparam_a.i
  |vpiInternalScope:
  \_GenRegion: (work@hierdefparam_a), line:14:3, endln:18:14
    |vpiParent:
    \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
    |vpiFullName:work@hierdefparam_a
    |vpiInternalScope:
    \_Begin: (work@hierdefparam_a), line:15:5, endln:17:8
      |vpiParent:
      \_GenRegion: (work@hierdefparam_a), line:14:3, endln:18:14
      |vpiFullName:work@hierdefparam_a
      |vpiInternalScope:
      \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
        |vpiParent:
        \_Begin: (work@hierdefparam_a), line:15:5, endln:17:8
        |vpiFullName:work@hierdefparam_a
        |vpiVariables:
        \_RefVar: (work@hierdefparam_a.i), line:15:10, endln:15:11
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiName:i
          |vpiFullName:work@hierdefparam_a.i
        |vpiInternalScope:
        \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiName:bar
          |vpiFullName:work@hierdefparam_a.bar
          |vpiTypedef:
          \_ModuleTypespec: (hierdefparam_b), line:16:7, endln:16:21
            |vpiParent:
            \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
            |vpiName:hierdefparam_b
          |vpiImportTypespec:
          \_ModuleTypespec: (hierdefparam_b), line:16:7, endln:16:21
          |vpiStmt:
          \_RefModule: work@hierdefparam_b (mod_b), line:16:7, endln:16:21
            |vpiParent:
            \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
            |vpiName:mod_b
            |vpiDefName:work@hierdefparam_b
            |vpiActual:
            \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
        |vpiImportTypespec:
        \_RefVar: (work@hierdefparam_a.i), line:15:10, endln:15:11
        |vpiForInitStmt:
        \_Assignment: , line:15:10, endln:15:15
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiRhs:
          \_Constant: , line:15:14, endln:15:15
            |vpiParent:
            \_Assignment: , line:15:10, endln:15:15
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@hierdefparam_a.i), line:15:10, endln:15:11
        |vpiCondition:
        \_Operation: , line:15:17, endln:15:22
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@hierdefparam_a.i), line:15:17, endln:15:18
            |vpiParent:
            \_Operation: , line:15:17, endln:15:22
            |vpiName:i
            |vpiFullName:work@hierdefparam_a.i
            |vpiActual:
            \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
          |vpiOperand:
          \_Constant: , line:15:21, endln:15:22
            |vpiParent:
            \_Operation: , line:15:17, endln:15:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiForIncStmt:
        \_Assignment: , line:15:24, endln:15:29
          |vpiParent:
          \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:15:26, endln:15:29
            |vpiParent:
            \_Assignment: , line:15:24, endln:15:29
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@hierdefparam_a.i), line:15:26, endln:15:27
              |vpiParent:
              \_Operation: , line:15:26, endln:15:29
              |vpiName:i
              |vpiFullName:work@hierdefparam_a.i
              |vpiActual:
              \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
            |vpiOperand:
            \_Constant: , line:15:28, endln:15:29
              |vpiParent:
              \_Operation: , line:15:26, endln:15:29
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@hierdefparam_a.i), line:15:24, endln:15:25
            |vpiParent:
            \_Assignment: , line:15:24, endln:15:29
            |vpiName:i
            |vpiFullName:work@hierdefparam_a.i
            |vpiActual:
            \_GenVar: (work@hierdefparam_a.i), line:13:10, endln:13:11
        |vpiStmt:
        \_Begin: (work@hierdefparam_a.bar), line:15:31, endln:17:8
      |vpiStmt:
      \_GenFor: (work@hierdefparam_a), line:15:5, endln:17:8
    |vpiStmt:
    \_Begin: (work@hierdefparam_a), line:15:5, endln:17:8
  |vpiDefName:work@hierdefparam_a
|vpiAllModules:
\_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@hierdefparam_b
  |vpiParameter:
  \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |UINT:44
    |vpiName:addvalue
    |vpiFullName:work@hierdefparam_b.addvalue
  |vpiParamAssign:
  \_ParamAssign: , line:23:19, endln:23:32
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiRhs:
    \_Constant: , line:23:30, endln:23:32
      |vpiParent:
      \_ParamAssign: , line:23:19, endln:23:32
      |vpiDecompile:44
      |vpiSize:64
      |UINT:44
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
  |vpiInternalScope:
  \_Begin: (work@hierdefparam_b), line:24:23, endln:26:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiFullName:work@hierdefparam_b
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:25:2, endln:25:6
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:24:23, endln:26:6
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:25:2, endln:25:6
    |vpiStmt:
    \_RefModule: work@GOOD (good0), line:25:2, endln:25:6
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:24:23, endln:26:6
      |vpiName:good0
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
  |vpiInternalScope:
  \_Begin: (work@hierdefparam_b), line:27:23, endln:29:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiFullName:work@hierdefparam_b
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:28:6, endln:28:10
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:27:23, endln:29:6
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:28:6, endln:28:10
    |vpiStmt:
    \_RefModule: work@GOOD (good1), line:28:6, endln:28:10
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:27:23, endln:29:6
      |vpiName:good1
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:1:1, endln:2:10
  |vpiInternalScope:
  \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiFullName:work@hierdefparam_b
    |vpiTypedef:
    \_ModuleTypespec: (BAD), line:31:2, endln:31:5
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD), line:31:2, endln:31:5
    |vpiStmt:
    \_RefModule: work@BAD (bad), line:31:2, endln:31:5
      |vpiParent:
      \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
      |vpiName:bad
      |vpiDefName:work@BAD
  |vpiDefName:work@hierdefparam_b
  |vpiGenStmt:
  \_GenIf: , line:24:3, endln:26:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiCondition:
    \_Operation: , line:24:7, endln:24:21
      |vpiParent:
      \_GenIf: , line:24:3, endln:26:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@hierdefparam_b.addvalue), line:24:7, endln:24:15
        |vpiParent:
        \_Operation: , line:24:7, endln:24:21
        |vpiName:addvalue
        |vpiFullName:work@hierdefparam_b.addvalue
        |vpiActual:
        \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
      |vpiOperand:
      \_Constant: , line:24:19, endln:24:21
        |vpiParent:
        \_Operation: , line:24:7, endln:24:21
        |vpiDecompile:42
        |vpiSize:64
        |UINT:42
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@hierdefparam_b), line:24:23, endln:26:6
  |vpiGenStmt:
  \_GenIf: , line:27:3, endln:29:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiCondition:
    \_Operation: , line:27:7, endln:27:21
      |vpiParent:
      \_GenIf: , line:27:3, endln:29:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@hierdefparam_b.addvalue), line:27:7, endln:27:15
        |vpiParent:
        \_Operation: , line:27:7, endln:27:21
        |vpiName:addvalue
        |vpiFullName:work@hierdefparam_b.addvalue
        |vpiActual:
        \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
      |vpiOperand:
      \_Constant: , line:27:19, endln:27:21
        |vpiParent:
        \_Operation: , line:27:7, endln:27:21
        |vpiDecompile:43
        |vpiSize:64
        |UINT:43
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@hierdefparam_b), line:27:23, endln:29:6
  |vpiGenStmt:
  \_GenIf: , line:30:3, endln:32:6
    |vpiParent:
    \_Module: work@hierdefparam_b (work@hierdefparam_b), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:22:1, endln:33:10
    |vpiCondition:
    \_Operation: , line:30:7, endln:30:21
      |vpiParent:
      \_GenIf: , line:30:3, endln:32:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@hierdefparam_b.addvalue), line:30:7, endln:30:15
        |vpiParent:
        \_Operation: , line:30:7, endln:30:21
        |vpiName:addvalue
        |vpiFullName:work@hierdefparam_b.addvalue
        |vpiActual:
        \_Parameter: (work@hierdefparam_b.addvalue), line:23:19, endln:23:32
      |vpiOperand:
      \_Constant: , line:30:19, endln:30:21
        |vpiParent:
        \_Operation: , line:30:7, endln:30:21
        |vpiDecompile:44
        |vpiSize:64
        |UINT:44
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@hierdefparam_b), line:30:23, endln:32:6
|vpiAllModules:
\_Module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@hierdefparam_top
  |vpiInternalScope:
  \_GenRegion: (work@hierdefparam_top), line:5:3, endln:7:18
    |vpiParent:
    \_Module: work@hierdefparam_top (work@hierdefparam_top), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:4:1, endln:10:10
    |vpiFullName:work@hierdefparam_top
    |vpiInternalScope:
    \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
      |vpiParent:
      \_GenRegion: (work@hierdefparam_top), line:5:3, endln:7:18
      |vpiName:foo
      |vpiFullName:work@hierdefparam_top.foo
      |vpiTypedef:
      \_ModuleTypespec: (hierdefparam_a), line:6:5, endln:6:19
        |vpiParent:
        \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
        |vpiName:hierdefparam_a
      |vpiImportTypespec:
      \_ModuleTypespec: (hierdefparam_a), line:6:5, endln:6:19
      |vpiStmt:
      \_RefModule: work@hierdefparam_a (mod_a), line:6:5, endln:6:19
        |vpiParent:
        \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
        |vpiName:mod_a
        |vpiDefName:work@hierdefparam_a
        |vpiActual:
        \_Module: work@hierdefparam_a (work@hierdefparam_a), file:${SURELOG_DIR}/tests/DefParamIndex/dut.sv, line:12:1, endln:20:10
    |vpiStmt:
    \_Begin: (work@hierdefparam_top.foo), line:5:12, endln:7:6
  |vpiDefName:work@hierdefparam_top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
