-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity jpeg2bmp_ChenIDct_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    QuantBuff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    QuantBuff_ce0 : OUT STD_LOGIC;
    QuantBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    QuantBuff_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    QuantBuff_ce1 : OUT STD_LOGIC;
    QuantBuff_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    IDCTBuff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    IDCTBuff_ce0 : OUT STD_LOGIC;
    IDCTBuff_we0 : OUT STD_LOGIC;
    IDCTBuff_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    IDCTBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    IDCTBuff_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    IDCTBuff_ce1 : OUT STD_LOGIC;
    IDCTBuff_we1 : OUT STD_LOGIC;
    IDCTBuff_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    IDCTBuff_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    y : IN STD_LOGIC_VECTOR (9 downto 0) );
end;


architecture behav of jpeg2bmp_ChenIDct_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_idle : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_ready : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce0 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce1 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_ce0 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_we0 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_idle : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_ready : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce0 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we0 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce1 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we1 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_ce : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_idle : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_ready : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_ce0 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_we0 : STD_LOGIC;
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_51_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_51_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_51_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_51_ce : STD_LOGIC;
    signal grp_fu_55_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_55_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_55_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_55_ce : STD_LOGIC;
    signal grp_fu_59_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_59_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_59_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_59_ce : STD_LOGIC;
    signal grp_fu_63_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_63_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_63_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_63_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        QuantBuff_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        QuantBuff_ce0 : OUT STD_LOGIC;
        QuantBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        QuantBuff_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        QuantBuff_ce1 : OUT STD_LOGIC;
        QuantBuff_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (9 downto 0);
        IDCTBuff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce0 : OUT STD_LOGIC;
        IDCTBuff_we0 : OUT STD_LOGIC;
        IDCTBuff_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_51_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_51_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_fu_51_p_dout0 : IN STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_51_p_ce : OUT STD_LOGIC;
        grp_fu_55_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_55_p_din1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_55_p_dout0 : IN STD_LOGIC_VECTOR (40 downto 0);
        grp_fu_55_p_ce : OUT STD_LOGIC;
        grp_fu_59_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_59_p_din1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_59_p_dout0 : IN STD_LOGIC_VECTOR (40 downto 0);
        grp_fu_59_p_ce : OUT STD_LOGIC;
        grp_fu_63_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_63_p_din1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_63_p_dout0 : IN STD_LOGIC_VECTOR (40 downto 0);
        grp_fu_63_p_ce : OUT STD_LOGIC );
    end component;


    component jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (9 downto 0);
        IDCTBuff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce0 : OUT STD_LOGIC;
        IDCTBuff_we0 : OUT STD_LOGIC;
        IDCTBuff_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce1 : OUT STD_LOGIC;
        IDCTBuff_we1 : OUT STD_LOGIC;
        IDCTBuff_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_51_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_51_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_fu_51_p_dout0 : IN STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_51_p_ce : OUT STD_LOGIC;
        grp_fu_55_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_55_p_din1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_55_p_dout0 : IN STD_LOGIC_VECTOR (40 downto 0);
        grp_fu_55_p_ce : OUT STD_LOGIC;
        grp_fu_59_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_59_p_din1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_59_p_dout0 : IN STD_LOGIC_VECTOR (40 downto 0);
        grp_fu_59_p_ce : OUT STD_LOGIC;
        grp_fu_63_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_63_p_din1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_63_p_dout0 : IN STD_LOGIC_VECTOR (40 downto 0);
        grp_fu_63_p_ce : OUT STD_LOGIC );
    end component;


    component jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y : IN STD_LOGIC_VECTOR (9 downto 0);
        IDCTBuff_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        IDCTBuff_ce0 : OUT STD_LOGIC;
        IDCTBuff_we0 : OUT STD_LOGIC;
        IDCTBuff_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        IDCTBuff_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jpeg2bmp_mul_32s_8ns_40_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component jpeg2bmp_mul_32s_10ns_41_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component jpeg2bmp_mul_32s_10s_41_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;



begin
    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20 : component jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start,
        ap_done => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done,
        ap_idle => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_idle,
        ap_ready => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_ready,
        QuantBuff_address0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address0,
        QuantBuff_ce0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce0,
        QuantBuff_q0 => QuantBuff_q0,
        QuantBuff_address1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address1,
        QuantBuff_ce1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce1,
        QuantBuff_q1 => QuantBuff_q1,
        y => y,
        IDCTBuff_address0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_address0,
        IDCTBuff_ce0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_ce0,
        IDCTBuff_we0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_we0,
        IDCTBuff_d0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_d0,
        grp_fu_51_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din0,
        grp_fu_51_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din1,
        grp_fu_51_p_dout0 => grp_fu_51_p2,
        grp_fu_51_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_ce,
        grp_fu_55_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din0,
        grp_fu_55_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din1,
        grp_fu_55_p_dout0 => grp_fu_55_p2,
        grp_fu_55_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_ce,
        grp_fu_59_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din0,
        grp_fu_59_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din1,
        grp_fu_59_p_dout0 => grp_fu_59_p2,
        grp_fu_59_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_ce,
        grp_fu_63_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din0,
        grp_fu_63_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din1,
        grp_fu_63_p_dout0 => grp_fu_63_p2,
        grp_fu_63_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_ce);

    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30 : component jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start,
        ap_done => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done,
        ap_idle => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_idle,
        ap_ready => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_ready,
        y => y,
        IDCTBuff_address0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address0,
        IDCTBuff_ce0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce0,
        IDCTBuff_we0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we0,
        IDCTBuff_d0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d0,
        IDCTBuff_q0 => IDCTBuff_q0,
        IDCTBuff_address1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address1,
        IDCTBuff_ce1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce1,
        IDCTBuff_we1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we1,
        IDCTBuff_d1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d1,
        IDCTBuff_q1 => IDCTBuff_q1,
        grp_fu_51_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din0,
        grp_fu_51_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din1,
        grp_fu_51_p_dout0 => grp_fu_51_p2,
        grp_fu_51_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_ce,
        grp_fu_55_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din0,
        grp_fu_55_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din1,
        grp_fu_55_p_dout0 => grp_fu_55_p2,
        grp_fu_55_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_ce,
        grp_fu_59_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din0,
        grp_fu_59_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din1,
        grp_fu_59_p_dout0 => grp_fu_59_p2,
        grp_fu_59_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_ce,
        grp_fu_63_p_din0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din0,
        grp_fu_63_p_din1 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din1,
        grp_fu_63_p_dout0 => grp_fu_63_p2,
        grp_fu_63_p_ce => grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_ce);

    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37 : component jpeg2bmp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start,
        ap_done => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done,
        ap_idle => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_idle,
        ap_ready => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_ready,
        y => y,
        IDCTBuff_address0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_address0,
        IDCTBuff_ce0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_ce0,
        IDCTBuff_we0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_we0,
        IDCTBuff_d0 => grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_d0,
        IDCTBuff_q0 => IDCTBuff_q0);

    mul_32s_8ns_40_2_1_U163 : component jpeg2bmp_mul_32s_8ns_40_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_51_p0,
        din1 => grp_fu_51_p1,
        ce => grp_fu_51_ce,
        dout => grp_fu_51_p2);

    mul_32s_10ns_41_2_1_U164 : component jpeg2bmp_mul_32s_10ns_41_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_55_p0,
        din1 => grp_fu_55_p1,
        ce => grp_fu_55_ce,
        dout => grp_fu_55_p2);

    mul_32s_10ns_41_2_1_U165 : component jpeg2bmp_mul_32s_10ns_41_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_59_p0,
        din1 => grp_fu_59_p1,
        ce => grp_fu_59_ce,
        dout => grp_fu_59_p2);

    mul_32s_10s_41_2_1_U166 : component jpeg2bmp_mul_32s_10s_41_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_63_p0,
        din1 => grp_fu_63_p1,
        ce => grp_fu_63_ce,
        dout => grp_fu_63_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_ready = ap_const_logic_1)) then 
                    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_ready = ap_const_logic_1)) then 
                    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_ready = ap_const_logic_1)) then 
                    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done, grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    IDCTBuff_address0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_address0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_address0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IDCTBuff_address0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IDCTBuff_address0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_address0;
        else 
            IDCTBuff_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    IDCTBuff_address1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_address1;

    IDCTBuff_ce0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_ce0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_ce0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IDCTBuff_ce0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IDCTBuff_ce0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_ce0;
        else 
            IDCTBuff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    IDCTBuff_ce1_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IDCTBuff_ce1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_ce1;
        else 
            IDCTBuff_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    IDCTBuff_d0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_d0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_d0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IDCTBuff_d0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IDCTBuff_d0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_d0;
        else 
            IDCTBuff_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    IDCTBuff_d1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_d1;

    IDCTBuff_we0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_we0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IDCTBuff_we0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_IDCTBuff_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IDCTBuff_we0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IDCTBuff_we0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_IDCTBuff_we0;
        else 
            IDCTBuff_we0 <= ap_const_logic_0;
        end if; 
    end process;


    IDCTBuff_we1_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IDCTBuff_we1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_IDCTBuff_we1;
        else 
            IDCTBuff_we1 <= ap_const_logic_0;
        end if; 
    end process;

    QuantBuff_address0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address0;
    QuantBuff_address1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_address1;
    QuantBuff_ce0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce0;
    QuantBuff_ce1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_QuantBuff_ce1;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done)
    begin
        if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done)
    begin
        if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done)
    begin
        if ((grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done, ap_CS_fsm_state6)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_ap_start_reg;
    grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_ap_start_reg;
    grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_312_3_fu_37_ap_start_reg;

    grp_fu_51_ce_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_ce, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_51_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_51_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_ce;
        else 
            grp_fu_51_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_51_p0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_51_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_51_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din0;
        else 
            grp_fu_51_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_51_p1_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din1, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_51_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_51_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_51_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_51_p_din1;
        else 
            grp_fu_51_p1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_fu_55_ce_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_ce, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_55_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_55_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_ce;
        else 
            grp_fu_55_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_55_p0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_55_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_55_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din0;
        else 
            grp_fu_55_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_55_p1_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din1, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_55_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_55_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_55_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_55_p_din1;
        else 
            grp_fu_55_p1 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_fu_59_ce_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_ce, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_59_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_59_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_ce;
        else 
            grp_fu_59_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_59_p0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_59_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_59_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din0;
        else 
            grp_fu_59_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_59_p1_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din1, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_59_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_59_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_59_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_59_p_din1;
        else 
            grp_fu_59_p1 <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_fu_63_ce_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_ce, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_63_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_63_ce <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_ce;
        else 
            grp_fu_63_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_63_p0_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din0, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_63_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_63_p0 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din0;
        else 
            grp_fu_63_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_63_p1_assign_proc : process(grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din1, grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_63_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_249_2_fu_30_grp_fu_63_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_63_p1 <= grp_ChenIDct_1_Pipeline_VITIS_LOOP_178_1_fu_20_grp_fu_63_p_din1;
        else 
            grp_fu_63_p1 <= "XXXXXXXXXX";
        end if; 
    end process;

end behav;
