INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/2TO1_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _2TO1_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/DATAPATH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/DEST_DEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEST_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/LIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/MEM_MODULE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/OPERAND_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OPERAND_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/OUTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OUTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/SAP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/SOURCE_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOURCE_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sim_1/new/EMSAP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EMSAP_tb
