\hypertarget{group___s_d___exported__macros}{}\doxysection{SD Exported Macros}
\label{group___s_d___exported__macros}\index{SD Exported Macros@{SD Exported Macros}}


macros to handle interrupts and specific clock configurations  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d___exported__macros_ga2a5557d59e36f15d84d41a4cd3832984}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___s_d___exported___types___group1_gga0012126bcdfea270fe367bfaec2692baaa6dd140391c3c9377280e2f262b24343}{HAL\+\_\+\+SD\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset SD handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___exported__macros_ga69399cf68d9099677b6d13b29da85a3a}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga086886ffa7d502709c637568ed6e0466}{\+\_\+\+\_\+\+SDMMC\+\_\+\+ENABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the SD device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___exported__macros_gade37d2edfef64e867315f90adf574cba}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadc1f20eee0d4a76c9f416893569ad5d0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+DISABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the SD device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___exported__macros_ga879fd87c01188bb86a00355a19bbde46}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gaec3b40ed50180866f4b6329457157166}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified SD flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___exported__macros_ga549917d470084bc874ab229d2053727b}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1f35f651980bee563bd9c7d00052cdc8}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the SD\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___exported__macros_gaa190cebf2592d90787e0d1792aa44a46}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga4105e1826bc7a99fec7a037924da2560}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified SD interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d___exported__macros_ga80f2ae25047298cbcec8226bd23dc02e}{\+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga86db406c85993ed8b12903ca403538f0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the SD\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
macros to handle interrupts and specific clock configurations 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_d___exported__macros_ga549917d470084bc874ab229d2053727b}\label{group___s_d___exported__macros_ga549917d470084bc874ab229d2053727b}} 
\index{SD Exported Macros@{SD Exported Macros}!\_\_HAL\_SD\_CLEAR\_FLAG@{\_\_HAL\_SD\_CLEAR\_FLAG}}
\index{\_\_HAL\_SD\_CLEAR\_FLAG@{\_\_HAL\_SD\_CLEAR\_FLAG}!SD Exported Macros@{SD Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SD\_CLEAR\_FLAG}{\_\_HAL\_SD\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1f35f651980bee563bd9c7d00052cdc8}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Clear the SD\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle. \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to clear. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+FLAG\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CTIMEOUT\+: Command response timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+DTIMEOUT\+: Data timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+RXOVERR\+: Received FIFO overrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDREND\+: Command response received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDSENT\+: Command sent (no response required) \item SDMMC\+\_\+\+FLAG\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) \item SDMMC\+\_\+\+FLAG\+\_\+\+DHOLD\+: Data transfer Hold \item SDMMC\+\_\+\+FLAG\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DABORT\+: Data transfer aborted by CMD12 \item SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected \item SDMMC\+\_\+\+FLAG\+\_\+\+SDIOIT\+: SDIO interrupt received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKFAIL\+: Boot Acknowledgment received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+VSWEND\+: Voltage switch critical timing section completion \item SDMMC\+\_\+\+FLAG\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMATE\+: IDMA transfer error \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMABTC\+: IDMA buffer transfer complete \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00546}{546}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{group___s_d___exported__macros_ga80f2ae25047298cbcec8226bd23dc02e}\label{group___s_d___exported__macros_ga80f2ae25047298cbcec8226bd23dc02e}} 
\index{SD Exported Macros@{SD Exported Macros}!\_\_HAL\_SD\_CLEAR\_IT@{\_\_HAL\_SD\_CLEAR\_IT}}
\index{\_\_HAL\_SD\_CLEAR\_IT@{\_\_HAL\_SD\_CLEAR\_IT}!SD Exported Macros@{SD Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SD\_CLEAR\_IT}{\_\_HAL\_SD\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga86db406c85993ed8b12903ca403538f0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Clear the SD\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle. \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the interrupt pending bit to clear. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00606}{606}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{group___s_d___exported__macros_gade37d2edfef64e867315f90adf574cba}\label{group___s_d___exported__macros_gade37d2edfef64e867315f90adf574cba}} 
\index{SD Exported Macros@{SD Exported Macros}!\_\_HAL\_SD\_DISABLE\_IT@{\_\_HAL\_SD\_DISABLE\_IT}}
\index{\_\_HAL\_SD\_DISABLE\_IT@{\_\_HAL\_SD\_DISABLE\_IT}!SD Exported Macros@{SD Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SD\_DISABLE\_IT}{\_\_HAL\_SD\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadc1f20eee0d4a76c9f416893569ad5d0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+DISABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Disable the SD device interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle. \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDMMC interrupt sources to be disabled. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00479}{479}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{group___s_d___exported__macros_ga69399cf68d9099677b6d13b29da85a3a}\label{group___s_d___exported__macros_ga69399cf68d9099677b6d13b29da85a3a}} 
\index{SD Exported Macros@{SD Exported Macros}!\_\_HAL\_SD\_ENABLE\_IT@{\_\_HAL\_SD\_ENABLE\_IT}}
\index{\_\_HAL\_SD\_ENABLE\_IT@{\_\_HAL\_SD\_ENABLE\_IT}!SD Exported Macros@{SD Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SD\_ENABLE\_IT}{\_\_HAL\_SD\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga086886ffa7d502709c637568ed6e0466}{\+\_\+\+\_\+\+SDMMC\+\_\+\+ENABLE\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Enable the SD device interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle. \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDMMC interrupt sources to be enabled. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00447}{447}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{group___s_d___exported__macros_ga879fd87c01188bb86a00355a19bbde46}\label{group___s_d___exported__macros_ga879fd87c01188bb86a00355a19bbde46}} 
\index{SD Exported Macros@{SD Exported Macros}!\_\_HAL\_SD\_GET\_FLAG@{\_\_HAL\_SD\_GET\_FLAG}}
\index{\_\_HAL\_SD\_GET\_FLAG@{\_\_HAL\_SD\_GET\_FLAG}!SD Exported Macros@{SD Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SD\_GET\_FLAG}{\_\_HAL\_SD\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gaec3b40ed50180866f4b6329457157166}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Check whether the specified SD flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle. \\
\hline
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+FLAG\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CTIMEOUT\+: Command response timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+DTIMEOUT\+: Data timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+RXOVERR\+: Received FIFO overrun error \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDREND\+: Command response received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+CMDSENT\+: Command sent (no response required) \item SDMMC\+\_\+\+FLAG\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) \item SDMMC\+\_\+\+FLAG\+\_\+\+DHOLD\+: Data transfer Hold \item SDMMC\+\_\+\+FLAG\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) \item SDMMC\+\_\+\+FLAG\+\_\+\+DABORT\+: Data transfer aborted by CMD12 \item SDMMC\+\_\+\+FLAG\+\_\+\+DPSMACT\+: Data path state machine active \item SDMMC\+\_\+\+FLAG\+\_\+\+CPSMACT\+: Command path state machine active \item SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty \item SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full \item SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOF\+: Transmit FIFO full \item SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOF\+: Receive FIFO full \item SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOE\+: Transmit FIFO empty \item SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOE\+: Receive FIFO empty \item SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0\+: Inverted value of SDMMC\+\_\+\+D0 line (Busy) \item SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected \item SDMMC\+\_\+\+FLAG\+\_\+\+SDIOIT\+: SDIO interrupt received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKFAIL\+: Boot Acknowledgment received \item SDMMC\+\_\+\+FLAG\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout \item SDMMC\+\_\+\+FLAG\+\_\+\+VSWEND\+: Voltage switch critical timing section completion \item SDMMC\+\_\+\+FLAG\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMATE\+: IDMA transfer error \item SDMMC\+\_\+\+FLAG\+\_\+\+IDMABTC\+: IDMA buffer transfer complete \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of SD FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00517}{517}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{group___s_d___exported__macros_gaa190cebf2592d90787e0d1792aa44a46}\label{group___s_d___exported__macros_gaa190cebf2592d90787e0d1792aa44a46}} 
\index{SD Exported Macros@{SD Exported Macros}!\_\_HAL\_SD\_GET\_IT@{\_\_HAL\_SD\_GET\_IT}}
\index{\_\_HAL\_SD\_GET\_IT@{\_\_HAL\_SD\_GET\_IT}!SD Exported Macros@{SD Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SD\_GET\_IT}{\_\_HAL\_SD\_GET\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga4105e1826bc7a99fec7a037924da2560}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+IT}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Check whether the specified SD interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle. \\
\hline
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the SDMMC interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL\+: Command response received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL\+: Data block sent/received (CRC check failed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT\+: Command response timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT\+: Data timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR\+: Transmit FIFO underrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXOVERR\+: Received FIFO overrun error interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDREND\+: Command response received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CMDSENT\+: Command sent (no response required) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DATAEND\+: Data end (data counter, DATACOUNT, is zero) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DHOLD\+: Data transfer Hold interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DBCKEND\+: Data block sent/received (CRC check passed) interrupt \item SDMMC\+\_\+\+IT\+\_\+\+DABORT\+: Data transfer aborted by CMD12 interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOHE\+: Transmit FIFO Half Empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOHF\+: Receive FIFO Half Full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+RXFIFOF\+: Receive FIFO full interrupt \item SDMMC\+\_\+\+IT\+\_\+\+TXFIFOE\+: Transmit FIFO empty interrupt \item SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END\+: End of SDMMC\+\_\+\+D0 Busy following a CMD response detected interrupt \item SDMMC\+\_\+\+IT\+\_\+\+SDIOIT\+: SDIO interrupt received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL\+: Boot Acknowledgment received interrupt \item SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT\+: Boot Acknowledgment timeout interrupt \item SDMMC\+\_\+\+IT\+\_\+\+VSWEND\+: Voltage switch critical timing section completion interrupt \item SDMMC\+\_\+\+IT\+\_\+\+CKSTOP\+: SDMMC\+\_\+\+CK stopped in Voltage switch procedure interrupt \item SDMMC\+\_\+\+IT\+\_\+\+IDMABTC\+: IDMA buffer transfer complete interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of SD IT (SET or RESET). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00578}{578}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

\mbox{\Hypertarget{group___s_d___exported__macros_ga2a5557d59e36f15d84d41a4cd3832984}\label{group___s_d___exported__macros_ga2a5557d59e36f15d84d41a4cd3832984}} 
\index{SD Exported Macros@{SD Exported Macros}!\_\_HAL\_SD\_RESET\_HANDLE\_STATE@{\_\_HAL\_SD\_RESET\_HANDLE\_STATE}}
\index{\_\_HAL\_SD\_RESET\_HANDLE\_STATE@{\_\_HAL\_SD\_RESET\_HANDLE\_STATE}!SD Exported Macros@{SD Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_SD\_RESET\_HANDLE\_STATE}{\_\_HAL\_SD\_RESET\_HANDLE\_STATE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+SD\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___s_d___exported___types___group1_gga0012126bcdfea270fe367bfaec2692baaa6dd140391c3c9377280e2f262b24343}{HAL\+\_\+\+SD\+\_\+\+STATE\+\_\+\+RESET}})}



Reset SD handle state. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & SD Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source_l00414}{414}} of file \mbox{\hyperlink{stm32h7xx__hal__sd_8h_source}{stm32h7xx\+\_\+hal\+\_\+sd.\+h}}.

