<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>MPAMF_CSUMON_IDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_CSUMON_IDR, MPAM Features Cache Storage Usage Monitoring ID register</h1><p>The MPAMF_CSUMON_IDR characteristics are:</p><h2>Purpose</h2>
        <p>Indicates the number of cache storage usage monitor instances and other properties of the CSU monitoring.</p>
      <h2>Configuration</h2><p>The power domain of MPAMF_CSUMON_IDR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when (FEAT_MPAMv1p0 is implemented, or FEAT_MPAMv0p1 is implemented, or FEAT_MPAMv2_MSC is implemented), MPAMF_IDR.HAS_MSMON == 1, and MPAMF_MSMON_IDR.MSMON_CSU == 1. Otherwise, direct accesses to MPAMF_CSUMON_IDR are <span class="arm-defined-word">RES0</span>.</p>
        <p>If <span class="xref">FEAT_MPAM</span> is implemented, the following statements apply:</p>

      
        <ul>
<li>
<p>MPAMF_CSUMON_IDR_s indicates the number and properties of Secure cache storage usage monitoring.</p>

</li><li>
<p>MPAMF_CSUMON_IDR_ns indicates the number and properties of Non-secure cache storage usage monitoring.</p>

</li><li>
<p>If <span class="xref">FEAT_RME</span> is implemented the following statements also apply:</p>

</li><li>
<p>MPAMF_CSUMON_IDR_rt indicates the number and properties of Root cache storage usage monitoring.</p>

</li><li>
<p>MPAMF_CSUMON_IDR_rl indicates the number and properties of Realm cache storage usage monitoring.</p>

</li></ul>

      
        <p>If any one of these features is implemented:</p>

      
        <ul>
<li>
<p><span class="xref">FEAT_MPAMv0p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv1p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv2_MSC</span></p>

</li></ul>

      
        <p>then, the following statements apply:</p>

      
        <ul>
<li>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, fields that mention RIS must reflect the properties of the resource instance currently selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that do not mention RIS are constant across all resource instances.
</li></ul>

      
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MPAMF_CSUMON_IDR is a:</p>

      
        <ul>
<li>64-bit register when FEAT_MPAMv2_MSC is implemented
</li><li>32-bit register when FEAT_MPAMv1p0 is implemented or FEAT_MPAMv0p1 is implemented
</li></ul>
      <h2>Field descriptions</h2><h3>When FEAT_MPAMv2_MSC is implemented:</h3><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="31"><a href="#fieldset_0-63_33">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-32_32">HAS_MON_SEC</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">HAS_CAPTURE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">CSU_RO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29">HAS_XCL</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27">HAS_OFLOW_LNKG</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26">HAS_OFSR</a></td><td class="lr" colspan="1"><a href="#fieldset_0-25_25">HAS_CEVNT_OFLW</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24">HAS_OFLOW_CAPT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23">NO_MATCH_PARTID</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22">NO_MATCH_PMG</a></td><td class="lr" colspan="6"><a href="#fieldset_0-21_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">NUM_MON</a></td></tr></tbody></table><h4 id="fieldset_0-63_33">Bits [63:33]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-32_32">HAS_MON_SEC, bit [32]</h4><div class="field">
      <p>Reports if monitor instance assignment to physical address space is implemented for the monitor type.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_MON_SEC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Monitor instance assignment to physical address space is not implemented for the monitor type.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Monitor instance assignment to physical address space is implemented for the monitor type. This value is mandatory if FEAT_RME is implemented.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-31_31">HAS_CAPTURE, bit [31]</h4><div class="field">
      <p>The implementation supports copying an <a href="ext-msmon_csu.html">MSMON_CSU</a> to the corresponding <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> on a capture event.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_CAPTURE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> is not implemented and there is no support for capture events in the CSU monitor.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> register is implemented and the CSU monitor supports the capture event behavior.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that CSU monitor capture is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-30_30">CSU_RO, bit [30]</h4><div class="field">
      <p>The implementation of <a href="ext-msmon_csu.html">MSMON_CSU</a> is read-only.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>CSU_RO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_csu.html">MSMON_CSU</a> is read/write.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-msmon_csu.html">MSMON_CSU</a> is read-only.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that the <a href="ext-msmon_csu.html">MSMON_CSU</a> monitor register is read-only for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-29_29">HAS_XCL, bit [29]</h4><div class="field">
      <p>Has filtering to exclude clean data and implements the <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>.XCL field.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_XCL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a> does not implement the XCL field.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a> implements the XCL field to exclude counting data in the clean state in the monitor instance.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that the <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>.XCL field is implemented in the CSU monitor instances for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-28_28">Bit [28]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-27_27">HAS_OFLOW_LNKG, bit [27]</h4><div class="field">
      <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG field to control how overflow on an instance affects other monitor instances in this MSC.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_OFLOW_LNKG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Does not support CSU overflow linkage.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Supports CSU overflow linkage and the <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG field.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-26_26">HAS_OFSR, bit [26]</h4><div class="field">
      <p>The CSU monitor overflow status bitmap register, <a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a>, is implemented.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_OFSR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a> register is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a> register is implemented.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that the CSU monitor overflow status bitmap register is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-25_25">HAS_CEVNT_OFLW, bit [25]</h4><div class="field">
      <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW field which can enable the CSU monitor instance to perform overflow behaviors on a capture event.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_CEVNT_OFLW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Does not support <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-24_24">HAS_OFLOW_CAPT, bit [24]</h4><div class="field">
      <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT field which can enable the CSU monitor instance to capture the monitor on an overflow.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_OFLOW_CAPT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Does not support <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_23">NO_MATCH_PARTID, bit [23]</h4><div class="field">
      <p>Indicates support for using PARTID identifiers for monitoring.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NO_MATCH_PARTID</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Supports cache storage usage monitoring based on PARTID.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Does not support cache storage usage monitoring based on PARTID.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-22_22">NO_MATCH_PMG, bit [22]</h4><div class="field">
      <p>Indicates support for using PMG identifiers for monitoring.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NO_MATCH_PMG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Supports cache storage usage monitoring based on PMG.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Does not support cache storage usage monitoring based on PMG.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-21_16">Bits [21:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_0">NUM_MON, bits [15:0]</h4><div class="field"><p>The number of cache storage usage monitor instances implemented.</p>
<p>The largest <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL value is NUM_MON minus 1.</p><p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports the number of CSU monitor instances implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
<p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h3>When FEAT_MPAMv1p0 is implemented or FEAT_MPAMv0p1 is implemented:</h3><table class="regdiagram" id="fieldset_1"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_1-31_31">HAS_CAPTURE</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_30">CSU_RO</a></td><td class="lr" colspan="1"><a href="#fieldset_1-29_29-1">HAS_XCL</a></td><td class="lr" colspan="1"><a href="#fieldset_1-28_28">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_1-27_27-1">HAS_OFLOW_LNKG</a></td><td class="lr" colspan="1"><a href="#fieldset_1-26_26-1">HAS_OFSR</a></td><td class="lr" colspan="1"><a href="#fieldset_1-25_25-1">HAS_CEVNT_OFLW</a></td><td class="lr" colspan="1"><a href="#fieldset_1-24_24-1">HAS_OFLOW_CAPT</a></td><td class="lr" colspan="1"><a href="#fieldset_1-23_23">NO_MATCH_PARTID</a></td><td class="lr" colspan="1"><a href="#fieldset_1-22_22">NO_MATCH_PMG</a></td><td class="lr" colspan="6"><a href="#fieldset_1-21_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_1-15_0">NUM_MON</a></td></tr></tbody></table><h4 id="fieldset_1-31_31">HAS_CAPTURE, bit [31]</h4><div class="field">
      <p>The implementation supports copying an <a href="ext-msmon_csu.html">MSMON_CSU</a> to the corresponding <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> on a capture event.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_CAPTURE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> is not implemented and there is no support for capture events in the CSU monitor.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The <a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a> register is implemented and the CSU monitor supports the capture event behavior.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that CSU monitor capture is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-30_30">CSU_RO, bit [30]</h4><div class="field">
      <p>The implementation of <a href="ext-msmon_csu.html">MSMON_CSU</a> is read-only.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>CSU_RO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_csu.html">MSMON_CSU</a> is read/write.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-msmon_csu.html">MSMON_CSU</a> is read-only.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that the <a href="ext-msmon_csu.html">MSMON_CSU</a> monitor register is read-only for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-29_29-1">HAS_XCL, bit [29]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Has filtering to exclude clean data and implements the <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>.XCL field.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_XCL</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a> does not implement the XCL field.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a> implements the XCL field to exclude counting data in the clean state in the monitor instance.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that the <a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a>.XCL field is implemented in the CSU monitor instances for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-28_28">Bit [28]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-27_27-1">HAS_OFLOW_LNKG, bit [27]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG field to control how overflow on an instance affects other monitor instances in this MSC.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_OFLOW_LNKG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Does not support CSU overflow linkage.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Supports CSU overflow linkage and the <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG field.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_LNKG is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-27_27-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-26_26-1">HAS_OFSR, bit [26]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>The CSU monitor overflow status bitmap register, <a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a>, is implemented.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_OFSR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a> register is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a> register is implemented.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that the CSU monitor overflow status bitmap register is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-26_26-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-25_25-1">HAS_CEVNT_OFLW, bit [25]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW field which can enable the CSU monitor instance to perform overflow behaviors on a capture event.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_CEVNT_OFLW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Does not support <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.CEVNT_OFLW is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-25_25-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-24_24-1">HAS_OFLOW_CAPT, bit [24]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT field which can enable the CSU monitor instance to capture the monitor on an overflow.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>HAS_OFLOW_CAPT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Does not support <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Supports <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT.</p>
        </td></tr></table>
      <p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports that <a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a>.OFLOW_CAPT is implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-24_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-23_23">NO_MATCH_PARTID, bit [23]</h4><div class="field">
      <p>Indicates support for using PARTID identifiers for monitoring.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NO_MATCH_PARTID</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Supports cache storage usage monitoring based on PARTID.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Does not support cache storage usage monitoring based on PARTID.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-22_22">NO_MATCH_PMG, bit [22]</h4><div class="field">
      <p>Indicates support for using PMG identifiers for monitoring.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NO_MATCH_PMG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Supports cache storage usage monitoring based on PMG.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Does not support cache storage usage monitoring based on PMG.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_1-21_16">Bits [21:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-15_0">NUM_MON, bits [15:0]</h4><div class="field"><p>The number of cache storage usage monitor instances implemented.</p>
<p>The largest <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.MON_SEL value is NUM_MON minus 1.</p><p>If <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, this field reports the number of CSU monitor instances implemented for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
<p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h2>Accessing MPAMF_CSUMON_IDR</h2>
        <p>This register is within the MPAM feature page memory frames.</p>

      
        <p>If <span class="xref">FEAT_MPAM</span> is implemented, the following statements apply:</p>

      
        <ul>
<li>
<p>In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p>

</li><li>
<p>MPAMF_CSUMON_IDR must be readable from the Non-secure and Secure MPAM feature pages.</p>

</li><li>
<p>MPAMF_CSUMON_IDR is permitted to have the same contents when read from the Secure or Non-secure MPAM feature pages unless the register contents are different for the different versions, when MPAMF_CSUMON_IDR_s is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_ns.</p>

</li><li>
<p>There must be separate registers in the Secure (MPAMF_CSUMON_IDR_s) and Non-secure (MPAMF_CSUMON_IDR_ns) MPAM feature pages.</p>

</li></ul>

      
        <p>If both <span class="xref">FEAT_MPAM</span> and <span class="xref">FEAT_RME</span> are implemented, the following statements apply:</p>

      
        <ul>
<li>
<p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p>

</li><li>
<p>MPAMF_CSUMON_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.</p>

</li><li>
<p>MPAMF_CSUMON_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:</p>

</li><li>
<p>MPAMF_CSUMON_IDR_s is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_ns, MPAMF_CSUMON_IDR_rt, or MPAMF_CSUMON_IDR_rl.</p>

</li><li>
<p>MPAMF_CSUMON_IDR_ns is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_rt or MPAMF_CSUMON_IDR_rl.</p>

</li><li>
<p>MPAMF_CSUMON_IDR_rt is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_rl.</p>

</li><li>
<p>There must be separate registers in the Secure (MPAMF_CSUMON_IDR_s), Non-secure (MPAMF_CSUMON_IDR_ns), Root (MPAMF_CSUMON_IDR_rt), and Realm (MPAMF_CSUMON_IDR_rl) MPAM feature pages.</p>

</li></ul>

      
        <p>If any one of these features is implemented:</p>

      
        <ul>
<li>
<p><span class="xref">FEAT_MPAMv0p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv1p1</span></p>

</li><li>
<p><span class="xref">FEAT_MPAMv2_MSC</span></p>

</li></ul>

      
        <p>then, the following statements apply:</p>

      
        <ul>
<li>
<p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, MPAMF_CSUMON_IDR shows the configuration of cache storage usage monitoring for the cache resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.</p>

</li><li>
<p>Access to MPAMF_CSUMON_IDR is not affected by <a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a>.RIS.</p>

</li></ul>
      <h4>MPAMF_CSUMON_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>MPAM</td><td><span class="hexnumber">0x0088</span></td></tr></table><p>When FEAT_MPAMv2_MSC is implemented, accesses to this register are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_s</td></tr></table><p>Accesses to this register are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_ns</td></tr></table><p>Accesses to this register are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0088</span></td><td>MPAMF_CSUMON_IDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses to this register are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
