
---------- Begin Simulation Statistics ----------
final_tick                               263632620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713784                       # Number of bytes of host memory used
host_op_rate                                   386940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   475.98                       # Real time elapsed on the host
host_tick_rate                              553870630                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.263633                       # Number of seconds simulated
sim_ticks                                263632620000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955347                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561280                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565998                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562309                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570626                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2724                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.636326                       # CPI: cycles per instruction
system.cpu.discardedOps                          4285                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894357                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086395                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169235                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        47530949                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379316                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        263632620                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       216101671                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       163462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        329182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       164620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           96                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       329366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             96                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       162491                       # Transaction distribution
system.membus.trans_dist::CleanEvict               77                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164530                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164530                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           166                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       491960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 491960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    670078976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               670078976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165736                       # Request fanout histogram
system.membus.respLayer1.occupancy        21336991250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21128817250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       326979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           164536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          164536                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           103                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       493865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                494110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       290816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674060288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674351104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          162664                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332781568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           327410                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000428                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 327270     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    140      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             327410                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10859094498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10701795999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6695000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   41                       # number of demand (read+write) hits
system.l2.demand_hits::total                       49                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                  41                       # number of overall hits
system.l2.overall_hits::total                      49                       # number of overall hits
system.l2.demand_misses::.cpu.inst                 95                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164602                       # number of demand (read+write) misses
system.l2.demand_misses::total                 164697                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                95                       # number of overall misses
system.l2.overall_misses::.cpu.data            164602                       # number of overall misses
system.l2.overall_misses::total                164697                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  48515251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48546976000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31725000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  48515251000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48546976000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           164643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               164746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          164643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              164746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.922330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.922330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 333947.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 294742.779553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 294765.393419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 333947.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 294742.779553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 294765.393419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              162491                       # number of writebacks
system.l2.writebacks::total                    162491                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst            95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            164696                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           164696                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  45222945000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45252770000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  45222945000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45252770000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.922330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.922330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 313947.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 274742.832668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 274765.446641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 313947.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 274742.832668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 274765.446641                       # average overall mshr miss latency
system.l2.replacements                         162664                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          164530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164530                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  48489438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48489438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        164536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            164536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 294714.872668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 294714.872668                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       164530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  45198838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45198838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 274714.872668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 274714.872668                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.922330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 333947.368421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 333947.368421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29825000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29825000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.922330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 313947.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 313947.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           72                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              72                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.672897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 358513.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 358513.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           71                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           71                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.663551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.663551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 339535.211268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 339535.211268                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1995.886073                       # Cycle average of tags in use
system.l2.tags.total_refs                      329319                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    164712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    272000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.179093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.683500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1993.023480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974554                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    823352                       # Number of tag accesses
system.l2.tags.data_accesses                   823352                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         194560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      337102848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337297408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        194560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332781568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332781568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          164601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       162491                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             162491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            737997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1278684132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1279422129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       737997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           737997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1262292838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1262292838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1262292838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           737997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1278684132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2541714967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5199712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5267232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001245170750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       162475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       162475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5653571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5048255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164696                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     162491                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5270272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5199712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            325297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            325120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            324992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            325056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            325056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            325056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           325216                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      45.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 580806702000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26351360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            679624302000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    110204.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               128954.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                      1040                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       878                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4939770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4830261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5270272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5199712                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 164696                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 162414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 162414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 162419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 162427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 162428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 162429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 162430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 162430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 162431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 162432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 162434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 162437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 162441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 162448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 162452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 162490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     39                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       699937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    957.339098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.679154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.141460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41440      5.92%      5.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1638      0.23%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1110      0.16%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1042      0.15%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1469      0.21%      6.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          732      0.10%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1326      0.19%      6.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40986      5.86%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       610194     87.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       699937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       162475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.437433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.557444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       162470    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        162475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       162475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.003059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.999747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            23      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            11      0.01%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35        162417     99.96%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        162475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337297408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332780608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337297408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332781568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1279.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1262.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1279.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1262.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  263631607000                       # Total gap between requests
system.mem_ctrls.avgGap                     805752.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       194560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    337102848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332780608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 737996.686449499335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1278684132.487095117569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1262289196.230724573135                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5267232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5199712                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    435308250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 679188993750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4563007878000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    143193.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    128946.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    877550.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2498778660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1328128560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18813500160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13570663680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20810481120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47399487720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      61319568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       165740607900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.680199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 156866252250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8803080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  97963287750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2498778660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1328132355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18816241920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13571754660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20810481120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      47363484810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61349886240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165738759765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.673188                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 156942904250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8803080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  97886635750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31689623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31689623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31689623                       # number of overall hits
system.cpu.icache.overall_hits::total        31689623                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          103                       # number of overall misses
system.cpu.icache.overall_misses::total           103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33763000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33763000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33763000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33763000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31689726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31689726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31689726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31689726                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 327796.116505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 327796.116505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 327796.116505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 327796.116505                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu.icache.writebacks::total                39                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          103                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          103                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33557000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33557000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33557000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 325796.116505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 325796.116505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 325796.116505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 325796.116505                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31689623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31689623                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33763000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33763000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31689726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31689726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 327796.116505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 327796.116505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33557000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33557000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 325796.116505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 325796.116505                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.995418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31689726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          307667.242718                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            293000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.995418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         507035719                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        507035719                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     86052919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         86052919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     86052983                       # number of overall hits
system.cpu.dcache.overall_hits::total        86052983                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       329153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         329153                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       329161                       # number of overall misses
system.cpu.dcache.overall_misses::total        329161                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 108988888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 108988888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 108988888000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 108988888000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382144                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382144                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 331119.230267                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 331119.230267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 331111.182674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 331111.182674                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164488                       # number of writebacks
system.cpu.dcache.writebacks::total            164488                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       164514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       164514                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       164514                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       164514                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       164639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       164639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       164643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       164643                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49012606000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49012606000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49013967000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49013967000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 297697.422846                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 297697.422846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 297698.456661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 297698.456661                       # average overall mshr miss latency
system.cpu.dcache.replacements                 164579                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34013000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34013000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 285823.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 285823.529412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28569000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28569000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 277368.932039                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 277368.932039                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     84009211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84009211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       329034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       329034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 108954875000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 108954875000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 331135.612125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 331135.612125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       164498                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       164498                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       164536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       164536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  48984037000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  48984037000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001951                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 297710.148539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 297710.148539                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           72                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.111111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.111111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1361000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1361000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       340250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       340250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.983967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86217694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            164643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            523.664498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            807000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.983967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999749                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         345693491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        345693491                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263632620000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
