// Seed: 3226030332
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  assign id_2 = id_1;
  initial
    if (id_4) begin
      id_2 <= id_5;
      if (!id_5) id_2 = 1'b0;
      id_2 = id_3;
    end
  assign id_2 = id_0;
  logic id_6;
endmodule
