# [ì„ë² ë””ë“œSW] 36. ARM Architecture

# ğŸ’– ARM Architecture

## ISA

<aside>

**ISA** 

Instructions Set Architecture. ì–´ë–¤ processorê°€ ì²˜ë¦¬í•  ìˆ˜ ìˆëŠ” ëª…ë ¹ì–´ì˜ ì§‘í•©.

</aside>

## ARM

ê°€ì¥ ë„ë¦¬ ì“°ì´ëŠ” processorë¥¼ ë§Œë“œëŠ” íšŒì‚¬. íœ´ëŒ€í°, Raspberry pi ë“± ë‹¤ì–‘í•œ ê¸°ê¸°ì— ARMì‚¬ì˜ processorê°€ ì‚¬ìš©ë©ë‹ˆë‹¤.

### ARM Architectureì˜ íŠ¹ì§•

- ì£¼ë¡œ 32bit ê¸°ë°˜
- RISC architecture
    
    <aside>
    
    **RISC** 
    
    Reduced Instruction Set Compiler. CISC(Complexâ€¦)ì˜ ë°˜ëŒ€ ê°œë…
    
    </aside>
    

### RISC Architecture

ARMì€ RISC architectureë¥¼ ì±„íƒí•˜ì—¬ ì‚¬ìš©í•©ë‹ˆë‹¤.

| ì¥ì  | ë‹¨ì  |
| --- | --- |
| í•˜ë“œì›¨ì–´ë¥¼ ê°„ë‹¨í•˜ê²Œ ì„¤ê³„í•  ìˆ˜ ìˆìŒ | ëª…ë ¹ì–´ë¥¼ ì¡°í•©í•´ì„œ ì»´íŒŒì¼í•´ì•¼ í•˜ê¸° ë•Œë¬¸ì— ì–´ì…ˆë¸”ë¦¬ì–´ê°€ êµ‰ì¥íˆ ë³µì¡í•´ì§ |
- ìš”ì¦˜ì€ CISCì˜ ì‹œëŒ€ëŠ” ì €ë¬¼ê³  RISCë¡œ ë„˜ì–´ê°€ëŠ” ì¶”ì„¸ë¼ê³  í•©ë‹ˆë‹¤.

## System-on-chip

í•˜ë‚˜ì˜ ì¹©ì— Processor ë¿ë§Œì´ ì•„ë‹ˆë¼ ì—¬ëŸ¬ ë¶€í’ˆì´ ë“¤ì–´ìˆëŠ” í˜•íƒœë¥¼ ê°€ë¦¬í‚µë‹ˆë‹¤. Processorë¥¼ í¬í•¨í•˜ì—¬ RAM, GPUë“±ì´ í•˜ë‚˜ì˜ chipì„ ê³µìœ í•©ë‹ˆë‹¤.

## ARM architectureì˜ íŠ¹ì§•

### âš¡ ê°„ë‹¨í•œ í•˜ë“œì›¨ì–´

registerì˜ í˜•íƒœë¥¼ ì „ë¶€ ë˜‘ê°™ì´ ë§Œë“¤ì–´ì„œ í•˜ë“œì›¨ì–´ì˜ í˜•íƒœë¥¼ ê°„ë‹¨í•˜ê²Œ êµ¬í˜„í•˜ì˜€ìŠµë‹ˆë‹¤.

- ARM architectureì˜ ê°€ì¥ í° íŠ¹ì§•ì…ë‹ˆë‹¤.

### âš¡ Load/store architecture

ARM Architectureì—ì„œëŠ” **ì˜¤ì§ load/store instructionë§Œ memoryì— access**í•©ë‹ˆë‹¤.

- ë‚˜ë¨¸ì§€ ëª¨ë“  operationì€ registerì— ë„£ì–´ ë‘” dataë“¤ì„ í†µí•´ì„œë§Œ ìˆ˜í–‰ë©ë‹ˆë‹¤.

### âš¡ Fixed-length instruction fields

ëª¨ë“  instructionì˜ binary ìƒ ê¸¸ì´ëŠ” ë™ì¼í•©ë‹ˆë‹¤.

## Endianess

![image.png](image%2068.png)

instructionì„ memoryì— ì˜ë¼ ì €ì¥í•  ë•Œ, chunk ë‹¨ìœ„ì—ì„œ ì˜¤ë¦„ì°¨ìˆœìœ¼ë¡œ ì €ì¥í•˜ëŠ”ì§€ ë‚´ë¦¼ì°¨ìˆœìœ¼ë¡œ ì €ì¥í•˜ëŠ”ì§€ì— ê´€í•œ ë°©ì‹ ì°¨ì´ì…ë‹ˆë‹¤.

- ARM architectureëŠ” big endian ë°©ì‹ê³¼ little endian ë°©ì‹ì„ ëª¨ë‘ ì§€ì›í•©ë‹ˆë‹¤.
    - ì´ëŸ¬í•œ íŠ¹ì§•ì„ middle-endianì´ë¼ê³  í•©ë‹ˆë‹¤.

### âš¡ Little-endian memory system

![image.png](image%2069.png)

instructionì˜ **LSBë¶€í„°** memoryì— ì˜ë¼ ì €ì¥í•©ë‹ˆë‹¤.

- ëŒ€í‘œì ìœ¼ë¡œ intelì‚¬ì—ì„œ í™œìš©í•˜ëŠ” ë°©ì‹ì…ë‹ˆë‹¤.
- little-endian ë°©ì‹ì˜ ì¥ì 
    - 16bit ë°ì´í„°ë¥¼ ê°€ì ¸ì˜¬ ë•Œ 8bitì”© ë‚˜ëˆ ì„œ ê°€ì ¸ì˜¬ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

### âš¡ Big-endian memory system

![image.png](image%2070.png)

instructionì˜ **MSBë¶€í„°** memoryì— ì˜ë¼ ì €ì¥í•©ë‹ˆë‹¤.

### The effect of endianness

![image.png](image%2071.png)

- LDRB r2, [r1]
    - R1ìœ¼ë¡œë¶€í„° 1byteë§Œ ì½ì–´ì„œ R2ì— ë„£ê² ë‹¤