#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12ee0e140 .scope module, "tb_sqrt" "tb_sqrt" 2 94;
 .timescale 0 0;
P_0x12ee0ae10 .param/l "num_vectors" 0 2 95, +C4<00000000000000000000000000010000>;
v0x12ee1fc20_0 .var "Addr", 3 0;
v0x12ee1fcd0_0 .var "CLK", 0 0;
v0x12ee1fde0_0 .net "Done", 0 0, v0x12ee1e8e0_0;  1 drivers
v0x12ee1fe70_0 .var "MDI", 7 0;
RS_0x110018460 .resolv tri, v0x12ee1f970_0, L_0x12ee204b0;
v0x12ee1ff00_0 .net8 "MDO_wire", 7 0, RS_0x110018460;  2 drivers
v0x12ee20010_0 .var "ResetN", 0 0;
v0x12ee200e0_0 .net "Sqrt", 3 0, v0x12ee1ebc0_0;  1 drivers
v0x12ee201b0_0 .var "St", 0 0;
v0x12ee20280_0 .var "Write_Enable", 0 0;
v0x12ee20390_0 .var/i "i", 31 0;
v0x12ee20420 .array "vectors", 15 0, 7 0;
E_0x12ee0db90 .event anyedge, v0x12ee1e8e0_0;
S_0x12ee0e2b0 .scope module, "UUT" "Controller" 2 115, 2 51 0, S_0x12ee0e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ResetN";
    .port_info 2 /INPUT 1 "St";
    .port_info 3 /OUTPUT 1 "Done";
    .port_info 4 /OUTPUT 4 "Sqrt";
    .port_info 5 /OUTPUT 8 "N";
L_0x12ee204b0 .functor BUFZ 8, v0x12ee1e2e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12ee1ef60_0 .var "Addr", 3 0;
v0x12ee1eff0_0 .net "CLK", 0 0, v0x12ee1fcd0_0;  1 drivers
v0x12ee1f0c0_0 .net "Done", 0 0, v0x12ee1e8e0_0;  alias, 1 drivers
v0x12ee1f150_0 .net "MDO", 7 0, v0x12ee1e2e0_0;  1 drivers
v0x12ee1f220_0 .net8 "N", 7 0, RS_0x110018460;  alias, 2 drivers
v0x12ee1f2f0_0 .net "ResetN", 0 0, v0x12ee20010_0;  1 drivers
v0x12ee1f380_0 .net "Sqrt", 3 0, v0x12ee1ebc0_0;  alias, 1 drivers
v0x12ee1f410_0 .net "St", 0 0, v0x12ee201b0_0;  1 drivers
S_0x12ee0e420 .scope module, "ram_inst" "RAM" 2 62, 2 1 0, S_0x12ee0e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr";
    .port_info 1 /INPUT 8 "MDI";
    .port_info 2 /INPUT 1 "Write_Enable";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 8 "MDO";
v0x12ee0b660_0 .net "Addr", 3 0, v0x12ee1ef60_0;  1 drivers
v0x12ee1e1a0_0 .net "CLK", 0 0, v0x12ee1fcd0_0;  alias, 1 drivers
L_0x110050010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12ee1e240_0 .net "MDI", 7 0, L_0x110050010;  1 drivers
v0x12ee1e2e0_0 .var "MDO", 7 0;
L_0x110050058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ee1e390_0 .net "Write_Enable", 0 0, L_0x110050058;  1 drivers
v0x12ee1e470 .array "memory", 0 15, 7 0;
E_0x12ee0dbd0 .event posedge, v0x12ee1e1a0_0;
S_0x12ee1e590 .scope module, "sqrt_inst" "SquareRoot" 2 71, 2 17 0, S_0x12ee0e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ResetN";
    .port_info 2 /INPUT 1 "St";
    .port_info 3 /INPUT 8 "N";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 4 "Sqrt";
v0x12ee1e820_0 .net "CLK", 0 0, v0x12ee1fcd0_0;  alias, 1 drivers
v0x12ee1e8e0_0 .var "Done", 0 0;
v0x12ee1e970_0 .net "N", 7 0, v0x12ee1e2e0_0;  alias, 1 drivers
v0x12ee1ea40_0 .var "R", 7 0;
v0x12ee1eae0_0 .net "ResetN", 0 0, v0x12ee20010_0;  alias, 1 drivers
v0x12ee1ebc0_0 .var "Sqrt", 3 0;
v0x12ee1ec70_0 .net "St", 0 0, v0x12ee201b0_0;  alias, 1 drivers
v0x12ee1ed10_0 .var "count", 3 0;
v0x12ee1edc0_0 .var "odd", 7 0;
E_0x12ee1e7e0/0 .event negedge, v0x12ee1eae0_0;
E_0x12ee1e7e0/1 .event posedge, v0x12ee1e1a0_0;
E_0x12ee1e7e0 .event/or E_0x12ee1e7e0/0, E_0x12ee1e7e0/1;
S_0x12ee1f520 .scope module, "ram_inst" "RAM" 2 106, 2 1 0, S_0x12ee0e140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr";
    .port_info 1 /INPUT 8 "MDI";
    .port_info 2 /INPUT 1 "Write_Enable";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 8 "MDO";
v0x12ee1f770_0 .net "Addr", 3 0, v0x12ee1fc20_0;  1 drivers
v0x12ee1f820_0 .net "CLK", 0 0, v0x12ee1fcd0_0;  alias, 1 drivers
v0x12ee1f8c0_0 .net "MDI", 7 0, v0x12ee1fe70_0;  1 drivers
v0x12ee1f970_0 .var "MDO", 7 0;
v0x12ee1fa30_0 .net "Write_Enable", 0 0, v0x12ee20280_0;  1 drivers
v0x12ee1fb00 .array "memory", 0 15, 7 0;
    .scope S_0x12ee1f520;
T_0 ;
    %wait E_0x12ee0dbd0;
    %load/vec4 v0x12ee1fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x12ee1f8c0_0;
    %load/vec4 v0x12ee1f770_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee1fb00, 0, 4;
T_0.0 ;
    %load/vec4 v0x12ee1f770_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ee1fb00, 4;
    %assign/vec4 v0x12ee1f970_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12ee0e420;
T_1 ;
    %wait E_0x12ee0dbd0;
    %load/vec4 v0x12ee1e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12ee1e240_0;
    %load/vec4 v0x12ee0b660_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee1e470, 0, 4;
T_1.0 ;
    %load/vec4 v0x12ee0b660_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12ee1e470, 4;
    %assign/vec4 v0x12ee1e2e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ee1e590;
T_2 ;
    %wait E_0x12ee1e7e0;
    %load/vec4 v0x12ee1eae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ee1ebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ee1e8e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12ee1ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12ee1e970_0;
    %assign/vec4 v0x12ee1ea40_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x12ee1edc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ee1ed10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ee1e8e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12ee1edc0_0;
    %load/vec4 v0x12ee1ea40_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x12ee1ea40_0;
    %load/vec4 v0x12ee1edc0_0;
    %sub;
    %assign/vec4 v0x12ee1ea40_0, 0;
    %load/vec4 v0x12ee1edc0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12ee1edc0_0, 0;
    %load/vec4 v0x12ee1ed10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12ee1ed10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x12ee1ed10_0;
    %assign/vec4 v0x12ee1ebc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ee1e8e0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ee0e2b0;
T_3 ;
    %wait E_0x12ee1e7e0;
    %load/vec4 v0x12ee1f2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ee1ef60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12ee1f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x12ee1ef60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12ee1ef60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x12ee1ef60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12ee1ef60_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12ee0e140;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee1fcd0_0, 0, 1;
T_4.0 ;
    %delay 20, 0;
    %load/vec4 v0x12ee1fcd0_0;
    %inv;
    %store/vec4 v0x12ee1fcd0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x12ee0e140;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee20010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee201b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee20280_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee20010_0, 0, 1;
    %vpi_call 2 138 "$readmemb", "/Users/jhsu2022/Documents/school/2024-2025/Winter Quarter/EEC 180/EEC-180-Labs/lab5/simulation/testvecs.txt", v0x12ee20420 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ee20390_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x12ee20390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x12ee20390_0;
    %pad/s 4;
    %store/vec4 v0x12ee1fc20_0, 0, 4;
    %ix/getv/s 4, v0x12ee20390_0;
    %load/vec4a v0x12ee20420, 4;
    %store/vec4 v0x12ee1fe70_0, 0, 8;
    %delay 20, 0;
    %load/vec4 v0x12ee20390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ee20390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee20280_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ee20390_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x12ee20390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee201b0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x12ee1fde0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x12ee0db90;
    %jmp T_5.4;
T_5.5 ;
    %vpi_call 2 154 "$display", "Input=0x%h, SqRt=0x%h", v0x12ee1ff00_0, v0x12ee200e0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee201b0_0, 0, 1;
T_5.6 ;
    %load/vec4 v0x12ee1fde0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.7, 6;
    %wait E_0x12ee0db90;
    %jmp T_5.6;
T_5.7 ;
    %load/vec4 v0x12ee20390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ee20390_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb_lab5.v";
