|FBCV_Testing_V1
FBCV_REG_EN <= FBCV_Project_V1:inst.FBCV_REG_EN
CLOCK => FBCV_Project_V1:inst.CLOCK
CLOCK => FBCV_Project_StateMachine_V1:inst1.CLOCK
FBCV_IR_PRIME_16_BITS[0] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[0]
FBCV_IR_PRIME_16_BITS[1] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[1]
FBCV_IR_PRIME_16_BITS[2] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[2]
FBCV_IR_PRIME_16_BITS[3] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[3]
FBCV_IR_PRIME_16_BITS[4] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[4]
FBCV_IR_PRIME_16_BITS[5] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[5]
FBCV_IR_PRIME_16_BITS[6] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[6]
FBCV_IR_PRIME_16_BITS[7] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[7]
FBCV_IR_PRIME_16_BITS[8] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[8]
FBCV_IR_PRIME_16_BITS[9] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[9]
FBCV_IR_PRIME_16_BITS[10] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[10]
FBCV_IR_PRIME_16_BITS[11] => FBCV_Project_V1:inst.FBCV_IR_PRIME_12_INPUT[11]
EXEC2 <= FBCV_Project_StateMachine_V1:inst1.EXEC2
EXEC1 <= FBCV_Project_StateMachine_V1:inst1.EXEC1
FETCH <= FBCV_Project_StateMachine_V1:inst1.FETCH
MUX_LS_SELECT <= FBCV_Project_V1:inst.MUX_LS_SELECT
MUX_RS_SELECT <= FBCV_Project_V1:inst.MUX_RS_SELECT
MUX_LS[0] <= FBCV_Project_V1:inst.MUX_LS_TEST[0]
MUX_LS[1] <= FBCV_Project_V1:inst.MUX_LS_TEST[1]
MUX_LS[2] <= FBCV_Project_V1:inst.MUX_LS_TEST[2]
MUX_LS[3] <= FBCV_Project_V1:inst.MUX_LS_TEST[3]
MUX_LS[4] <= FBCV_Project_V1:inst.MUX_LS_TEST[4]
MUX_LS[5] <= FBCV_Project_V1:inst.MUX_LS_TEST[5]
MUX_LS[6] <= FBCV_Project_V1:inst.MUX_LS_TEST[6]
MUX_LS[7] <= FBCV_Project_V1:inst.MUX_LS_TEST[7]
MUX_LS[8] <= FBCV_Project_V1:inst.MUX_LS_TEST[8]
MUX_LS[9] <= FBCV_Project_V1:inst.MUX_LS_TEST[9]
MUX_LS[10] <= FBCV_Project_V1:inst.MUX_LS_TEST[10]
MUX_LS[11] <= FBCV_Project_V1:inst.MUX_LS_TEST[11]
MUX_LS[12] <= FBCV_Project_V1:inst.MUX_LS_TEST[12]
MUX_LS[13] <= FBCV_Project_V1:inst.MUX_LS_TEST[13]
MUX_LS[14] <= FBCV_Project_V1:inst.MUX_LS_TEST[14]
MUX_LS[15] <= FBCV_Project_V1:inst.MUX_LS_TEST[15]
MUX_RS[0] <= FBCV_Project_V1:inst.MUX_RS_TEST[0]
MUX_RS[1] <= FBCV_Project_V1:inst.MUX_RS_TEST[1]
MUX_RS[2] <= FBCV_Project_V1:inst.MUX_RS_TEST[2]
MUX_RS[3] <= FBCV_Project_V1:inst.MUX_RS_TEST[3]
MUX_RS[4] <= FBCV_Project_V1:inst.MUX_RS_TEST[4]
MUX_RS[5] <= FBCV_Project_V1:inst.MUX_RS_TEST[5]
MUX_RS[6] <= FBCV_Project_V1:inst.MUX_RS_TEST[6]
MUX_RS[7] <= FBCV_Project_V1:inst.MUX_RS_TEST[7]
MUX_RS[8] <= FBCV_Project_V1:inst.MUX_RS_TEST[8]
MUX_RS[9] <= FBCV_Project_V1:inst.MUX_RS_TEST[9]
MUX_RS[10] <= FBCV_Project_V1:inst.MUX_RS_TEST[10]
MUX_RS[11] <= FBCV_Project_V1:inst.MUX_RS_TEST[11]
MUX_RS[12] <= FBCV_Project_V1:inst.MUX_RS_TEST[12]
MUX_RS[13] <= FBCV_Project_V1:inst.MUX_RS_TEST[13]
MUX_RS[14] <= FBCV_Project_V1:inst.MUX_RS_TEST[14]
MUX_RS[15] <= FBCV_Project_V1:inst.MUX_RS_TEST[15]
PC_OUT[0] <= FBCV_Project_V1:inst.PC_OUT[0]
PC_OUT[1] <= FBCV_Project_V1:inst.PC_OUT[1]
PC_OUT[2] <= FBCV_Project_V1:inst.PC_OUT[2]
PC_OUT[3] <= FBCV_Project_V1:inst.PC_OUT[3]
PC_OUT[4] <= FBCV_Project_V1:inst.PC_OUT[4]
PC_OUT[5] <= FBCV_Project_V1:inst.PC_OUT[5]
PC_OUT[6] <= FBCV_Project_V1:inst.PC_OUT[6]
PC_OUT[7] <= FBCV_Project_V1:inst.PC_OUT[7]
PC_OUT[8] <= FBCV_Project_V1:inst.PC_OUT[8]
PC_OUT[9] <= FBCV_Project_V1:inst.PC_OUT[9]
PC_OUT[10] <= FBCV_Project_V1:inst.PC_OUT[10]
PC_OUT[11] <= FBCV_Project_V1:inst.PC_OUT[11]
RESULT[0] <= FBCV_Project_V1:inst.FBCV_RESULT[0]
RESULT[1] <= FBCV_Project_V1:inst.FBCV_RESULT[1]
RESULT[2] <= FBCV_Project_V1:inst.FBCV_RESULT[2]
RESULT[3] <= FBCV_Project_V1:inst.FBCV_RESULT[3]
RESULT[4] <= FBCV_Project_V1:inst.FBCV_RESULT[4]
RESULT[5] <= FBCV_Project_V1:inst.FBCV_RESULT[5]
RESULT[6] <= FBCV_Project_V1:inst.FBCV_RESULT[6]
RESULT[7] <= FBCV_Project_V1:inst.FBCV_RESULT[7]
RESULT[8] <= FBCV_Project_V1:inst.FBCV_RESULT[8]
RESULT[9] <= FBCV_Project_V1:inst.FBCV_RESULT[9]
RESULT[10] <= FBCV_Project_V1:inst.FBCV_RESULT[10]
RESULT[11] <= FBCV_Project_V1:inst.FBCV_RESULT[11]
RESULT[12] <= FBCV_Project_V1:inst.FBCV_RESULT[12]
RESULT[13] <= FBCV_Project_V1:inst.FBCV_RESULT[13]
RESULT[14] <= FBCV_Project_V1:inst.FBCV_RESULT[14]
RESULT[15] <= FBCV_Project_V1:inst.FBCV_RESULT[15]
SUM_RESULT[0] <= FBCV_Project_V1:inst.SUM_RESULT[0]
SUM_RESULT[1] <= FBCV_Project_V1:inst.SUM_RESULT[1]
SUM_RESULT[2] <= FBCV_Project_V1:inst.SUM_RESULT[2]
SUM_RESULT[3] <= FBCV_Project_V1:inst.SUM_RESULT[3]
SUM_RESULT[4] <= FBCV_Project_V1:inst.SUM_RESULT[4]
SUM_RESULT[5] <= FBCV_Project_V1:inst.SUM_RESULT[5]
SUM_RESULT[6] <= FBCV_Project_V1:inst.SUM_RESULT[6]
SUM_RESULT[7] <= FBCV_Project_V1:inst.SUM_RESULT[7]
SUM_RESULT[8] <= FBCV_Project_V1:inst.SUM_RESULT[8]
SUM_RESULT[9] <= FBCV_Project_V1:inst.SUM_RESULT[9]
SUM_RESULT[10] <= FBCV_Project_V1:inst.SUM_RESULT[10]
SUM_RESULT[11] <= FBCV_Project_V1:inst.SUM_RESULT[11]
SUM_RESULT[12] <= FBCV_Project_V1:inst.SUM_RESULT[12]
SUM_RESULT[13] <= FBCV_Project_V1:inst.SUM_RESULT[13]
SUM_RESULT[14] <= FBCV_Project_V1:inst.SUM_RESULT[14]
SUM_RESULT[15] <= FBCV_Project_V1:inst.SUM_RESULT[15]


|FBCV_Testing_V1|FBCV_Project_V1:inst
FBC_STATE <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_State
FIB_Check => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Fib_Check
Fetch => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Fetch
Exec1 => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Exec1
Exec2 => FBCV_ALU_Decoder:FBCV_ALU_DECODER.Exec2
FBCV_IR_PRIME_12_INPUT[0] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[0]
FBCV_IR_PRIME_12_INPUT[1] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[1]
FBCV_IR_PRIME_12_INPUT[2] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[2]
FBCV_IR_PRIME_12_INPUT[3] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[3]
FBCV_IR_PRIME_12_INPUT[4] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[4]
FBCV_IR_PRIME_12_INPUT[5] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[5]
FBCV_IR_PRIME_12_INPUT[6] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[6]
FBCV_IR_PRIME_12_INPUT[7] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[7]
FBCV_IR_PRIME_12_INPUT[8] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[8]
FBCV_IR_PRIME_12_INPUT[9] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[9]
FBCV_IR_PRIME_12_INPUT[10] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[10]
FBCV_IR_PRIME_12_INPUT[11] => FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBC_Th_Value[11]
CLOCK => LPM_FF:PREV_SUM.clock
CLOCK => FBCV_RAM:inst.clock
CLOCK => LPM_COUNTER:PC.clock
PC_OUT[0] <= LPM_COUNTER:PC.q[0]
PC_OUT[1] <= LPM_COUNTER:PC.q[1]
PC_OUT[2] <= LPM_COUNTER:PC.q[2]
PC_OUT[3] <= LPM_COUNTER:PC.q[3]
PC_OUT[4] <= LPM_COUNTER:PC.q[4]
PC_OUT[5] <= LPM_COUNTER:PC.q[5]
PC_OUT[6] <= LPM_COUNTER:PC.q[6]
PC_OUT[7] <= LPM_COUNTER:PC.q[7]
PC_OUT[8] <= LPM_COUNTER:PC.q[8]
PC_OUT[9] <= LPM_COUNTER:PC.q[9]
PC_OUT[10] <= LPM_COUNTER:PC.q[10]
PC_OUT[11] <= LPM_COUNTER:PC.q[11]
FBCV_REG_EN <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg_En
MUX_LS_SELECT <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.MUX_LS
MUX_RS_SELECT <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.MUX_RS
FBCV_RESULT[0] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[0]
FBCV_RESULT[1] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[1]
FBCV_RESULT[2] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[2]
FBCV_RESULT[3] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[3]
FBCV_RESULT[4] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[4]
FBCV_RESULT[5] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[5]
FBCV_RESULT[6] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[6]
FBCV_RESULT[7] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[7]
FBCV_RESULT[8] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[8]
FBCV_RESULT[9] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[9]
FBCV_RESULT[10] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[10]
FBCV_RESULT[11] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[11]
FBCV_RESULT[12] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[12]
FBCV_RESULT[13] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[13]
FBCV_RESULT[14] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[14]
FBCV_RESULT[15] <= FBCV_ALU_Decoder:FBCV_ALU_DECODER.FBCV_Reg[15]
MUX_LS_TEST[0] <= MUX_LS_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[1] <= MUX_LS_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[2] <= MUX_LS_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[3] <= MUX_LS_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[4] <= MUX_LS_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[5] <= MUX_LS_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[6] <= MUX_LS_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[7] <= MUX_LS_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[8] <= MUX_LS_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[9] <= MUX_LS_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[10] <= MUX_LS_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[11] <= MUX_LS_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[12] <= MUX_LS_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[13] <= MUX_LS_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[14] <= MUX_LS_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
MUX_LS_TEST[15] <= MUX_LS_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[0] <= MUX_RS_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[1] <= MUX_RS_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[2] <= MUX_RS_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[3] <= MUX_RS_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[4] <= MUX_RS_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[5] <= MUX_RS_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[6] <= MUX_RS_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[7] <= MUX_RS_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[8] <= MUX_RS_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[9] <= MUX_RS_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[10] <= MUX_RS_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[11] <= MUX_RS_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[12] <= MUX_RS_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[13] <= MUX_RS_OUT[13].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[14] <= MUX_RS_OUT[14].DB_MAX_OUTPUT_PORT_TYPE
MUX_RS_TEST[15] <= MUX_RS_OUT[15].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[0] <= N_PLUS_2_SUM_RESULT[0].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[1] <= N_PLUS_2_SUM_RESULT[1].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[2] <= N_PLUS_2_SUM_RESULT[2].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[3] <= N_PLUS_2_SUM_RESULT[3].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[4] <= N_PLUS_2_SUM_RESULT[4].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[5] <= N_PLUS_2_SUM_RESULT[5].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[6] <= N_PLUS_2_SUM_RESULT[6].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[7] <= N_PLUS_2_SUM_RESULT[7].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[8] <= N_PLUS_2_SUM_RESULT[8].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[9] <= N_PLUS_2_SUM_RESULT[9].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[10] <= N_PLUS_2_SUM_RESULT[10].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[11] <= N_PLUS_2_SUM_RESULT[11].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[12] <= N_PLUS_2_SUM_RESULT[12].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[13] <= N_PLUS_2_SUM_RESULT[13].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[14] <= N_PLUS_2_SUM_RESULT[14].DB_MAX_OUTPUT_PORT_TYPE
SUM_RESULT[15] <= N_PLUS_2_SUM_RESULT[15].DB_MAX_OUTPUT_PORT_TYPE


|FBCV_Testing_V1|FBCV_Project_V1:inst|FBCV_ALU_Decoder:FBCV_ALU_DECODER
FBC_Th_Value[0] => Equal2.IN11
FBC_Th_Value[0] => Equal0.IN31
FBC_Th_Value[0] => Equal1.IN51
FBC_Th_Value[1] => Equal2.IN10
FBC_Th_Value[1] => Equal0.IN30
FBC_Th_Value[1] => Equal1.IN30
FBC_Th_Value[2] => Equal2.IN9
FBC_Th_Value[2] => Equal0.IN29
FBC_Th_Value[2] => Equal1.IN29
FBC_Th_Value[3] => Equal2.IN8
FBC_Th_Value[3] => Equal0.IN28
FBC_Th_Value[3] => Equal1.IN28
FBC_Th_Value[4] => Equal2.IN7
FBC_Th_Value[4] => Equal0.IN27
FBC_Th_Value[4] => Equal1.IN27
FBC_Th_Value[5] => Equal2.IN6
FBC_Th_Value[5] => Equal0.IN26
FBC_Th_Value[5] => Equal1.IN26
FBC_Th_Value[6] => Equal2.IN5
FBC_Th_Value[6] => Equal0.IN25
FBC_Th_Value[6] => Equal1.IN25
FBC_Th_Value[7] => Equal2.IN4
FBC_Th_Value[7] => Equal0.IN24
FBC_Th_Value[7] => Equal1.IN24
FBC_Th_Value[8] => Equal2.IN3
FBC_Th_Value[8] => Equal0.IN23
FBC_Th_Value[8] => Equal1.IN23
FBC_Th_Value[9] => Equal2.IN2
FBC_Th_Value[9] => Equal0.IN22
FBC_Th_Value[9] => Equal1.IN22
FBC_Th_Value[10] => Equal2.IN1
FBC_Th_Value[10] => Equal0.IN21
FBC_Th_Value[10] => Equal1.IN21
FBC_Th_Value[11] => Equal2.IN0
FBC_Th_Value[11] => Equal0.IN20
FBC_Th_Value[11] => Equal1.IN20
PC_Out[0] => Equal2.IN23
PC_Out[0] => Add0.IN24
PC_Out[0] => FBCV_RAM_Addr_A[0].DATAIN
PC_Out[0] => Equal3.IN30
PC_Out[0] => Equal4.IN31
PC_Out[0] => Equal5.IN51
PC_Out[1] => Add0.IN23
PC_Out[1] => Add1.IN22
PC_Out[1] => Equal4.IN30
PC_Out[1] => Equal5.IN30
PC_Out[2] => Add0.IN22
PC_Out[2] => Add1.IN21
PC_Out[2] => Equal4.IN29
PC_Out[2] => Equal5.IN29
PC_Out[3] => Add0.IN21
PC_Out[3] => Add1.IN20
PC_Out[3] => Equal4.IN28
PC_Out[3] => Equal5.IN28
PC_Out[4] => Add0.IN20
PC_Out[4] => Add1.IN19
PC_Out[4] => Equal4.IN27
PC_Out[4] => Equal5.IN27
PC_Out[5] => Add0.IN19
PC_Out[5] => Add1.IN18
PC_Out[5] => Equal4.IN26
PC_Out[5] => Equal5.IN26
PC_Out[6] => Add0.IN18
PC_Out[6] => Add1.IN17
PC_Out[6] => Equal4.IN25
PC_Out[6] => Equal5.IN25
PC_Out[7] => Add0.IN17
PC_Out[7] => Add1.IN16
PC_Out[7] => Equal4.IN24
PC_Out[7] => Equal5.IN24
PC_Out[8] => Add0.IN16
PC_Out[8] => Add1.IN15
PC_Out[8] => Equal4.IN23
PC_Out[8] => Equal5.IN23
PC_Out[9] => Add0.IN15
PC_Out[9] => Add1.IN14
PC_Out[9] => Equal4.IN22
PC_Out[9] => Equal5.IN22
PC_Out[10] => Add0.IN14
PC_Out[10] => Add1.IN13
PC_Out[10] => Equal4.IN21
PC_Out[10] => Equal5.IN21
PC_Out[11] => Add0.IN13
PC_Out[11] => Add1.IN12
PC_Out[11] => Equal4.IN20
PC_Out[11] => Equal5.IN20
N_PlusEq_Cal_Out[0] => FBCV_Temp[0].DATAA
N_PlusEq_Cal_Out[0] => FBCV_RAM_Data_A[0].DATAIN
N_PlusEq_Cal_Out[1] => FBCV_Temp[1].DATAA
N_PlusEq_Cal_Out[1] => FBCV_RAM_Data_A[1].DATAIN
N_PlusEq_Cal_Out[2] => FBCV_Temp[2].DATAA
N_PlusEq_Cal_Out[2] => FBCV_RAM_Data_A[2].DATAIN
N_PlusEq_Cal_Out[3] => FBCV_Temp[3].DATAA
N_PlusEq_Cal_Out[3] => FBCV_RAM_Data_A[3].DATAIN
N_PlusEq_Cal_Out[4] => FBCV_Temp[4].DATAA
N_PlusEq_Cal_Out[4] => FBCV_RAM_Data_A[4].DATAIN
N_PlusEq_Cal_Out[5] => FBCV_Temp[5].DATAA
N_PlusEq_Cal_Out[5] => FBCV_RAM_Data_A[5].DATAIN
N_PlusEq_Cal_Out[6] => FBCV_Temp[6].DATAA
N_PlusEq_Cal_Out[6] => FBCV_RAM_Data_A[6].DATAIN
N_PlusEq_Cal_Out[7] => FBCV_Temp[7].DATAA
N_PlusEq_Cal_Out[7] => FBCV_RAM_Data_A[7].DATAIN
N_PlusEq_Cal_Out[8] => FBCV_Temp[8].DATAA
N_PlusEq_Cal_Out[8] => FBCV_RAM_Data_A[8].DATAIN
N_PlusEq_Cal_Out[9] => FBCV_Temp[9].DATAA
N_PlusEq_Cal_Out[9] => FBCV_RAM_Data_A[9].DATAIN
N_PlusEq_Cal_Out[10] => FBCV_Temp[10].DATAA
N_PlusEq_Cal_Out[10] => FBCV_RAM_Data_A[10].DATAIN
N_PlusEq_Cal_Out[11] => FBCV_Temp[11].DATAA
N_PlusEq_Cal_Out[11] => FBCV_RAM_Data_A[11].DATAIN
N_PlusEq_Cal_Out[12] => FBCV_Temp[12].DATAA
N_PlusEq_Cal_Out[12] => FBCV_RAM_Data_A[12].DATAIN
N_PlusEq_Cal_Out[13] => FBCV_Temp[13].DATAA
N_PlusEq_Cal_Out[13] => FBCV_RAM_Data_A[13].DATAIN
N_PlusEq_Cal_Out[14] => FBCV_Temp[14].DATAA
N_PlusEq_Cal_Out[14] => FBCV_RAM_Data_A[14].DATAIN
N_PlusEq_Cal_Out[15] => FBCV_Temp[15].DATAA
N_PlusEq_Cal_Out[15] => FBCV_RAM_Data_A[15].DATAIN
Fib_Check => comb.IN1
Fib_Check => FBCV_Pc_Cnt_En.IN1
Fib_Check => FBC_State.IN1
Fetch => ~NO_FANOUT~
Exec1 => comb.IN0
Exec2 => comb.IN1
FBCV_Reg[0] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[1] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[2] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[3] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[4] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[5] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[6] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[7] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[8] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[9] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[10] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[11] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[12] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[13] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[14] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg[15] <= FBCV_Reg.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Reg_En <= comb.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_A_Wren <= comb.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[0] <= N_PlusEq_Cal_Out[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[1] <= N_PlusEq_Cal_Out[1].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[2] <= N_PlusEq_Cal_Out[2].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[3] <= N_PlusEq_Cal_Out[3].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[4] <= N_PlusEq_Cal_Out[4].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[5] <= N_PlusEq_Cal_Out[5].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[6] <= N_PlusEq_Cal_Out[6].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[7] <= N_PlusEq_Cal_Out[7].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[8] <= N_PlusEq_Cal_Out[8].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[9] <= N_PlusEq_Cal_Out[9].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[10] <= N_PlusEq_Cal_Out[10].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[11] <= N_PlusEq_Cal_Out[11].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[12] <= N_PlusEq_Cal_Out[12].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[13] <= N_PlusEq_Cal_Out[13].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[14] <= N_PlusEq_Cal_Out[14].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Data_A[15] <= N_PlusEq_Cal_Out[15].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[0] <= PC_Out[0].DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_A[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_RAM_Addr_B[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Pc_Cnt_En <= FBCV_Pc_Cnt_En.DB_MAX_OUTPUT_PORT_TYPE
FBCV_Pc_Reset <= comb.DB_MAX_OUTPUT_PORT_TYPE
MUX_LS <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
MUX_RS <= MUX_RS.DB_MAX_OUTPUT_PORT_TYPE
FBC_State <= FBC_State.DB_MAX_OUTPUT_PORT_TYPE


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_ADD_SUB:ALU
dataa[0] => add_sub_dlb:auto_generated.dataa[0]
dataa[1] => add_sub_dlb:auto_generated.dataa[1]
dataa[2] => add_sub_dlb:auto_generated.dataa[2]
dataa[3] => add_sub_dlb:auto_generated.dataa[3]
dataa[4] => add_sub_dlb:auto_generated.dataa[4]
dataa[5] => add_sub_dlb:auto_generated.dataa[5]
dataa[6] => add_sub_dlb:auto_generated.dataa[6]
dataa[7] => add_sub_dlb:auto_generated.dataa[7]
dataa[8] => add_sub_dlb:auto_generated.dataa[8]
dataa[9] => add_sub_dlb:auto_generated.dataa[9]
dataa[10] => add_sub_dlb:auto_generated.dataa[10]
dataa[11] => add_sub_dlb:auto_generated.dataa[11]
dataa[12] => add_sub_dlb:auto_generated.dataa[12]
dataa[13] => add_sub_dlb:auto_generated.dataa[13]
dataa[14] => add_sub_dlb:auto_generated.dataa[14]
dataa[15] => add_sub_dlb:auto_generated.dataa[15]
datab[0] => add_sub_dlb:auto_generated.datab[0]
datab[1] => add_sub_dlb:auto_generated.datab[1]
datab[2] => add_sub_dlb:auto_generated.datab[2]
datab[3] => add_sub_dlb:auto_generated.datab[3]
datab[4] => add_sub_dlb:auto_generated.datab[4]
datab[5] => add_sub_dlb:auto_generated.datab[5]
datab[6] => add_sub_dlb:auto_generated.datab[6]
datab[7] => add_sub_dlb:auto_generated.datab[7]
datab[8] => add_sub_dlb:auto_generated.datab[8]
datab[9] => add_sub_dlb:auto_generated.datab[9]
datab[10] => add_sub_dlb:auto_generated.datab[10]
datab[11] => add_sub_dlb:auto_generated.datab[11]
datab[12] => add_sub_dlb:auto_generated.datab[12]
datab[13] => add_sub_dlb:auto_generated.datab[13]
datab[14] => add_sub_dlb:auto_generated.datab[14]
datab[15] => add_sub_dlb:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_dlb:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dlb:auto_generated.result[0]
result[1] <= add_sub_dlb:auto_generated.result[1]
result[2] <= add_sub_dlb:auto_generated.result[2]
result[3] <= add_sub_dlb:auto_generated.result[3]
result[4] <= add_sub_dlb:auto_generated.result[4]
result[5] <= add_sub_dlb:auto_generated.result[5]
result[6] <= add_sub_dlb:auto_generated.result[6]
result[7] <= add_sub_dlb:auto_generated.result[7]
result[8] <= add_sub_dlb:auto_generated.result[8]
result[9] <= add_sub_dlb:auto_generated.result[9]
result[10] <= add_sub_dlb:auto_generated.result[10]
result[11] <= add_sub_dlb:auto_generated.result[11]
result[12] <= add_sub_dlb:auto_generated.result[12]
result[13] <= add_sub_dlb:auto_generated.result[13]
result[14] <= add_sub_dlb:auto_generated.result[14]
result[15] <= add_sub_dlb:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_ADD_SUB:ALU|add_sub_dlb:auto_generated
add_sub => ~NO_FANOUT~
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|FBCV_Testing_V1|FBCV_Project_V1:inst|BUSMUX:MUX_LS
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|FBCV_Testing_V1|FBCV_Project_V1:inst|BUSMUX:MUX_LS|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|FBCV_Testing_V1|FBCV_Project_V1:inst|BUSMUX:MUX_LS|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_FF:PREV_SUM
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
data[15] => dffs[15].DATAIN
data[15] => dffs[15].ADATA
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => dffs[15].SLOAD
sload => dffs[14].SLOAD
sload => dffs[13].SLOAD
sload => dffs[12].SLOAD
sload => dffs[11].SLOAD
sload => dffs[10].SLOAD
sload => dffs[9].SLOAD
sload => dffs[8].SLOAD
sload => dffs[7].SLOAD
sload => dffs[6].SLOAD
sload => dffs[5].SLOAD
sload => dffs[4].SLOAD
sload => dffs[3].SLOAD
sload => dffs[2].SLOAD
sload => dffs[1].SLOAD
sload => dffs[0].SLOAD
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_CONSTANT:Unit
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|FBCV_Testing_V1|FBCV_Project_V1:inst|BUSMUX:MUX_RS
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|FBCV_Testing_V1|FBCV_Project_V1:inst|BUSMUX:MUX_RS|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|FBCV_Testing_V1|FBCV_Project_V1:inst|BUSMUX:MUX_RS|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FBCV_Testing_V1|FBCV_Project_V1:inst|FBCV_RAM:inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|FBCV_Testing_V1|FBCV_Project_V1:inst|FBCV_RAM:inst|altsyncram:altsyncram_component
wren_a => altsyncram_jfo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jfo1:auto_generated.data_a[0]
data_a[1] => altsyncram_jfo1:auto_generated.data_a[1]
data_a[2] => altsyncram_jfo1:auto_generated.data_a[2]
data_a[3] => altsyncram_jfo1:auto_generated.data_a[3]
data_a[4] => altsyncram_jfo1:auto_generated.data_a[4]
data_a[5] => altsyncram_jfo1:auto_generated.data_a[5]
data_a[6] => altsyncram_jfo1:auto_generated.data_a[6]
data_a[7] => altsyncram_jfo1:auto_generated.data_a[7]
data_a[8] => altsyncram_jfo1:auto_generated.data_a[8]
data_a[9] => altsyncram_jfo1:auto_generated.data_a[9]
data_a[10] => altsyncram_jfo1:auto_generated.data_a[10]
data_a[11] => altsyncram_jfo1:auto_generated.data_a[11]
data_a[12] => altsyncram_jfo1:auto_generated.data_a[12]
data_a[13] => altsyncram_jfo1:auto_generated.data_a[13]
data_a[14] => altsyncram_jfo1:auto_generated.data_a[14]
data_a[15] => altsyncram_jfo1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_jfo1:auto_generated.address_a[0]
address_a[1] => altsyncram_jfo1:auto_generated.address_a[1]
address_a[2] => altsyncram_jfo1:auto_generated.address_a[2]
address_a[3] => altsyncram_jfo1:auto_generated.address_a[3]
address_a[4] => altsyncram_jfo1:auto_generated.address_a[4]
address_a[5] => altsyncram_jfo1:auto_generated.address_a[5]
address_a[6] => altsyncram_jfo1:auto_generated.address_a[6]
address_a[7] => altsyncram_jfo1:auto_generated.address_a[7]
address_a[8] => altsyncram_jfo1:auto_generated.address_a[8]
address_a[9] => altsyncram_jfo1:auto_generated.address_a[9]
address_a[10] => altsyncram_jfo1:auto_generated.address_a[10]
address_a[11] => altsyncram_jfo1:auto_generated.address_a[11]
address_b[0] => altsyncram_jfo1:auto_generated.address_b[0]
address_b[1] => altsyncram_jfo1:auto_generated.address_b[1]
address_b[2] => altsyncram_jfo1:auto_generated.address_b[2]
address_b[3] => altsyncram_jfo1:auto_generated.address_b[3]
address_b[4] => altsyncram_jfo1:auto_generated.address_b[4]
address_b[5] => altsyncram_jfo1:auto_generated.address_b[5]
address_b[6] => altsyncram_jfo1:auto_generated.address_b[6]
address_b[7] => altsyncram_jfo1:auto_generated.address_b[7]
address_b[8] => altsyncram_jfo1:auto_generated.address_b[8]
address_b[9] => altsyncram_jfo1:auto_generated.address_b[9]
address_b[10] => altsyncram_jfo1:auto_generated.address_b[10]
address_b[11] => altsyncram_jfo1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jfo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_jfo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jfo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jfo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jfo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jfo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jfo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jfo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jfo1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jfo1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jfo1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jfo1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jfo1:auto_generated.q_b[11]
q_b[12] <= altsyncram_jfo1:auto_generated.q_b[12]
q_b[13] <= altsyncram_jfo1:auto_generated.q_b[13]
q_b[14] <= altsyncram_jfo1:auto_generated.q_b[14]
q_b[15] <= altsyncram_jfo1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FBCV_Testing_V1|FBCV_Project_V1:inst|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_CONSTANT:Base
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_COUNTER:PC
clock => cntr_enh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_enh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_enh:auto_generated.sload
data[0] => cntr_enh:auto_generated.data[0]
data[1] => cntr_enh:auto_generated.data[1]
data[2] => cntr_enh:auto_generated.data[2]
data[3] => cntr_enh:auto_generated.data[3]
data[4] => cntr_enh:auto_generated.data[4]
data[5] => cntr_enh:auto_generated.data[5]
data[6] => cntr_enh:auto_generated.data[6]
data[7] => cntr_enh:auto_generated.data[7]
data[8] => cntr_enh:auto_generated.data[8]
data[9] => cntr_enh:auto_generated.data[9]
data[10] => cntr_enh:auto_generated.data[10]
data[11] => cntr_enh:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_enh:auto_generated.q[0]
q[1] <= cntr_enh:auto_generated.q[1]
q[2] <= cntr_enh:auto_generated.q[2]
q[3] <= cntr_enh:auto_generated.q[3]
q[4] <= cntr_enh:auto_generated.q[4]
q[5] <= cntr_enh:auto_generated.q[5]
q[6] <= cntr_enh:auto_generated.q[6]
q[7] <= cntr_enh:auto_generated.q[7]
q[8] <= cntr_enh:auto_generated.q[8]
q[9] <= cntr_enh:auto_generated.q[9]
q[10] <= cntr_enh:auto_generated.q[10]
q[11] <= cntr_enh:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_COUNTER:PC|cntr_enh:auto_generated
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1


|FBCV_Testing_V1|FBCV_Project_V1:inst|LPM_CONSTANT:Reset
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>


|FBCV_Testing_V1|FBCV_Project_StateMachine_V1:inst1
EXEC1 <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => ThreeBitRegister:inst2.CLK
EXTRA => FBCV_COMBLOGSTATE_VERILOG:inst3.extra
FBCV_STATE => FBCV_COMBLOGSTATE_VERILOG:inst3.FBCV_State
EXEC2 <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
FETCH <= COMBLOGFETCH:inst.out


|FBCV_Testing_V1|FBCV_Project_StateMachine_V1:inst1|ThreeBitRegister:inst2
Q[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst.CLK
CLK => inst2.CLK
CLK => inst3.CLK
S[0] => inst3.DATAIN
S[1] => inst2.DATAIN
S[2] => inst.DATAIN


|FBCV_Testing_V1|FBCV_Project_StateMachine_V1:inst1|FBCV_COMBLOGSTATE_VERILOG:inst3
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN1
in[0] => out.IN0
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[1] => out.IN1
in[2] => out.IN0
in[2] => out.IN0
in[2] => out.IN1
in[2] => out.IN1
extra => out.IN1
extra => out.IN0
FBCV_State => out.IN1
FBCV_State => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= <GND>


|FBCV_Testing_V1|FBCV_Project_StateMachine_V1:inst1|COMBLOGFETCH:inst
in[0] => out.IN0
in[1] => out.IN1
in[2] => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


