@I [HLS-0] Workspace /home/harri001/Lab1_8bits/poly_proj/solution_poly opened at Mon Mar 23 19:42:07 SGT 2015
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.01Total elapsed time: 0.348 sec.
@I [HLS-100] Command "set_part virtex7 "
@I [HLS-100] Command "add_library xilinx/virtex7/virtex7:xc7v585t:ffg1761:-2 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.351 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 0.352 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.352 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.352 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.353 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.353 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.353 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.353 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.353 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.353 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.354 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.355 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.355 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.357 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.357 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.357 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.357 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.357 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.357 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.357 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0Total elapsed time: 0.358 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.359 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.359 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.360 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.364 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 0.369 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.06Total elapsed time: 0.429 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.429 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.438 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.438 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.441 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 0.445 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.1Total elapsed time: 0.445 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.446 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.1Total elapsed time: 0.446 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.1Total elapsed time: 0.446 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.446 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.446 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 0.446 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.1Total elapsed time: 0.446 sec.
@I [HLS-100] Command "add_library xilinx/virtex7/virtex7_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 0.447 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 0Total elapsed time: 0.447 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 0.447 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7_fpv6 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx_fpv6.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.447 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.448 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.01Total elapsed time: 0.454 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.454 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 0.454 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.01Total elapsed time: 0.455 sec.
@I [HLS-10] Setting target device to 'xc7v585tffg1761-2'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.11Total elapsed time: 0.455 sec.
@I [HLS-100] Command "create_clock -period 10 "
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0Total elapsed time: 0.455 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0Total elapsed time: 0.455 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'lab1.c' ... 
@0 [HLS-0] Analyzing design file 'lab1.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc" -hls    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "lab1.c"  -o "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.00.o"

@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "lab1.c"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 0.485 sec.
@I [HLS-0] Marker-Pragma convertor: /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.0.c /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.0.c.ap-line.c /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2013.4/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2013.4/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2013.4/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2013.4/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2013.4/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2013.4/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2013.4/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.7.0.v20120127-1122.jar:/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.7.0.v20120127-1122.jar:/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.7.0.v20120127-1122.jar:/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.0.c.ap-line.c"  -m "poly" -o "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.0.c.ap-cdt.c" -c --ad --pc --pp --directive /home/harri001/Lab1_8bits/poly_proj/solution_poly/solution_poly.directive --source /home/harri001/Lab1_8bits/lab1.c --error /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db --funcunit "AddSub AddSubnS Mul MulnS Mul2S Mul3S Mul4S Mul5S Mul6S DivnS AddSub_DSP FDiv FSqrt DDiv DSqrt DRecip DRSqrt FAddSub_nodsp FAddSub_fulldsp FMul_nodsp FMul_meddsp FMul_fulldsp FMul_maxdsp FRSqrt_nodsp FRSqrt_fulldsp FRecip_nodsp FRecip_fulldsp FLog_nodsp FLog_meddsp FLog_fulldsp FExp_nodsp FExp_meddsp FExp_fulldsp DAddSub_nodsp DAddSub_fulldsp DMul_nodsp DMul_meddsp DMul_fulldsp DMul_maxdsp DLog_nodsp DLog_meddsp DLog_fulldsp DExp_nodsp DExp_meddsp DExp_fulldsp" --ce --tcl /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db --lp --ca --gf --nk --df --pd --p2d /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db --sd --scff /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/.systemc_flag

@I [HLS-0] Marker-Pragma convertor: /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pp.0.c.ap-cdt.c /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pragma.0.c /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.68 sec.
@I [HLS-0] CDT processor time: 0 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pragma.1.c"     -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D "__asm__(...)="  -o "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pragma.2.c"

@I [HLS-0] exec clang -gcc-toolchain /opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc -hls -fno-exceptions  -D__llvm__  -w  "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.pragma.2.c"    -D "__asm__(...)=" -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2013.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.g.bc"
@I [HLS-10] Importing test bench file 'tb.c' ... 
@0 [HLS-0] Importing test bench file 'tb.c' ... 
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.103 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2013.4/lnx64/lib -lm_basic -o "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/lab1.g.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2013.4/lnx64/lib -lm_basic -o "/home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 1.145 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top poly  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -mem2reg -instcombine -dce   -gvn -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -promote-dbg-pointer  -norm-name   /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.0.bc -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg  -instcombine -dce -inst-simplify  -directive-preproc -mem2reg -dse -dce  -globaldce    /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.1.bc -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   -interface-gen -constprop -dse -dce  /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.2.prechk.bc -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.g.1.bc to /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls  -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce  -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -data-pack -instcombine -dce   -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -array-burst -dce  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -array-transform-check  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce -auto-par -array-partition -instcombine -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce  -array-reshape -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -directive-preproc -mem2reg -dse -dce  -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -instcombine -simplifycfg -dce -loop-simplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -funstream-prep -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce      -group-axi-access  -simplifycfg -dce -loop-delete  -norm-name  /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.1.bc -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.1.tmp.bc -f
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -indvars -loop-bound  -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.1.tmp.bc -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -promote-global-argument  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify -doublePtrElim  -dce -doublePtrSimplify -promote-dbg-pointer -dce  -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -directive-preproc -inst-simplify -dce  -interface-gen -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -loop-simplify -phi-opt -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.2.bc -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 0.08Total elapsed time: 1.252 sec.
@I [HLS-111] Elapsed time: 0.39 seconds; current memory usage: 46.1 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 0.09Total elapsed time: 1.252 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'poly' ...
@0 [HLS-0] Synthesizing 'poly' ...
@I [HLS-100] Command "ap_set_top_model poly "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 1.252 sec.
@I [HLS-100] Command "get_model_list poly -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 1.252 sec.
@I [HLS-100] Command "preproc_iomode -model poly "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0Total elapsed time: 1.252 sec.
@I [HLS-100] Command "get_model_list poly -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 1.253 sec.
@I [HLS-0] Model list for configure: poly
@I [HLS-0] Configuring Module : poly ...
@I [HLS-100] Command "set_default_model poly "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 1.253 sec.
@I [HLS-100] Command "apply_spec_resource_limit poly "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 1.253 sec.
@I [HLS-0] Model list for preprocess: poly
@I [HLS-0] Preprocessing Module: poly ...
@I [HLS-100] Command "set_default_model poly "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 1.253 sec.
@I [HLS-100] Command "cdfg_preprocess -model poly "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.01Total elapsed time: 1.253 sec.
@I [HLS-100] Command "rtl_gen_preprocess poly "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 1.254 sec.
@I [HLS-0] Model list for synthesis: poly
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'poly' 
@0 [HLS-0] -- Scheduling module 'poly' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model poly "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 1.254 sec.
@I [HLS-100] Command "schedule -model poly "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.02Total elapsed time: 1.265 sec.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 46.3 MB.
@I [HLS-100] Command "report -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 1.267 sec.
@I [HLS-100] Command "db_write -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 1.268 sec.
@I [HLS-0] Finish scheduling poly.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'poly' 
@0 [HLS-0] -- Exploring micro-architecture for module 'poly' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model poly "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 1.269 sec.
@I [HLS-100] Command "bind -model poly "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=poly
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0Total elapsed time: 1.270 sec.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 46.3 MB.
@I [HLS-100] Command "report -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 1.272 sec.
@I [HLS-100] Command "db_write -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 1.273 sec.
@I [HLS-0] Finish binding poly.
@I [HLS-100] Command "get_model_list poly -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 1.273 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess poly "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0Total elapsed time: 1.273 sec.
@I [HLS-0] Model list for RTL generation: poly
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'poly' 
@0 [HLS-0] -- Generating RTL for module 'poly' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model poly -vendor xilinx -mg_file /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'poly/x' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'poly/y' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'poly' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'poly'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.01Total elapsed time: 1.277 sec.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 46.4 MB.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.277 sec.
@I [HLS-100] Command "gen_rtl poly -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/syn/systemc/poly -synmodules poly "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 1.278 sec.
@I [HLS-100] Command "gen_rtl poly -istop -style xilinx -f -lang vhdl -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/syn/vhdl/poly "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 1.279 sec.
@I [HLS-100] Command "gen_rtl poly -istop -style xilinx -f -lang vlog -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/syn/verilog/poly "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0Total elapsed time: 1.279 sec.
@I [HLS-100] Command "export_constraint_db -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0Total elapsed time: 1.280 sec.
@I [HLS-100] Command "report -model poly -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 1.281 sec.
@I [HLS-100] Command "gen_tb_info poly -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly -p /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0Total elapsed time: 1.281 sec.
@I [HLS-100] Command "report -model poly -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/syn/report/poly_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 1.282 sec.
@I [HLS-100] Command "report -model poly -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/syn/report/poly_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0Total elapsed time: 1.283 sec.
@I [HLS-100] Command "report -model poly -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.01Total elapsed time: 1.285 sec.
@I [HLS-100] Command "db_write -model poly -o /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0Total elapsed time: 1.286 sec.
@I [HLS-100] Command "sc_get_clocks poly "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 1.288 sec.
@I [HLS-100] Command "sc_get_portdomain poly "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 1.288 sec.
@I [HLS-0] Model list for RTL component generation: poly
@I [HLS-0] Handling components in module [poly] ... 
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.289 sec.
@I [HLS-0] Append model poly
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: poly
@I [HLS-0] To file: write model poly
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0Total elapsed time: 1.289 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.290 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.291 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.291 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.291 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.292 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.292 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.292 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.293 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.293 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.294 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.299 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.303 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.06Total elapsed time: 1.363 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.363 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.377 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 1.377 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.378 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 1.378 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 1.378 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.379 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.379 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.379 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.380 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.compgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.380 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'poly'.
@I [WVHDL-304] Generating RTL VHDL for 'poly'.
@I [WVLOG-307] Generating RTL Verilog for 'poly'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 0.13Total elapsed time: 1.380 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 0.22Total elapsed time: 1.380 sec.
@I [HLS-100] Command "cosim_design -rtl verilog -tool modelsim -trace_level all "
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.383 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.385 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.386 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.386 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.386 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.386 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.386 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.387 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.387 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.388 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.389 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.393 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.397 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.06Total elapsed time: 1.457 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.457 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.471 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.08Total elapsed time: 1.471 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.471 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.09Total elapsed time: 1.472 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.09Total elapsed time: 1.472 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/virtex7/virtex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2013.4/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.472 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.472 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.473 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.473 sec.
@I [SIM-47] Using Modelsim for RTL simulation.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.474 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.475 sec.
@I [SIM-14] Instrumenting C test bench ...
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.476 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.476 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.476 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 1.477 sec.
@I [HLS-0] Marker-Pragma convertor: /home/harri001/Lab1_8bits/poly_proj/solution_poly/./sim/autowrap/testbench/tb.c_pre.c /home/harri001/Lab1_8bits/poly_proj/solution_poly/./sim/autowrap/testbench/tb.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
@I [HLS-0] Marker-Pragma convertor: ./sim/autowrap/testbench/tb.c_pre.c.tb.c.line ./sim/autowrap/testbench/tb.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
@I [HLS-0] Marker-Pragma convertor: /home/harri001/Lab1_8bits/poly_proj/solution_poly/./sim/autowrap/testbench/lab1.c_pre.c /home/harri001/Lab1_8bits/poly_proj/solution_poly/./sim/autowrap/testbench/lab1.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
@I [HLS-0] Marker-Pragma convertor: ./sim/autowrap/testbench/lab1.c_pre.c.tb.c.line ./sim/autowrap/testbench/lab1.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.204 sec.
@I [HLS-100] Command "source .run_sim.tcl "
@I [SIM-302] Generating test vectors ... 
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.725 sec.
@I [SIM-333] Generating C post check test bench ...
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.727 sec.
@I [SIM-12] Generating RTL test bench ...
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.730 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.730 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.731 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.731 sec.
@I [HLS-100] Command "source ../tv/cdatafile/ref.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.731 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.731 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.731 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.735 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.736 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.736 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.736 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.736 sec.
@I [HLS-100] Command "source ../tv/cdatafile/ref.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.736 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.736 sec.
@I [HLS-100] Command "source /home/harri001/Lab1_8bits/poly_proj/solution_poly/.autopilot/db/poly.tbgen.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.736 sec.
@I [HLS-100] Command "source .run_sim.tcl "
@I [HLS-100] Command "source check_sim.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.745 sec.
@I [HLS-100] Command "source .sim.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 3.746 sec.
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting Modelsim ...
@I [SIM-316] Starting C post checking ...
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 4.567 sec.
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [HLS-100] Command 'cosim_design' returned 0; elapsed 0.19Total elapsed time: 4.574 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0Total elapsed time: 4.575 sec.
