{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708309595542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708309595542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 23:26:35 2024 " "Processing started: Sun Feb 18 23:26:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708309595542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309595542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309595542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708309595980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708309595981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605058 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "d_mem.v(29) " "Verilog HDL warning at d_mem.v(29): extended using \"x\" or \"z\"" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708309605059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/jump.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "modulos/jump.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/jump.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "modulos/sign_extend.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/sign_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "modulos/control/ula_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/ula_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/pc_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/pc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ctrl " "Found entity 1: PC_ctrl" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605069 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jr_ctrl.v(19) " "Verilog HDL warning at jr_ctrl.v(19): extended using \"x\" or \"z\"" {  } { { "modulos/control/jr_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/jr_ctrl.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708309605070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/jr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/jr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_ctrl " "Found entity 1: jr_ctrl" {  } { { "modulos/control/jr_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/jr_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605071 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 control.v(55) " "Verilog HDL Expression warning at control.v(55): truncated literal to match 2 bits" {  } { { "modulos/control/control.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1708309605072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "modulos/control/control.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "modulos/components/mux_32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_5 " "Found entity 1: mux_32_5" {  } { { "modulos/components/mux_32_5.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_src.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "modulos/components/mux_src.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_src.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_5_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_5_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_regdst " "Found entity 1: mux_5_regdst" {  } { { "modulos/components/mux_5_regdst.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_5_regdst.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/somador32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/somador32.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador32 " "Found entity 1: somador32" {  } { { "modulos/components/somador32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/somador32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch branch mips_top_level.v(14) " "Verilog HDL Declaration information at mips_top_level.v(14): object \"Branch\" differs only in case from object \"branch\" in the same scope" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708309605081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mips_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mips_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top_level " "Found entity 1: mips_top_level" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309605081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc mips_top_level.v(33) " "Verilog HDL Implicit Net warning at mips_top_level.v(33): created implicit net for \"pc\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605082 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_to_ula_2 mips_top_level.v(74) " "Verilog HDL Implicit Net warning at mips_top_level.v(74): created implicit net for \"output_to_ula_2\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_top_level " "Elaborating entity \"mips_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708309605113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:mips_control " "Elaborating entity \"control\" for hierarchy \"control:mips_control\"" {  } { { "modulos/mips_top_level.v" "mips_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:current_instruction " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:current_instruction\"" {  } { { "modulos/mips_top_level.v" "current_instruction" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605133 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 i_mem.v(20) " "Verilog HDL warning at i_mem.v(20): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1708309605135 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.data_a 0 i_mem.v(16) " "Net \"rom_mem.data_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708309605136 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.waddr_a 0 i_mem.v(16) " "Net \"rom_mem.waddr_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708309605136 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.we_a 0 i_mem.v(16) " "Net \"rom_mem.we_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708309605136 "|mips_top_level|i_mem:current_instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_regdst mux_5_regdst:imem_reg_mux " "Elaborating entity \"mux_5_regdst\" for hierarchy \"mux_5_regdst:imem_reg_mux\"" {  } { { "modulos/mips_top_level.v" "imem_reg_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:write_data__reg_mux " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:write_data__reg_mux\"" {  } { { "modulos/mips_top_level.v" "write_data__reg_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:mips_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:mips_regfile\"" {  } { { "modulos/mips_top_level.v" "mips_regfile" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605139 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(26) " "Verilog HDL Always Construct warning at regfile.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708309605147 "|mips_top_level|regfile:mips_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:mips_ula_control " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:mips_ula_control\"" {  } { { "modulos/mips_top_level.v" "mips_ula_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:mips_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:mips_sign_extend\"" {  } { { "modulos/mips_top_level.v" "mips_sign_extend" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:mips_ula " "Elaborating entity \"ula\" for hierarchy \"ula:mips_ula\"" {  } { { "modulos/mips_top_level.v" "mips_ula" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605149 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(36) " "Verilog HDL warning at ula.v(36): converting signed shift amount to unsigned" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 36 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1708309605150 "|mips_top_level|ula:mips_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_counter " "Elaborating entity \"pc\" for hierarchy \"pc:pc_counter\"" {  } { { "modulos/mips_top_level.v" "pc_counter" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:mips_d_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:mips_d_mem\"" {  } { { "modulos/mips_top_level.v" "mips_d_mem" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador32 somador32:branch " "Elaborating entity \"somador32\" for hierarchy \"somador32:branch\"" {  } { { "modulos/mips_top_level.v" "branch" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump jump:mips_jump " "Elaborating entity \"jump\" for hierarchy \"jump:mips_jump\"" {  } { { "modulos/mips_top_level.v" "mips_jump" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jr_ctrl jr_ctrl:mips_jr_control " "Elaborating entity \"jr_ctrl\" for hierarchy \"jr_ctrl:mips_jr_control\"" {  } { { "modulos/mips_top_level.v" "mips_jr_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ctrl PC_ctrl:pc_control " "Elaborating entity \"PC_ctrl\" for hierarchy \"PC_ctrl:pc_control\"" {  } { { "modulos/mips_top_level.v" "pc_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605161 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PC_ctrl.v(14) " "Verilog HDL Case Statement warning at PC_ctrl.v(14): incomplete case statement has no default case item" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1708309605162 "|mips_top_level|PC_ctrl:pc_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Source PC_ctrl.v(14) " "Verilog HDL Always Construct warning at PC_ctrl.v(14): inferring latch(es) for variable \"Source\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708309605162 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Source\[0\] PC_ctrl.v(14) " "Inferred latch for \"Source\[0\]\" at PC_ctrl.v(14)" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605162 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Source\[1\] PC_ctrl.v(14) " "Inferred latch for \"Source\[1\]\" at PC_ctrl.v(14)" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605163 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Source\[2\] PC_ctrl.v(14) " "Inferred latch for \"Source\[2\]\" at PC_ctrl.v(14)" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605163 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_5 mux_32_5:pc_mux " "Elaborating entity \"mux_32_5\" for hierarchy \"mux_32_5:pc_mux\"" {  } { { "modulos/mips_top_level.v" "pc_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309605164 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605256 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708309605256 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605259 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708309605259 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605262 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708309605262 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605265 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708309605265 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUOp\[3\] " "Net \"ALUOp\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ALUOp\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUOp\[2\] " "Net \"ALUOp\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ALUOp\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUOp\[1\] " "Net \"ALUOp\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ALUOp\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[31\] " "Net \"ReadData1\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[30\] " "Net \"ReadData1\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[29\] " "Net \"ReadData1\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[28\] " "Net \"ReadData1\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[27\] " "Net \"ReadData1\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[26\] " "Net \"ReadData1\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[25\] " "Net \"ReadData1\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[24\] " "Net \"ReadData1\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[23\] " "Net \"ReadData1\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[22\] " "Net \"ReadData1\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[21\] " "Net \"ReadData1\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[20\] " "Net \"ReadData1\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[19\] " "Net \"ReadData1\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[18\] " "Net \"ReadData1\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[17\] " "Net \"ReadData1\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[16\] " "Net \"ReadData1\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[15\] " "Net \"ReadData1\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[14\] " "Net \"ReadData1\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[13\] " "Net \"ReadData1\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[12\] " "Net \"ReadData1\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[11\] " "Net \"ReadData1\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[10\] " "Net \"ReadData1\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[9\] " "Net \"ReadData1\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[8\] " "Net \"ReadData1\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[7\] " "Net \"ReadData1\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[6\] " "Net \"ReadData1\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[5\] " "Net \"ReadData1\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[4\] " "Net \"ReadData1\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[3\] " "Net \"ReadData1\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[2\] " "Net \"ReadData1\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[1\] " "Net \"ReadData1\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData1\[0\] " "Net \"ReadData1\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData1\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[31\] " "Net \"ReadData2\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[30\] " "Net \"ReadData2\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[29\] " "Net \"ReadData2\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[28\] " "Net \"ReadData2\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[27\] " "Net \"ReadData2\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[26\] " "Net \"ReadData2\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[25\] " "Net \"ReadData2\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[24\] " "Net \"ReadData2\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[23\] " "Net \"ReadData2\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[22\] " "Net \"ReadData2\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[21\] " "Net \"ReadData2\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[20\] " "Net \"ReadData2\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[19\] " "Net \"ReadData2\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[18\] " "Net \"ReadData2\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[17\] " "Net \"ReadData2\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[16\] " "Net \"ReadData2\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[15\] " "Net \"ReadData2\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[14\] " "Net \"ReadData2\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[13\] " "Net \"ReadData2\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[12\] " "Net \"ReadData2\[12\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[11\] " "Net \"ReadData2\[11\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[10\] " "Net \"ReadData2\[10\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[9\] " "Net \"ReadData2\[9\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[8\] " "Net \"ReadData2\[8\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[7\] " "Net \"ReadData2\[7\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[6\] " "Net \"ReadData2\[6\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[5\] " "Net \"ReadData2\[5\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[4\] " "Net \"ReadData2\[4\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[3\] " "Net \"ReadData2\[3\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[2\] " "Net \"ReadData2\[2\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[1\] " "Net \"ReadData2\[1\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData2\[0\] " "Net \"ReadData2\[0\]\" is missing source, defaulting to GND" {  } { { "modulos/mips_top_level.v" "ReadData2\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708309605268 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708309605268 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[31\] nextPC\[31\] " "Net \"nextPC\[31\]\", which fans out to \"nextPC\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[31\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[31\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[31\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[30\] nextPC\[30\] " "Net \"nextPC\[30\]\", which fans out to \"nextPC\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[30\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[30\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[30\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[29\] nextPC\[29\] " "Net \"nextPC\[29\]\", which fans out to \"nextPC\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[29\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[29\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[29\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[28\] nextPC\[28\] " "Net \"nextPC\[28\]\", which fans out to \"nextPC\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[28\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[28\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[28\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[27\] nextPC\[27\] " "Net \"nextPC\[27\]\", which fans out to \"nextPC\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[27\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[27\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[27\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[26\] nextPC\[26\] " "Net \"nextPC\[26\]\", which fans out to \"nextPC\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[26\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[26\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[26\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[25\] nextPC\[25\] " "Net \"nextPC\[25\]\", which fans out to \"nextPC\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[25\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[25\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[25\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[24\] nextPC\[24\] " "Net \"nextPC\[24\]\", which fans out to \"nextPC\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[24\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[24\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605359 ""}  } { { "modulos/mips_top_level.v" "nextPC\[24\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[23\] nextPC\[23\] " "Net \"nextPC\[23\]\", which fans out to \"nextPC\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[23\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[23\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[23\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[22\] nextPC\[22\] " "Net \"nextPC\[22\]\", which fans out to \"nextPC\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[22\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[22\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[22\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[21\] nextPC\[21\] " "Net \"nextPC\[21\]\", which fans out to \"nextPC\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[21\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[21\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[21\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[20\] nextPC\[20\] " "Net \"nextPC\[20\]\", which fans out to \"nextPC\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[20\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[20\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[20\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[19\] nextPC\[19\] " "Net \"nextPC\[19\]\", which fans out to \"nextPC\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[19\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[19\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[19\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[18\] nextPC\[18\] " "Net \"nextPC\[18\]\", which fans out to \"nextPC\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[18\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[18\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[18\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[17\] nextPC\[17\] " "Net \"nextPC\[17\]\", which fans out to \"nextPC\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[17\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[17\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[17\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[16\] nextPC\[16\] " "Net \"nextPC\[16\]\", which fans out to \"nextPC\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[16\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[16\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[16\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[15\] nextPC\[15\] " "Net \"nextPC\[15\]\", which fans out to \"nextPC\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[15\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[15\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[15\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[14\] nextPC\[14\] " "Net \"nextPC\[14\]\", which fans out to \"nextPC\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[14\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[14\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[14\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[13\] nextPC\[13\] " "Net \"nextPC\[13\]\", which fans out to \"nextPC\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[13\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[13\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[13\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[12\] nextPC\[12\] " "Net \"nextPC\[12\]\", which fans out to \"nextPC\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[12\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[12\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[12\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[11\] nextPC\[11\] " "Net \"nextPC\[11\]\", which fans out to \"nextPC\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[11\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[11\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605360 ""}  } { { "modulos/mips_top_level.v" "nextPC\[11\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[10\] nextPC\[10\] " "Net \"nextPC\[10\]\", which fans out to \"nextPC\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[10\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[10\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[10\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[9\] nextPC\[9\] " "Net \"nextPC\[9\]\", which fans out to \"nextPC\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[9\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[9\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[9\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[8\] nextPC\[8\] " "Net \"nextPC\[8\]\", which fans out to \"nextPC\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[8\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[8\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[8\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[7\] nextPC\[7\] " "Net \"nextPC\[7\]\", which fans out to \"nextPC\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[7\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[7\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[7\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[6\] nextPC\[6\] " "Net \"nextPC\[6\]\", which fans out to \"nextPC\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[6\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[6\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[6\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[5\] nextPC\[5\] " "Net \"nextPC\[5\]\", which fans out to \"nextPC\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[5\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[5\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[5\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[4\] nextPC\[4\] " "Net \"nextPC\[4\]\", which fans out to \"nextPC\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[4\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[4\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[4\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[3\] nextPC\[3\] " "Net \"nextPC\[3\]\", which fans out to \"nextPC\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[3\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[3\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[3\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[2\] nextPC\[2\] " "Net \"nextPC\[2\]\", which fans out to \"nextPC\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[2\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[2\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Add0 " "Net is fed by \"Add0\"" {  } { { "modulos/mips_top_level.v" "Add0" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 85 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[2\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[1\] nextPC\[1\] " "Net \"nextPC\[1\]\", which fans out to \"nextPC\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pc:pc_counter\|current_pc\[1\] " "Net is fed by \"pc:pc_counter\|current_pc\[1\]\"" {  } { { "modulos/pc.v" "current_pc\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[1\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[1\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[1\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "nextPC\[0\] nextPC\[0\] " "Net \"nextPC\[0\]\", which fans out to \"nextPC\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "pc:pc_counter\|current_pc\[0\] " "Net is fed by \"pc:pc_counter\|current_pc\[0\]\"" {  } { { "modulos/pc.v" "current_pc\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mux_32_5:pc_mux\|Y\[0\] " "Net is fed by \"mux_32_5:pc_mux\|Y\[0\]\"" {  } { { "modulos/components/mux_32_5.v" "Y\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "nextPC\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "PCOp\[0\] PC_ctrl:pc_control\|PCOp\[0\] " "Net \"PCOp\[0\]\", which fans out to \"PC_ctrl:pc_control\|PCOp\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "control:mips_control\|isSigned " "Net is fed by \"control:mips_control\|isSigned\"" {  } { { "modulos/control/control.v" "isSigned" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "jr_ctrl:mips_jr_control\|PCOp\[0\] " "Net is fed by \"jr_ctrl:mips_jr_control\|PCOp\[0\]\"" {  } { { "modulos/control/jr_ctrl.v" "PCOp\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/jr_ctrl.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1708309605361 ""}  } { { "modulos/mips_top_level.v" "PCOp\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 15 -1 0 } } { "modulos/control/PC_ctrl.v" "PCOp\[0\]" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 9 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1708309605361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708309605363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg " "Generated suppressed messages file C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 99 s 341 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 99 errors, 341 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708309605469 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 18 23:26:45 2024 " "Processing ended: Sun Feb 18 23:26:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708309605469 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708309605469 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708309605469 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309605469 ""}
