Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date             : Tue Oct 06 00:17:28 2015
| Host             : E6430_KF running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.805 |
| Dynamic (W)              | 1.671 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.2  |
| Junction Temperature (C) | 45.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        6 |       --- |             --- |
| Slice Logic              |     0.002 |     2307 |       --- |             --- |
|   LUT as Logic           |     0.001 |      673 |     17600 |            3.82 |
|   Register               |    <0.001 |     1059 |     35200 |            3.01 |
|   CARRY4                 |    <0.001 |       12 |      4400 |            0.27 |
|   LUT as Distributed RAM |    <0.001 |       16 |      6000 |            0.27 |
|   LUT as Shift Register  |    <0.001 |       66 |      6000 |            1.10 |
|   Others                 |     0.000 |      280 |       --- |             --- |
| Signals                  |     0.002 |     1565 |       --- |             --- |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        5 |       100 |            5.00 |
| PS7                      |     1.555 |        1 |       --- |             --- |
| Static Power             |     0.134 |          |           |                 |
| Total                    |     1.805 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.018 |       0.010 |      0.007 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1     |            10.0 |
| clkfbout_design_1_clk_wiz_0_1 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1     |             8.0 |
| sys_clock                     | sys_clock                                                   |             8.0 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                          |     1.671 |
|   design_1_i                                                                              |     1.671 |
|     axi_quad_spi_0                                                                        |     0.005 |
|       U0                                                                                  |     0.005 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                          |     0.004 |
|           CONTROL_REG_I                                                                   |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                     |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                      |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                        |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                       |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                     |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                   |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                                    |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                 |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                                          |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |    <0.001 |
|               inst_fifo_gen                                                               |    <0.001 |
|                 gconvfifo.rf                                                              |    <0.001 |
|                   grf.rf                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                       gr1.rfwft                                                           |    <0.001 |
|                       gras.rsts                                                           |    <0.001 |
|                       rpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                       gwas.wsts                                                           |    <0.001 |
|                       wpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                       gdm.dm                                                              |    <0.001 |
|                         RAM_reg_0_15_0_5                                                  |    <0.001 |
|                         RAM_reg_0_15_6_7                                                  |    <0.001 |
|                     rstblk                                                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                                          |     0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                |     0.001 |
|               inst_fifo_gen                                                               |     0.001 |
|                 gconvfifo.rf                                                              |     0.001 |
|                   grf.rf                                                                  |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                          |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                       gr1.rfwft                                                           |    <0.001 |
|                       gras.rsts                                                           |    <0.001 |
|                       rpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                       gwas.wsts                                                           |    <0.001 |
|                       wpntr                                                               |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                       gdm.dm                                                              |    <0.001 |
|                         RAM_reg_0_15_0_5                                                  |    <0.001 |
|                         RAM_reg_0_15_6_7                                                  |    <0.001 |
|                     rstblk                                                                |    <0.001 |
|           INTERRUPT_CONTROL_I                                                             |    <0.001 |
|           LOGIC_FOR_MD_0_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                   |    <0.001 |
|           LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                 |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                                     |    <0.001 |
|           SOFT_RESET_I                                                                    |    <0.001 |
|           STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                    |    <0.001 |
|     clk_wiz_0                                                                             |     0.107 |
|       inst                                                                                |     0.107 |
|     processing_system7_0                                                                  |     1.556 |
|       inst                                                                                |     1.556 |
|     processing_system7_0_axi_periph                                                       |     0.004 |
|       s00_couplers                                                                        |     0.004 |
|         auto_pc                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.004 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |     0.002 |
|                 rd_data_fifo_0                                                            |     0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|     rst_processing_system7_0_100M                                                         |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|   spi_rtl_io0_iobuf                                                                       |    <0.001 |
|   spi_rtl_io1_iobuf                                                                       |     0.000 |
|   spi_rtl_ss_iobuf_0                                                                      |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


