Analysis & Synthesis report for CLOCK
Mon May 02 11:57:14 2005
Version 4.2 Build 157 12/07/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Multiplexer Restructuring Statistics (Restructuring Performed)
  5. WYSIWYG Cells
  6. General Register Statistics
  7. State Machine - |clock|clock_sm:inst1|present_state
  8. Hierarchy
  9. Analysis & Synthesis Resource Utilization by Entity
 10. Analysis & Synthesis Equations
 11. Analysis & Synthesis Source Files Read
 12. Analysis & Synthesis Resource Usage Summary
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon May 02 11:57:14 2005   ;
; Quartus II Version          ; 4.2 Build 157 12/07/2004 SJ Web Edition ;
; Revision Name               ; CLOCK                                   ;
; Top-level Entity Name       ; clock                                   ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 132                                     ;
; Total pins                  ; 17                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                        ;
+--------------------------------------------------------------------+-----------------+---------------+
; Option                                                             ; Setting         ; Default Value ;
+--------------------------------------------------------------------+-----------------+---------------+
; Device                                                             ; EPM1270T144C5ES ;               ;
; Family name                                                        ; MAX II          ; Stratix       ;
; Use smart compilation                                              ; Normal          ; Normal        ;
; Restructure Multiplexers                                           ; Auto            ; Auto          ;
; Create Debugging Nodes for IP Cores                                ; off             ; off           ;
; Preserve fewer node names                                          ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                          ; Off             ; Off           ;
; Verilog Version                                                    ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                       ; VHDL93          ; VHDL93        ;
; Top-level entity name                                              ; CLOCK           ; CLOCK         ;
; State Machine Processing                                           ; Auto            ; Auto          ;
; Extract Verilog State Machines                                     ; On              ; On            ;
; Extract VHDL State Machines                                        ; On              ; On            ;
; NOT Gate Push-Back                                                 ; On              ; On            ;
; Power-Up Don't Care                                                ; On              ; On            ;
; Remove Redundant Logic Cells                                       ; Off             ; Off           ;
; Remove Duplicate Registers                                         ; On              ; On            ;
; Ignore CARRY Buffers                                               ; Off             ; Off           ;
; Ignore CASCADE Buffers                                             ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                              ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                          ; Off             ; Off           ;
; Ignore LCELL Buffers                                               ; Off             ; Off           ;
; Ignore SOFT Buffers                                                ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                                     ; Off             ; Off           ;
; Optimization Technique -- MAX II                                   ; Balanced        ; Balanced      ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70              ; 70            ;
; Auto Carry Chains                                                  ; On              ; On            ;
; Auto Open-Drain Pins                                               ; On              ; On            ;
; Remove Duplicate Logic                                             ; On              ; On            ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off             ; Off           ;
; Perform gate-level register retiming                               ; Off             ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On              ; On            ;
; Allows Synchronous Control Signal Usage in Normal Mode Logic Cells ; On              ; On            ;
; Auto RAM Block Balancing                                           ; On              ; On            ;
; Auto Resource Sharing                                              ; Off             ; Off           ;
; Enable M512 Memory Blocks                                          ; On              ; On            ;
+--------------------------------------------------------------------+-----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |clock|bin2seg0_scan:inst6|bin[3]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |clock|clock_sm:inst1|cnt_sec_one[0] ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |clock|clock_sm:inst1|cnt_sec_ten[0] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |clock|clock_sm:inst1|cnt_min_one[0] ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |clock|clock_sm:inst1|cnt_min_ten[1] ;
; 2:1                ; 2 bits    ; 2 LEs         ; 2 LEs                ; 0 LEs                  ; No         ; |clock|clock_sm:inst1|next_state~0   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+--------------------------------------------------------+-------+
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 40    ;
; Number of synthesis-generated cells                    ; 92    ;
; Number of WYSIWYG LUTs                                 ; 40    ;
; Number of synthesis-generated LUTs                     ; 84    ;
; Number of WYSIWYG registers                            ; 40    ;
; Number of synthesis-generated registers                ; 39    ;
; Number of cells with combinational logic only          ; 53    ;
; Number of cells with registers only                    ; 8     ;
; Number of cells with combinational logic and registers ; 71    ;
+--------------------------------------------------------+-------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 79    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Output Enable      ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clock|clock_sm:inst1|present_state                                                                                                                                ;
+----------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+
; Name                 ; present_state.set_d4 ; present_state.set_d3 ; present_state.set_d2 ; present_state.set_d1 ; present_state.start ; present_state.pause ; present_state.reset ;
+----------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+
; present_state.reset  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ;
; present_state.pause  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 1                   ;
; present_state.start  ; 0                    ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 1                   ;
; present_state.set_d1 ; 0                    ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 1                   ;
; present_state.set_d2 ; 0                    ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 1                   ;
; present_state.set_d3 ; 0                    ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ;
; present_state.set_d4 ; 1                    ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ;
+----------------------+----------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+


+-----------+
; Hierarchy ;
+-----------+
clock
 |-- clk_gen:inst
      |-- lpm_counter:cnt_rtl_0
           |-- cntr_b67:auto_generated
 |-- clock_sm:inst1
      |-- lpm_counter:cnt_min_one_rtl_2
           |-- cntr_np7:auto_generated
      |-- lpm_counter:cnt_min_ten_rtl_4
           |-- cntr_np7:auto_generated
      |-- lpm_counter:cnt_sec_one_rtl_1
           |-- cntr_np7:auto_generated
      |-- lpm_counter:cnt_sec_ten_rtl_3
           |-- cntr_np7:auto_generated
 |-- bin2seg0_scan:inst6


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+---------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------------------------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                         ;
+---------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------------------------------+
; |clock                                ; 132 (1)     ; 79           ; 0          ; 17   ; 0            ; 53 (1)       ; 8 (0)             ; 71 (0)           ; 40 (0)          ; |clock                                                                      ;
;    |bin2seg0_scan:inst6|              ; 22 (22)     ; 10           ; 0          ; 0    ; 0            ; 12 (12)      ; 2 (2)             ; 8 (8)            ; 0 (0)           ; |clock|bin2seg0_scan:inst6                                                  ;
;    |clk_gen:inst|                     ; 32 (8)      ; 24           ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; |clock|clk_gen:inst                                                         ;
;       |lpm_counter:cnt_rtl_0|         ; 24 (0)      ; 24           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; |clock|clk_gen:inst|lpm_counter:cnt_rtl_0                                   ;
;          |cntr_b67:auto_generated|    ; 24 (24)     ; 24           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 24 (24)         ; |clock|clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated           ;
;    |clock_sm:inst1|                   ; 77 (61)     ; 45           ; 0          ; 0    ; 0            ; 32 (32)      ; 6 (6)             ; 39 (23)          ; 16 (0)          ; |clock|clock_sm:inst1                                                       ;
;       |lpm_counter:cnt_min_one_rtl_2| ; 4 (0)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clock|clock_sm:inst1|lpm_counter:cnt_min_one_rtl_2                         ;
;          |cntr_np7:auto_generated|    ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clock|clock_sm:inst1|lpm_counter:cnt_min_one_rtl_2|cntr_np7:auto_generated ;
;       |lpm_counter:cnt_min_ten_rtl_4| ; 4 (0)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clock|clock_sm:inst1|lpm_counter:cnt_min_ten_rtl_4                         ;
;          |cntr_np7:auto_generated|    ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clock|clock_sm:inst1|lpm_counter:cnt_min_ten_rtl_4|cntr_np7:auto_generated ;
;       |lpm_counter:cnt_sec_one_rtl_1| ; 4 (0)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clock|clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1                         ;
;          |cntr_np7:auto_generated|    ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clock|clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated ;
;       |lpm_counter:cnt_sec_ten_rtl_3| ; 4 (0)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |clock|clock_sm:inst1|lpm_counter:cnt_sec_ten_rtl_3                         ;
;          |cntr_np7:auto_generated|    ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |clock|clock_sm:inst1|lpm_counter:cnt_sec_ten_rtl_3|cntr_np7:auto_generated ;
+---------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+-----------------------------------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/CLOCK.map.eqn.


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+-----------------------------------------------------------------------+
; bin2seg0_scan.vhd                ; yes             ; D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd ;
; clk_gen.vhd                      ; yes             ; D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clk_gen.vhd       ;
; clock.bdf                        ; yes             ; D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf         ;
; clock_sm.vhd                     ; yes             ; D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd      ;
; lpm_counter.tdf                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf           ;
; lpm_constant.inc                 ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_constant.inc          ;
; lpm_decode.inc                   ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_decode.inc            ;
; lpm_add_sub.inc                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.inc           ;
; cmpconst.inc                     ; yes             ; c:/altera/quartus42/libraries/megafunctions/cmpconst.inc              ;
; lpm_compare.inc                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_compare.inc           ;
; lpm_counter.inc                  ; yes             ; c:/altera/quartus42/libraries/megafunctions/lpm_counter.inc           ;
; dffeea.inc                       ; yes             ; c:/altera/quartus42/libraries/megafunctions/dffeea.inc                ;
; alt_synch_counter.inc            ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.inc     ;
; alt_synch_counter_f.inc          ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_synch_counter_f.inc   ;
; alt_counter_f10ke.inc            ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_counter_f10ke.inc     ;
; alt_counter_stratix.inc          ; yes             ; c:/altera/quartus42/libraries/megafunctions/alt_counter_stratix.inc   ;
; aglobal42.inc                    ; yes             ; c:/altera/quartus42/libraries/megafunctions/aglobal42.inc             ;
; db/cntr_b67.tdf                  ; yes             ; D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_b67.tdf   ;
; db/cntr_np7.tdf                  ; yes             ; D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_np7.tdf   ;
+----------------------------------+-----------------+-----------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Logic cells                       ; 132     ;
; Total combinational functions     ; 124     ;
; Total 4-input functions           ; 60      ;
; Total 3-input functions           ; 8       ;
; Total 2-input functions           ; 16      ;
; Total 1-input functions           ; 40      ;
; Total 0-input functions           ; 0       ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 79      ;
; Total logic cells in carry chains ; 40      ;
; I/O pins                          ; 17      ;
; Maximum fan-out node              ; clk     ;
; Maximum fan-out                   ; 69      ;
; Total fan-out                     ; 553     ;
; Average fan-out                   ; 3.71    ;
+-----------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition
    Info: Processing started: Mon May 02 11:57:08 2005
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off CLOCK -c CLOCK
Info: Found 2 design units, including 1 entities, in source file bin2seg0_scan.vhd
    Info: Found design unit 1: bin2seg0_scan-arch
    Info: Found entity 1: bin2seg0_scan
Info: Found 2 design units, including 1 entities, in source file clk_gen.vhd
    Info: Found design unit 1: clk_gen-a
    Info: Found entity 1: clk_gen
Info: Found 1 design units, including 1 entities, in source file clock.bdf
    Info: Found entity 1: clock
Info: Found 2 design units, including 1 entities, in source file clock_sm.vhd
    Info: Found design unit 1: clock_sm-arch
    Info: Found entity 1: clock_sm
Info: VHDL Case Statement information at bin2seg0_scan.vhd(44): OTHERS choice is never selected
Warning: VHDL Process Statement warning at clk_gen.vhd(19): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(40): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(41): signal "sw3_d2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(44): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(45): signal "sw3_d2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(46): signal "sw1" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(49): signal "sw3_d2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(50): signal "sw4" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(51): signal "sw1" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(54): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(55): signal "sw3_d2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(58): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(59): signal "sw3_d2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(62): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(63): signal "sw3_d2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(66): signal "sw2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning: VHDL Process Statement warning at clock_sm.vhd(67): signal "sw3_d2" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: State machine "|clock|clock_sm:inst1|present_state" contains 7 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine "|clock|clock_sm:inst1|present_state"
Info: Encoding result for state machine "|clock|clock_sm:inst1|present_state"
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit "clock_sm:inst1|present_state.set_d4"
        Info: Encoded state bit "clock_sm:inst1|present_state.set_d3"
        Info: Encoded state bit "clock_sm:inst1|present_state.set_d2"
        Info: Encoded state bit "clock_sm:inst1|present_state.set_d1"
        Info: Encoded state bit "clock_sm:inst1|present_state.start"
        Info: Encoded state bit "clock_sm:inst1|present_state.pause"
        Info: Encoded state bit "clock_sm:inst1|present_state.reset"
    Info: State "|clock|clock_sm:inst1|present_state.reset" uses code string "0000000"
    Info: State "|clock|clock_sm:inst1|present_state.pause" uses code string "0000011"
    Info: State "|clock|clock_sm:inst1|present_state.start" uses code string "0000101"
    Info: State "|clock|clock_sm:inst1|present_state.set_d1" uses code string "0001001"
    Info: State "|clock|clock_sm:inst1|present_state.set_d2" uses code string "0010001"
    Info: State "|clock|clock_sm:inst1|present_state.set_d3" uses code string "0100001"
    Info: State "|clock|clock_sm:inst1|present_state.set_d4" uses code string "1000001"
Info: Inferred 5 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=24) from the following logic: "clk_gen:inst|cnt[0]~24"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "clock_sm:inst1|cnt_sec_one[0]~20"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "clock_sm:inst1|cnt_min_one[0]~29"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "clock_sm:inst1|cnt_sec_ten[0]~24"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "clock_sm:inst1|cnt_min_ten[0]~34"
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file db/cntr_b67.tdf
    Info: Found entity 1: cntr_b67
Info: Found 1 design units, including 1 entities, in source file db/cntr_np7.tdf
    Info: Found entity 1: cntr_np7
Info: Implemented 149 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 12 output pins
    Info: Implemented 132 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Processing ended: Mon May 02 11:57:14 2005
    Info: Elapsed time: 00:00:06


