PPA Report for IVMU_MaskedPriority_Pipelined.v (Module: IVMU_MaskedPriority_Pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 7
IO Count: 10
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 954.20 MHz
Reg-to-Reg Critical Path Delay: 0.918 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
