{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:48:09 2011 " "Info: Processing started: Sun Nov 27 16:48:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off key_test -c key_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key_test -c key_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 168 0 168 184 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "key_scan:inst\|cnt\[19\] " "Info: Detected ripple clock \"key_scan:inst\|cnt\[19\]\" as buffer" {  } { { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_scan:inst\|cnt\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_scan:inst\|row_val\[3\] register key_scan:inst\|key_val\[4\] 126.29 MHz 7.918 ns Internal " "Info: Clock \"clk\" has Internal fmax of 126.29 MHz between source register \"key_scan:inst\|row_val\[3\]\" and destination register \"key_scan:inst\|key_val\[4\]\" (period= 7.918 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.209 ns + Longest register register " "Info: + Longest register to register delay is 7.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_scan:inst\|row_val\[3\] 1 REG LC_X5_Y2_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N2; Fanout = 8; REG Node = 'key_scan:inst\|row_val\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_scan:inst|row_val[3] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.740 ns) 2.876 ns key_scan:inst\|WideOr6~717 2 COMB LC_X4_Y2_N0 1 " "Info: 2: + IC(2.136 ns) + CELL(0.740 ns) = 2.876 ns; Loc. = LC_X4_Y2_N0; Fanout = 1; COMB Node = 'key_scan:inst\|WideOr6~717'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { key_scan:inst|row_val[3] key_scan:inst|WideOr6~717 } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.914 ns) 5.646 ns key_scan:inst\|WideOr6~718 3 COMB LC_X5_Y3_N4 1 " "Info: 3: + IC(1.856 ns) + CELL(0.914 ns) = 5.646 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'key_scan:inst\|WideOr6~718'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { key_scan:inst|WideOr6~717 key_scan:inst|WideOr6~718 } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.804 ns) 7.209 ns key_scan:inst\|key_val\[4\] 4 REG LC_X5_Y3_N5 5 " "Info: 4: + IC(0.759 ns) + CELL(0.804 ns) = 7.209 ns; Loc. = LC_X5_Y3_N5; Fanout = 5; REG Node = 'key_scan:inst\|key_val\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { key_scan:inst|WideOr6~718 key_scan:inst|key_val[4] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 34.10 % ) " "Info: Total cell delay = 2.458 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 65.90 % ) " "Info: Total interconnect delay = 4.751 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.209 ns" { key_scan:inst|row_val[3] key_scan:inst|WideOr6~717 key_scan:inst|WideOr6~718 key_scan:inst|key_val[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.209 ns" { key_scan:inst|row_val[3] {} key_scan:inst|WideOr6~717 {} key_scan:inst|WideOr6~718 {} key_scan:inst|key_val[4] {} } { 0.000ns 2.136ns 1.856ns 0.759ns } { 0.000ns 0.740ns 0.914ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.055 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 11.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.432 ns) + CELL(1.294 ns) 6.858 ns key_scan:inst\|cnt\[19\] 2 REG LC_X4_Y3_N9 23 " "Info: 2: + IC(4.432 ns) + CELL(1.294 ns) = 6.858 ns; Loc. = LC_X4_Y3_N9; Fanout = 23; REG Node = 'key_scan:inst\|cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { clk key_scan:inst|cnt[19] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.279 ns) + CELL(0.918 ns) 11.055 ns key_scan:inst\|key_val\[4\] 3 REG LC_X5_Y3_N5 5 " "Info: 3: + IC(3.279 ns) + CELL(0.918 ns) = 11.055 ns; Loc. = LC_X5_Y3_N5; Fanout = 5; REG Node = 'key_scan:inst\|key_val\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { key_scan:inst|cnt[19] key_scan:inst|key_val[4] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.25 % ) " "Info: Total cell delay = 3.344 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 69.75 % ) " "Info: Total interconnect delay = 7.711 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|key_val[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|key_val[4] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.055 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.432 ns) + CELL(1.294 ns) 6.858 ns key_scan:inst\|cnt\[19\] 2 REG LC_X4_Y3_N9 23 " "Info: 2: + IC(4.432 ns) + CELL(1.294 ns) = 6.858 ns; Loc. = LC_X4_Y3_N9; Fanout = 23; REG Node = 'key_scan:inst\|cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { clk key_scan:inst|cnt[19] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.279 ns) + CELL(0.918 ns) 11.055 ns key_scan:inst\|row_val\[3\] 3 REG LC_X5_Y2_N2 8 " "Info: 3: + IC(3.279 ns) + CELL(0.918 ns) = 11.055 ns; Loc. = LC_X5_Y2_N2; Fanout = 8; REG Node = 'key_scan:inst\|row_val\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { key_scan:inst|cnt[19] key_scan:inst|row_val[3] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.25 % ) " "Info: Total cell delay = 3.344 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 69.75 % ) " "Info: Total interconnect delay = 7.711 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|row_val[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|row_val[3] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|key_val[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|key_val[4] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|row_val[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|row_val[3] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.209 ns" { key_scan:inst|row_val[3] key_scan:inst|WideOr6~717 key_scan:inst|WideOr6~718 key_scan:inst|key_val[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.209 ns" { key_scan:inst|row_val[3] {} key_scan:inst|WideOr6~717 {} key_scan:inst|WideOr6~718 {} key_scan:inst|key_val[4] {} } { 0.000ns 2.136ns 1.856ns 0.759ns } { 0.000ns 0.740ns 0.914ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|key_val[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|key_val[4] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|row_val[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|row_val[3] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "key_scan:inst\|col\[3\] KEY_H\[2\] clk 0.372 ns register " "Info: tsu for register \"key_scan:inst\|col\[3\]\" (data pin = \"KEY_H\[2\]\", clock pin = \"clk\") is 0.372 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.094 ns + Longest pin register " "Info: + Longest pin to register delay is 11.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEY_H\[2\] 1 PIN PIN_7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_7; Fanout = 2; PIN Node = 'KEY_H\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_H[2] } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 200 0 168 216 "KEY_H\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.604 ns) + CELL(0.914 ns) 6.650 ns key_scan:inst\|Equal0~67 2 COMB LC_X4_Y2_N5 13 " "Info: 2: + IC(4.604 ns) + CELL(0.914 ns) = 6.650 ns; Loc. = LC_X4_Y2_N5; Fanout = 13; COMB Node = 'key_scan:inst\|Equal0~67'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { KEY_H[2] key_scan:inst|Equal0~67 } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.511 ns) 7.962 ns key_scan:inst\|row_val\[0\]~48 3 COMB LC_X4_Y2_N4 4 " "Info: 3: + IC(0.801 ns) + CELL(0.511 ns) = 7.962 ns; Loc. = LC_X4_Y2_N4; Fanout = 4; COMB Node = 'key_scan:inst\|row_val\[0\]~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { key_scan:inst|Equal0~67 key_scan:inst|row_val[0]~48 } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.328 ns) + CELL(0.804 ns) 11.094 ns key_scan:inst\|col\[3\] 4 REG LC_X6_Y1_N6 3 " "Info: 4: + IC(2.328 ns) + CELL(0.804 ns) = 11.094 ns; Loc. = LC_X6_Y1_N6; Fanout = 3; REG Node = 'key_scan:inst\|col\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { key_scan:inst|row_val[0]~48 key_scan:inst|col[3] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.361 ns ( 30.30 % ) " "Info: Total cell delay = 3.361 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.733 ns ( 69.70 % ) " "Info: Total interconnect delay = 7.733 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.094 ns" { KEY_H[2] key_scan:inst|Equal0~67 key_scan:inst|row_val[0]~48 key_scan:inst|col[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.094 ns" { KEY_H[2] {} KEY_H[2]~combout {} key_scan:inst|Equal0~67 {} key_scan:inst|row_val[0]~48 {} key_scan:inst|col[3] {} } { 0.000ns 0.000ns 4.604ns 0.801ns 2.328ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.055 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 11.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.432 ns) + CELL(1.294 ns) 6.858 ns key_scan:inst\|cnt\[19\] 2 REG LC_X4_Y3_N9 23 " "Info: 2: + IC(4.432 ns) + CELL(1.294 ns) = 6.858 ns; Loc. = LC_X4_Y3_N9; Fanout = 23; REG Node = 'key_scan:inst\|cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { clk key_scan:inst|cnt[19] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.279 ns) + CELL(0.918 ns) 11.055 ns key_scan:inst\|col\[3\] 3 REG LC_X6_Y1_N6 3 " "Info: 3: + IC(3.279 ns) + CELL(0.918 ns) = 11.055 ns; Loc. = LC_X6_Y1_N6; Fanout = 3; REG Node = 'key_scan:inst\|col\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { key_scan:inst|cnt[19] key_scan:inst|col[3] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.25 % ) " "Info: Total cell delay = 3.344 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 69.75 % ) " "Info: Total interconnect delay = 7.711 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|col[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|col[3] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.094 ns" { KEY_H[2] key_scan:inst|Equal0~67 key_scan:inst|row_val[0]~48 key_scan:inst|col[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.094 ns" { KEY_H[2] {} KEY_H[2]~combout {} key_scan:inst|Equal0~67 {} key_scan:inst|row_val[0]~48 {} key_scan:inst|col[3] {} } { 0.000ns 0.000ns 4.604ns 0.801ns 2.328ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|col[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|col[3] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HC_SI key_scan:inst\|key_val\[0\] 23.351 ns register " "Info: tco from clock \"clk\" to destination pin \"HC_SI\" through register \"key_scan:inst\|key_val\[0\]\" is 23.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.055 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.432 ns) + CELL(1.294 ns) 6.858 ns key_scan:inst\|cnt\[19\] 2 REG LC_X4_Y3_N9 23 " "Info: 2: + IC(4.432 ns) + CELL(1.294 ns) = 6.858 ns; Loc. = LC_X4_Y3_N9; Fanout = 23; REG Node = 'key_scan:inst\|cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { clk key_scan:inst|cnt[19] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.279 ns) + CELL(0.918 ns) 11.055 ns key_scan:inst\|key_val\[0\] 3 REG LC_X6_Y2_N5 8 " "Info: 3: + IC(3.279 ns) + CELL(0.918 ns) = 11.055 ns; Loc. = LC_X6_Y2_N5; Fanout = 8; REG Node = 'key_scan:inst\|key_val\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { key_scan:inst|cnt[19] key_scan:inst|key_val[0] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.25 % ) " "Info: Total cell delay = 3.344 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 69.75 % ) " "Info: Total interconnect delay = 7.711 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|key_val[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|key_val[0] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.920 ns + Longest register pin " "Info: + Longest register to pin delay is 11.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_scan:inst\|key_val\[0\] 1 REG LC_X6_Y2_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N5; Fanout = 8; REG Node = 'key_scan:inst\|key_val\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_scan:inst|key_val[0] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.740 ns) 2.690 ns hc164_driver:inst1\|WideOr4~22 2 COMB LC_X6_Y2_N2 1 " "Info: 2: + IC(1.950 ns) + CELL(0.740 ns) = 2.690 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr4~22'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { key_scan:inst|key_val[0] hc164_driver:inst1|WideOr4~22 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.200 ns) 3.599 ns hc164_driver:inst1\|WideOr4~23 3 COMB LC_X6_Y2_N1 1 " "Info: 3: + IC(0.709 ns) + CELL(0.200 ns) = 3.599 ns; Loc. = LC_X6_Y2_N1; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr4~23'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { hc164_driver:inst1|WideOr4~22 hc164_driver:inst1|WideOr4~23 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.511 ns) 5.291 ns hc164_driver:inst1\|Mux5~134 4 COMB LC_X7_Y2_N9 1 " "Info: 4: + IC(1.181 ns) + CELL(0.511 ns) = 5.291 ns; Loc. = LC_X7_Y2_N9; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~134'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { hc164_driver:inst1|WideOr4~23 hc164_driver:inst1|Mux5~134 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.740 ns) 6.739 ns hc164_driver:inst1\|Mux5~135 5 COMB LC_X7_Y2_N5 1 " "Info: 5: + IC(0.708 ns) + CELL(0.740 ns) = 6.739 ns; Loc. = LC_X7_Y2_N5; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { hc164_driver:inst1|Mux5~134 hc164_driver:inst1|Mux5~135 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.244 ns hc164_driver:inst1\|Mux5~136 6 COMB LC_X7_Y2_N6 1 " "Info: 6: + IC(0.305 ns) + CELL(0.200 ns) = 7.244 ns; Loc. = LC_X7_Y2_N6; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~136'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { hc164_driver:inst1|Mux5~135 hc164_driver:inst1|Mux5~136 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(2.322 ns) 11.920 ns HC_SI 7 PIN PIN_26 0 " "Info: 7: + IC(2.354 ns) + CELL(2.322 ns) = 11.920 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { hc164_driver:inst1|Mux5~136 HC_SI } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 312 464 640 328 "HC_SI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.713 ns ( 39.54 % ) " "Info: Total cell delay = 4.713 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.207 ns ( 60.46 % ) " "Info: Total interconnect delay = 7.207 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.920 ns" { key_scan:inst|key_val[0] hc164_driver:inst1|WideOr4~22 hc164_driver:inst1|WideOr4~23 hc164_driver:inst1|Mux5~134 hc164_driver:inst1|Mux5~135 hc164_driver:inst1|Mux5~136 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.920 ns" { key_scan:inst|key_val[0] {} hc164_driver:inst1|WideOr4~22 {} hc164_driver:inst1|WideOr4~23 {} hc164_driver:inst1|Mux5~134 {} hc164_driver:inst1|Mux5~135 {} hc164_driver:inst1|Mux5~136 {} HC_SI {} } { 0.000ns 1.950ns 0.709ns 1.181ns 0.708ns 0.305ns 2.354ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|key_val[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|key_val[0] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.920 ns" { key_scan:inst|key_val[0] hc164_driver:inst1|WideOr4~22 hc164_driver:inst1|WideOr4~23 hc164_driver:inst1|Mux5~134 hc164_driver:inst1|Mux5~135 hc164_driver:inst1|Mux5~136 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.920 ns" { key_scan:inst|key_val[0] {} hc164_driver:inst1|WideOr4~22 {} hc164_driver:inst1|WideOr4~23 {} hc164_driver:inst1|Mux5~134 {} hc164_driver:inst1|Mux5~135 {} hc164_driver:inst1|Mux5~136 {} HC_SI {} } { 0.000ns 1.950ns 0.709ns 1.181ns 0.708ns 0.305ns 2.354ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "key_scan:inst\|row_val\[1\] KEY_H\[2\] clk 5.193 ns register " "Info: th for register \"key_scan:inst\|row_val\[1\]\" (data pin = \"KEY_H\[2\]\", clock pin = \"clk\") is 5.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.055 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 30 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 168 0 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.432 ns) + CELL(1.294 ns) 6.858 ns key_scan:inst\|cnt\[19\] 2 REG LC_X4_Y3_N9 23 " "Info: 2: + IC(4.432 ns) + CELL(1.294 ns) = 6.858 ns; Loc. = LC_X4_Y3_N9; Fanout = 23; REG Node = 'key_scan:inst\|cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { clk key_scan:inst|cnt[19] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.279 ns) + CELL(0.918 ns) 11.055 ns key_scan:inst\|row_val\[1\] 3 REG LC_X4_Y2_N8 7 " "Info: 3: + IC(3.279 ns) + CELL(0.918 ns) = 11.055 ns; Loc. = LC_X4_Y2_N8; Fanout = 7; REG Node = 'key_scan:inst\|row_val\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { key_scan:inst|cnt[19] key_scan:inst|row_val[1] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.25 % ) " "Info: Total cell delay = 3.344 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 69.75 % ) " "Info: Total interconnect delay = 7.711 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|row_val[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|row_val[1] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEY_H\[2\] 1 PIN PIN_7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_7; Fanout = 2; PIN Node = 'KEY_H\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_H[2] } "NODE_NAME" } } { "key_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_test.bdf" { { 200 0 168 216 "KEY_H\[4..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.671 ns) + CELL(0.280 ns) 6.083 ns key_scan:inst\|row_val\[1\] 2 REG LC_X4_Y2_N8 7 " "Info: 2: + IC(4.671 ns) + CELL(0.280 ns) = 6.083 ns; Loc. = LC_X4_Y2_N8; Fanout = 7; REG Node = 'key_scan:inst\|row_val\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { KEY_H[2] key_scan:inst|row_val[1] } "NODE_NAME" } } { "key_scan.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX07/KEY4X4/key_scan.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 23.21 % ) " "Info: Total cell delay = 1.412 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.671 ns ( 76.79 % ) " "Info: Total interconnect delay = 4.671 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { KEY_H[2] key_scan:inst|row_val[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { KEY_H[2] {} KEY_H[2]~combout {} key_scan:inst|row_val[1] {} } { 0.000ns 0.000ns 4.671ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.055 ns" { clk key_scan:inst|cnt[19] key_scan:inst|row_val[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.055 ns" { clk {} clk~combout {} key_scan:inst|cnt[19] {} key_scan:inst|row_val[1] {} } { 0.000ns 0.000ns 4.432ns 3.279ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.083 ns" { KEY_H[2] key_scan:inst|row_val[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.083 ns" { KEY_H[2] {} KEY_H[2]~combout {} key_scan:inst|row_val[1] {} } { 0.000ns 0.000ns 4.671ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:48:11 2011 " "Info: Processing ended: Sun Nov 27 16:48:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
