<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\synlog\UART_impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>ipClk</data>
<data>50.0 MHz</data>
<data>170.6 MHz</data>
<data>14.137</data>
</row>
<row>
<data>reveal_coretop|jtck_inferred_clock[0]</data>
<data>200.0 MHz</data>
<data>153.4 MHz</data>
<data>-1.518</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>337.8 MHz</data>
<data>2.040</data>
</row>
</report_table>
