# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:34 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v 
# -- Compiling module select_encode
# 
# Top level modules:
# 	select_encode
# End time: 13:36:34 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/R0reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:34 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/R0reg.v 
# -- Compiling module R0reg
# 
# Top level modules:
# 	R0reg
# End time: 13:36:34 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/inputOutputPort.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:34 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/inputOutputPort.v 
# -- Compiling module inputOutputPort
# 
# Top level modules:
# 	inputOutputPort
# End time: 13:36:34 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:34 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:36:34 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/decoder_4_to_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:34 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/decoder_4_to_16.v 
# -- Compiling module decoder_4_to_16
# 
# Top level modules:
# 	decoder_4_to_16
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/decoder_2_to_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/decoder_2_to_4.v 
# -- Compiling module decoder_2_to_4
# 
# Top level modules:
# 	decoder_2_to_4
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v 
# -- Compiling module con_ff
# 
# Top level modules:
# 	con_ff
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shr.v 
# -- Compiling module alu_shr
# 
# Top level modules:
# 	alu_shr
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shl.v 
# -- Compiling module alu_shl
# 
# Top level modules:
# 	alu_shl
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_div.v 
# -- Compiling module alu_div
# 
# Top level modules:
# 	alu_div
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_ror.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_ror.v 
# -- Compiling module alu_ror
# 
# Top level modules:
# 	alu_ror
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_not.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_not.v 
# -- Compiling module alu_not
# 
# Top level modules:
# 	alu_not
# End time: 13:36:35 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_neg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:35 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_neg.v 
# -- Compiling module alu_neg
# 
# Top level modules:
# 	alu_neg
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_or.v 
# -- Compiling module alu_or
# 
# Top level modules:
# 	alu_or
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_and.v 
# -- Compiling module alu_and
# 
# Top level modules:
# 	alu_and
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/TwoToOneMux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/TwoToOneMux.v 
# -- Compiling module TwoToOneMux
# 
# Top level modules:
# 	TwoToOneMux
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToOneEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToOneEncoder.v 
# -- Compiling module ThirtyTwoToOneEncoder
# 
# Top level modules:
# 	ThirtyTwoToOneEncoder
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ThirtyTwoToFiveEncoder.v 
# -- Compiling module ThirtyTwoToFiveEncoder
# 
# Top level modules:
# 	ThirtyTwoToFiveEncoder
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v 
# -- Compiling module Reg32
# 
# Top level modules:
# 	Reg32
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:36:36 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:36 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v 
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_sub
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/fullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/fullAdder.v 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v 
# -- Compiling module alu_add
# 
# Top level modules:
# 	alu_add
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_mul.v 
# -- Compiling module alu_mul
# 
# Top level modules:
# 	alu_mul
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_rol.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_rol.v 
# -- Compiling module alu_rol
# 
# Top level modules:
# 	alu_rol
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shra.v 
# -- Compiling module alu_shra
# ** Warning: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shra.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# Top level modules:
# 	alu_shra
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mdrreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/mdrreg.v 
# -- Compiling module MDRreg
# 
# Top level modules:
# 	MDRreg
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project {C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:37 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project" C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v 
# -- Compiling module ld_tb
# 
# Top level modules:
# 	ld_tb
# End time: 13:36:37 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ld_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ld_tb 
# Start time: 13:36:37 on Mar 25,2024
# Loading work.ld_tb
# Loading work.datapath
# Loading work.R0reg
# Loading work.Reg32
# Loading work.MDRreg
# Loading work.TwoToOneMux
# Loading work.ThirtyTwoToFiveEncoder
# Loading work.ThirtyTwoToOneEncoder
# Loading work.alu
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_neg
# Loading work.alu_not
# Loading work.alu_sub
# Loading work.alu_add
# Loading work.alu_mul
# Loading work.alu_ror
# Loading work.alu_rol
# Loading work.alu_div
# Loading work.alu_shr
# Loading work.alu_shl
# Loading work.alu_shra
# Loading work.select_encode
# Loading work.decoder_4_to_16
# Loading work.con_ff
# Loading work.decoder_2_to_4
# Loading work.ff_logic
# Loading work.inputOutputPort
# Loading work.ram
# Loading work.FullAdder
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Too few port connections. Expected 75, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R1in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R2in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R3in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R2out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R3out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'ZHIin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'HIin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'HIout'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'LOin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'LOout'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'Zhighout'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'Write'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'Grc'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'conIn'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'outPortin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'AND'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'OR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'NEG'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'NOT'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SUB'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'MUL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'ROR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'DIV'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SHL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SHR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SHRA'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'ROL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(66): [PCDPC] - Port size (32) does not match connection size (9) for port 'q'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/MAR File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(19): [PCDPC] - Port size (1) does not match connection size (33) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/sub_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(20): [PCDPC] - Port size (1) does not match connection size (33) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/add_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shr.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/shr_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shr.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shl.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/shl_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shl.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(133): [PCDPC] - Port size (1) does not match connection size (16) for port 'Rout'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/select_encode_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(146): [PCDPC] - Port size (2) does not match connection size (32) for port 'IR_bit'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/conFF File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v(17): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/conFF/conff File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ff_logic.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v(17): [TFMPC] - Missing connection for port 'Q_not'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(162): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/ram_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# ** Warning: (vsim-7) Failed to open readmem file "Test.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/ram_module
add wave -position insertpoint sim:/ld_tb/DUT/MAR/*
add wave -position insertpoint sim:/ld_tb/DUT/MDR/*
restart
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Too few port connections. Expected 75, found 20.
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R1in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R2in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R3in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R2out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R3out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'ZHIin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'HIin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'HIout'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'LOin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'LOout'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'Zhighout'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'Write'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'Grc'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'conIn'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'outPortin'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'AND'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'OR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'NEG'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'NOT'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SUB'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'MUL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'ROR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'DIV'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SHL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SHR'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'SHRA'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'ROL'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ld_tb.v(29): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(66): [PCDPC] - Port size (32) does not match connection size (9) for port 'q'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/MAR File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(19): [PCDPC] - Port size (1) does not match connection size (33) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/sub_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_sub.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(20): [PCDPC] - Port size (1) does not match connection size (33) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/add_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_add.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shr.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/shr_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shr.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shl.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/alu_module/shl_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/alu_shl.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(133): [PCDPC] - Port size (1) does not match connection size (16) for port 'Rout'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/select_encode_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/select_encode.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(146): [PCDPC] - Port size (2) does not match connection size (32) for port 'IR_bit'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/conFF File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v(17): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/conFF/conff File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ff_logic.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/con_ff.v(17): [TFMPC] - Missing connection for port 'Q_not'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/datapath.v(162): [PCDPC] - Port size (8) does not match connection size (9) for port 'address'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/ram_module File: C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v
run 500ns
# ** Warning: (vsim-7) Failed to open readmem file "Test.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/intelFPGA_lite/18.1/elec374CPUPhase1/CPU-Project/ram.v(11)
#    Time: 0 ps  Iteration: 0  Instance: /ld_tb/DUT/ram_module
# End time: 13:37:20 on Mar 25,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 134
