Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov  1 14:17:13 2025
| Host         : fpga-02 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/lz4CompressEngineRun_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[7]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[8]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[9]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[1]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[2]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[3]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[4]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.398ns (24.875%)  route 7.242ns (75.125%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.681    10.613    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[5]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 2.398ns (24.985%)  route 7.200ns (75.015%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.935     7.254    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X44Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5/O
                         net (fo=2, routed)           0.631     8.010    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/next_state_fu_144[0]_i_5_n_12
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.134 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10/O
                         net (fo=5, routed)           0.881     9.015    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_10_n_12
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.118     9.133 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136[15]_i_5/O
                         net (fo=2, routed)           0.473     9.606    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/next_state_fu_144_reg[1]_1
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.932 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/lit_length_fu_136[15]_i_1/O
                         net (fo=16, routed)          0.639    10.571    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_19
    SLICE_X49Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X49Y30         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X49Y30         FDRE (Setup_fdre_C_R)       -0.429    15.460    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/lit_length_fu_136_reg[10]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.889    




