Warning (10268): Verilog HDL information at maquinaDeCafe.sv(40): always construct contains both blocking and non-blocking assignments File: C:/Users/mynon/Documents/Projetos_Circuitos_Logicos_2/maquinaDeCafe/maquinaDeCafe.sv Line: 40
