Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/TB_isim_beh.exe" -prj "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/TB_beh.prj" "TB" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/RAM.vhd" into library work
Parsing VHDL file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/LCD.vhd" into library work
Parsing VHDL file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/ALU.vhd" into library work
Parsing VHDL file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/CPU.vhd" into library work
Parsing VHDL file "/home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97576 KB
Fuse CPU Usage: 1120 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavioral of entity ALU [\ALU(5)\]
Compiling architecture behavioral of entity LCD [\LCD(20)\]
Compiling architecture behavioral of entity CPU [\CPU(25)\]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable /home/ropumar/Documents/PUC-ComputacaoDigital-Trabalho/TB_isim_beh.exe
Fuse Memory Usage: 669508 KB
Fuse CPU Usage: 1200 ms
GCC CPU Usage: 120 ms
