// Seed: 1860218675
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input supply1 id_7,
    output id_8,
    input id_9,
    output logic id_10,
    input id_11,
    output logic id_12,
    input id_13,
    input id_14
);
  assign {1, 1} = 1 ? 1 : id_7[1];
endmodule
