Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Wed Nov 21 13:47:40 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
| Design       : base_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 128
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| CKLD-1    | Warning  | Clock Net has non-BUF driver and too many loads | 1          |
| TIMING-16 | Warning  | Large setup violation                           | 27         |
| TIMING-18 | Warning  | Missing input or output delay                   | 100        |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-1#1 Warning
Clock Net has non-BUF driver and too many loads  
Clock net base_i/processing_system7_0/inst/FCLK_CLK1 is not driven by a Clock Buffer and has more than 512 loads. Driver(s): base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[9].reg2_reg[16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[9].reg1_reg[16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[12].reg2_reg[19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg2_reg[12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.280 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].reg1_reg[13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg2_reg[22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].reg1_reg[22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].reg2_reg[13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].reg2_reg[10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[12].reg1_reg[19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[19].reg2_reg[26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg1_reg[9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[19].reg1_reg[26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].reg1_reg[10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].reg2_reg[9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[19].reg3_reg[26]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[17].reg1_reg[24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C (clocked by clk_fpga_1) and base_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[17].reg2_reg[24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.817 ns between base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C (clocked by clk_fpga_1) and base_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[10] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[11] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[12] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[13] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[14] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[15] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[16] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[17] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[18] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[19] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[20] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[21] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[22] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[23] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[24] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[6] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[7] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[8] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on GPIO0_tri_io[9] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[10] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[11] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[12] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[13] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[14] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[15] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[16] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[17] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[18] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[19] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[20] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[21] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[22] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[23] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[24] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[6] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[7] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[8] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on GPIO1_tri_io[9] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[10] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[11] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[12] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[13] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[14] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[15] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[16] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[17] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[18] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[19] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[20] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[21] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[22] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[23] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[24] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[6] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[7] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[8] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on GPIO2_tri_io[9] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[10] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[11] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[12] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[13] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[14] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[15] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[16] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[17] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[18] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[19] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[20] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[21] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[22] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[23] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[24] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[6] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[7] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[8] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on GPIO3_tri_io[9] relative to clock(s) clk_fpga_1
Related violations: <none>


