`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 07.11.2021 15:10:29
// Design Name: 
// Module Name: segdecoder_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module segdecoder_tb();

wire[6:0] seg;
reg [5:0] b;

segdecoder UUT(b,seg);

initial begin
   b = 6'b000000;#25;
   b = 6'b000001;#25;
   b = 6'b000010;#25;
   b = 6'b000011;#25;
   b = 6'b000100;#25;
   b = 6'b000101;#25;
   b = 6'b000110;#25;
   b = 6'b000111;#25;
   b = 6'b001000;#25;
   b = 6'b001001;#25;
   b = 6'b001010;#25;
   b = 6'b001011;#25;
   b = 6'b001100;#25;
   b = 6'b001101;#25;
   b = 6'b001110;#25;
   b = 6'b001111;#25;
   b = 6'b010000;#25;
   b = 6'b010001;#25;
   b = 6'b010010;#25;
   b = 6'b010011;#25;
   b = 6'b010100;#25;
   b = 6'b010101;#25;
   b = 6'b010110;#25;
   b = 6'b010111;#25;
   b = 6'b011000;#25;
   b = 6'b011001;#25;
   b = 6'b011010;#25;
   b = 6'b011011;#25;
   b = 6'b011100;#25;
   b = 6'b011101;#25;
   b = 6'b011110;#25;
   b = 6'b011111;#25;
   b = 6'b100000;#25;
   b = 6'b100001;#25;
   b = 6'b100010;#25;
   b = 6'b100011;#25;
end
endmodule
