
5. Printing statistics.

=== $paramod$8d228aa2ed3433a925fe902346ee229814a29442\mSyncFifo ===

   Number of wires:                 44
   Number of wire bits:            230
   Number of public wires:          17
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                            3
     $adffe                          3
     $and                            4
     $dffe                           4
     $eq                             7
     $logic_not                      3
     $mux                            4
     $not                            4
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    1
     $sub                            1

=== mANCtrl ===

   Number of wires:                153
   Number of wire bits:            636
   Number of public wires:          29
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                143
     $add                            4
     $adffe                          8
     $dffe                           1
     $eq                            18
     $logic_and                     14
     $logic_not                      2
     $logic_or                       6
     $mux                           41
     $ne                            14
     $not                            4
     $or                             1
     $pmux                           6
     $reduce_and                     6
     $reduce_bool                   10
     $reduce_or                      4
     $sdffce                         3
     $xor                            1

=== mClkBuf ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== mRateAdapter ===

   Number of wires:                 59
   Number of wire bits:            131
   Number of public wires:          34
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                            1
     $and                            2
     $dff                            3
     $dffe                           8
     $eq                             3
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $mux                           13
     $ne                             1
     $not                            5
     $or                             2
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      1
     $sdff                           2

=== mReceive ===

   Number of wires:                199
   Number of wire bits:            829
   Number of public wires:          41
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                174
     $adff                           1
     $adffe                          6
     $and                           16
     $dlatch                         1
     $eq                            37
     $logic_and                     24
     $logic_not                      3
     $logic_or                       6
     $mux                           38
     $ne                             4
     $not                           19
     $or                             3
     $pmux                           5
     $reduce_and                     1
     $reduce_bool                    4
     $reduce_or                      6

=== mRegisters ===

   Number of wires:                 82
   Number of wire bits:            412
   Number of public wires:          47
   Number of public wire bits:     314
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $adff                           1
     $adffe                          7
     $and                            6
     $dffe                           4
     $eq                             8
     $logic_and                      6
     $logic_not                      1
     $mux                            9
     $not                            5
     $or                             7
     $pmux                           1
     $reduce_and                     1
     $reduce_bool                    1

=== mSGMII ===

   Number of wires:                184
   Number of wire bits:            488
   Number of public wires:         124
   Number of public wire bits:     398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $add                            1
     $adffe                          2
     $and                           16
     $dff                           17
     $dffe                           1
     $eq                            15
     $logic_and                     15
     $logic_not                      1
     $mux                           21
     $ne                             2
     $not                            9
     $reduce_and                     2
     $reduce_bool                    1
     mANCtrl                         1
     mAltA5GXlvds                    1
     mClkBuf                         1
     mRateAdapter                    1
     mReceive                        1
     mRegisters                      1
     mSyncCtrl                       1
     mTransmit                       1

=== mSyncCtrl ===

   Number of wires:                135
   Number of wire bits:            424
   Number of public wires:          43
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                121
     $add                            2
     $adff                           3
     $adffe                          2
     $and                            3
     $dffe                           9
     $eq                            25
     $logic_and                     16
     $logic_or                       9
     $mux                           25
     $ne                             7
     $not                            4
     $or                             5
     $pmux                           1
     $reduce_and                     5
     $reduce_bool                    3
     $sdffce                         1
     $xor                            1

=== mTransmit ===

   Number of wires:                203
   Number of wire bits:            780
   Number of public wires:          30
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                189
     $adff                           3
     $adffe                          4
     $and                           28
     $dffe                           1
     $dlatch                         1
     $eq                            47
     $logic_and                     10
     $logic_or                      13
     $mux                           27
     $ne                             2
     $not                           28
     $or                             1
     $paramod$8d228aa2ed3433a925fe902346ee229814a29442\mSyncFifo      1
     $pmux                           5
     $reduce_and                     1
     $reduce_bool                    4
     $reduce_or                     13

=== design hierarchy ===

   mSGMII                            1
     mANCtrl                         1
     mClkBuf                         1
     mRateAdapter                    1
     mReceive                        1
     mRegisters                      1
     mSyncCtrl                       1
     mTransmit                       1
       $paramod$8d228aa2ed3433a925fe902346ee229814a29442\mSyncFifo      1

   Number of wires:               1061
   Number of wire bits:           3932
   Number of public wires:         367
   Number of public wire bits:    1363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                874
     $add                           11
     $adff                           8
     $adffe                         32
     $and                           75
     $dff                           20
     $dffe                          28
     $dlatch                         2
     $eq                           160
     $logic_and                     86
     $logic_not                     11
     $logic_or                      35
     $mux                          178
     $ne                            30
     $not                           78
     $or                            19
     $pmux                          19
     $reduce_and                    22
     $reduce_bool                   26
     $reduce_or                     24
     $sdff                           2
     $sdffce                         4
     $sub                            1
     $xor                            2
     mAltA5GXlvds                    1

