set_min_delay 30 -rise -from [get_clocks {core_clk}] -rise_from pin1 -fall_from pin2 -through xor1 -fall_through * -to pin1 -rise_to [get_ports clk*] -fall_to * -ignore_clock_latency -probe -reset_path
