[{"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-16T23:31:27+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m a grad student writing a basic operating system in assembly. I&#39;ve written the routine to translate provided virtual addresses to physical ones, but there&#39;s a gap in my understanding as far as what triggers this routine.</p> <p>If I&#39;m in user mode and I try to access a page that I own, (forget about demand paging, assume it&#39;s already in main memory), using an <code>lb</code> instruction for example, where/what is checking my permissions.</p> <p>My previous understanding was that the page table walking routine would automatically be invoked anytime a memory access is made. In other words that <code>lb</code> would trigger some interrupt to my routine. But now I&#39;m realizing I&#39;m missing some piece of the puzzle and I don&#39;t really know what it is. I&#39;m versed in OS theory so this is some sort of hardware/implementation thing I&#39;m struggling with. What is keeping track of the pages that get &#39;loaded&#39; and who ", "id": 1338474, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1g5d8lw/understanding_paging_implementation", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "Understanding paging implementation.", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-16T02:54:19+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1g4pkjp/sifive_riscv_summit_announcement_preview/\"> <img src=\"https://external-preview.redd.it/vPMphOznSYEYI92r344Efu5NdkfPaCSURq95dnhZU4Q.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=c61e7343894e198ed5d2f1ca14083469c33b7158\" alt=\"SiFive: RISC-V Summit Announcement Preview\" title=\"SiFive: RISC-V Summit Announcement Preview\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Some kind of dev board. No useful info from video. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/sdongles\"> /u/sdongles </a> <br/> <span><a href=\"https://youtu.be/zxYyc-0zMug?si=7MnU-JieSA51iuX8\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1g4pkjp/sifive_riscv_summit_announcement_preview/\">[comments]</a></span> </td></tr></table>", "id": 1332213, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1g4pkjp/sifive_riscv_summit_announcement_preview", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": "https://external-preview.redd.it/vPMphOznSYEYI92r344Efu5NdkfPaCSURq95dnhZU4Q.jpg?width=320&crop=smart&auto=webp&s=c61e7343894e198ed5d2f1ca14083469c33b7158", "title": "SiFive: RISC-V Summit Announcement Preview", "vote": 0}]