// Seed: 960118903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_5) id_12 = 1 & id_4 & 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_8 = 1 - 1;
  module_0(
      id_3, id_6, id_5, id_2, id_4, id_5, id_2, id_4, id_4, id_4, id_4, id_8, id_4, id_4
  );
  wire id_9;
  assign id_6 = 1;
  and (id_4, id_8, id_2, id_5);
  integer id_10, id_11, id_12;
  wire id_13, id_14;
endmodule
