Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
6.002
CIRCUITS AND
ELECTRONICS
Inside the Digital Gate

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Review
z Discretize value  0, 1
z Static discipline
meet voltage thresholds
Specifies how gates must be designed 
sender
receiver
forbidden
region
OL
V
OH
V
IL
V
IH
V
The Digital Abstraction

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Review
C
A   B
0
0
1
0
1
1
1
0
1
1
1
0              
A
B
C
NAND
Combinational gate abstraction
outputs function of input alone
satisfies static discipline

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
For example:
a digital circuit
Demo
D
A
B
C
A Pentium III class microprocessor
is a  circuit with over 4 million gates!!
The RAW chip (http://www.cag.lcs.mit.edu/raw)
being built at the 
Lab for Computer Science at MIT 
has about 3 million gates.


3 gates here
(
)
(
)
B
A
C
D
⋅
⋅
=
B
A⋅

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
How to build a digital gate
Analogy
A
B
C
like
power
supply
(like switches)
taps
if  A=ON  AND  B=ON
C has H 0
else
C has no H 0
2
2
Use this insight to build an  AND  gate.

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
How to build a digital gate
C
B
A
OR  gate

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Electrical Analogy
+–
Bulb  C  is ON   if  A AND B  are ON,
else  C  is off
Key: “switch” device
V
A
B
C

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Electrical Analogy
Key: “switch” device
C
in
out
control
3-Terminal device
if C = 0  
short circuit between  in  and  out
else  
open circuit between  in  and  out
For mechanical switch,
control         mechanical pressure
in
out
1
=
C
equivalent ckt
0
=
C
in
out

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Consider
=
SV
“1”
+–
SV
L
R
C
IN
OUT
OUT
V
SV
0
=
C
OUT
V
S
V
1
=
C
OUT
V
SV
L
R
C
OUT
V
Truth table for
C
0
1
1 0
OUT
V

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
What about?
Truth table for
O
V
2c
0 0
1
0 1
1
1 0
1
1
1
0
1c
Truth table for
O
V
2c
0 0
1
0 1
0
1 0
0
1
1
0
1c
S
V
OUT
V
1c
2c
S
V
OUT
V
1c
2c

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
What about?
can also build compound gates 
S
V
D
A
B
C
(
)
C
B
A
D
+
⋅
=

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
The MOSFET Device
Metal-Oxide
Semiconductor
Field-Effect
Transistor
3 terminal lumped element
behaves like a switch
: control terminal
: behave in a symmetric
manner (for our needs)
G
S
D,
gate
≡
source
D
S
G
drain

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
The MOSFET Device
Understand its operation by viewing it
as a two-port element —
“Switch” model (S model) of the MOSFET 
D
S
Gi
G
GS
v+
–
DS
v
DS
i
+
–
Check out
the textbook
for its internal
structure.
T
GS
V
v
<
T
GS
V
v
≥
V
VT
1
≈
typically
on
G
D
S
DS
i
G
off
D
S

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Check the MOS device
on a scope.
Demo
GS
v+
–
DS
v
DS
i
+
–
T
GS
V
v
≥
DS
i
DS
v
T
GS
V
v
<
DS
i
DS
v
vs

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
A MOSFET Inverter
S
V
L
R
A
IN
B
A
B
V
5
=
Note the power of abstraction.
The abstract inverter gate representation
hides the internal details such as power
supply connections,     ,        , etc.
(When we build digital circuits, the
and        are common across all gates!)
L
R GND
vOUT

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
The T1000 model laptop desires gates that satisfy 
the static discipline with voltage thresholds. Does 
out inverter qualify?
IN
v
OUT
v
OUT
v
IN
v
5V
5V
0V
=1V
T
V
= 0.5V
OL
V
= 4.5V
OH
V
= 0.9V
IL
V
= 4.1V
IH
V
Our inverter satisfies this.
receiver
OL
V
OH
V
IL
V
IH
V
5
4.5
0.5
0
sender
5
4.1
0.9
0
1:
0:
1
0
Example

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
E.g.:
Does our inverter satisfy the static
discipline for these thresholds:
= 0.2V
OL
V
= 4.8V
OH
V
= 0.5V
IL
V
= 4.5V
IH
V
= 0.5V
OL
V
= 4.5V
OH
V
= 1.5V
IL
V
= 3.5V
IH
V
yes
no
x

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Switch resistor (SR) model
of MOSFET
…more accurate MOS model
D
S
G
D
S
T
GS
V
v
<
G
T
GS
V
v
≥
ON
R
D
S
G
e.g.
Ω
= K
RON
5

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
SR Model of MOSFET
MOSFET
S model
T
GS
V
v
≥
T
GS
V
v
<
DS
i
DS
v
MOSFET
SR model
T
GS
V
v
≥
T
GS
V
v
<
DS
i
DS
v
ON
R
1
D
S
G
D
S
T
GS
V
v
<
G
T
GS
V
v
≥
ON
R
D
S
G

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT 
OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].
6.002   Fall 2000
Lecture 5
Using the SR model
=
SV
“1”
+–
SV
L
R
C
IN
OUT
OUT
v
SV
0
=
C
OUT
v
S
V
1
=
C
OUT
v
SV
L
R
C
OUT
v
Truth table for
C
0
1
1 0
OUT
V
T
GS
V
v
≥
ON
R
ON
R
OL
V
L
R
ON
R
ON
R
S
V
OUT
v
≤
+
=
L
R
L
R
Choose  RL,  RON, VS such that:

