$date
	Sun Nov 27 22:20:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module name $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1
1'
#2
0'
1&
#3
1'
#4
0'
0&
#5
1'
1%
#6
0'
1&
#7
1'
#8
0'
0&
#9
1'
#10
0'
1&
0%
1$
#11
1'
#12
0'
0&
#13
1'
#14
0'
1&
#15
1'
1%
#16
0'
0&
#17
1'
#18
0'
1&
#19
1'
#20
0'
0&
0%
0$
1#
#21
1!
1'
#22
0'
1&
#23
1'
#24
0!
0'
0&
#25
1!
1'
1%
#26
0'
1&
#27
1'
#28
0!
0'
0&
#29
1!
1'
#30
0'
1&
0%
1$
#31
1'
#32
0!
0'
0&
#33
1!
1'
#34
0'
1&
#35
1'
1%
#36
0!
0'
0&
#37
1!
1'
#38
0'
1&
#39
1'
#40
0'
0&
0%
0$
0#
1"
#41
0!
1'
#42
0'
1&
#43
1'
#44
1!
0'
0&
#45
0!
1'
1%
#46
0'
1&
#47
1'
#48
1!
0'
0&
#49
0!
1'
#50
0'
1&
0%
1$
#51
1'
#52
1!
0'
0&
#53
0!
1'
#54
0'
1&
#55
1'
1%
#56
1!
0'
0&
#57
0!
1'
#58
0'
1&
#59
1'
#60
1!
0'
0&
0%
0$
1#
#61
1'
#62
0'
1&
#63
1'
#64
0'
0&
#65
1'
1%
#66
0'
1&
#67
1'
#68
0'
0&
#69
1'
#70
0'
1&
0%
1$
#71
1'
#72
0'
0&
#73
1'
#74
0'
1&
#75
1'
1%
#76
0'
0&
#77
1'
#78
0'
1&
#79
1'
#80
0!
0'
0&
0%
0$
0#
0"
#81
1'
#82
0'
1&
#83
1'
#84
0'
0&
#85
1'
1%
#86
0'
1&
#87
1'
#88
0'
0&
#89
1'
#90
0'
1&
0%
1$
#91
1'
#92
0'
0&
#93
1'
#94
0'
1&
#95
1'
1%
#96
0'
0&
#97
1'
#98
0'
1&
#99
1'
#100
0'
0&
0%
0$
1#
