verilog xil_defaultlib --include "../../../../ov5640_quad.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../ov5640_quad.srcs/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../ov5640_quad.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov5640_quad.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../ov5640_quad.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../../ov5640_quad.srcs/sources_1/bd/system/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/sim/system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_ov5640_axis_0_0/src/ip/sim/cmos_in_buf.v" \
"../../../bd/system/ipshared/f759/src/hdl/ov5640_axis.v" \
"../../../bd/system/ip/system_ov5640_axis_0_0/sim/system_ov5640_axis_0_0.v" \
"../../../bd/system/ip/system_ov5640_axis_1_0/sim/system_ov5640_axis_1_0.v" \
"../../../bd/system/ip/system_ov5640_axis_2_0/sim/system_ov5640_axis_2_0.v" \
"../../../bd/system/ip/system_ov5640_axis_3_0/sim/system_ov5640_axis_3_0.v" \
"../../../bd/system/ipshared/0d5c/src/hdl/subimage_axis.v" \
"../../../bd/system/ip/system_subimage_axis_0_0/sim/system_subimage_axis_0_0.v" \
"../../../bd/system/ip/system_subimage_axis_1_0/sim/system_subimage_axis_1_0.v" \
"../../../bd/system/ip/system_subimage_axis_2_0/sim/system_subimage_axis_2_0.v" \
"../../../bd/system/ip/system_subimage_axis_3_0/sim/system_subimage_axis_3_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_9/sim/system_auto_pc_9.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \
"../../../bd/system/ip/system_auto_pc_4/sim/system_auto_pc_4.v" \
"../../../bd/system/ip/system_auto_pc_5/sim/system_auto_pc_5.v" \
"../../../bd/system/ip/system_auto_pc_6/sim/system_auto_pc_6.v" \
"../../../bd/system/ip/system_auto_pc_7/sim/system_auto_pc_7.v" \
"../../../bd/system/ip/system_auto_pc_8/sim/system_auto_pc_8.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
