<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1607014588">
  <File Type="PA-TCL" Name="mod_cpu_ps_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="mod_cpu_ps_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="mod_cpu_ps_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="mod_cpu_ps_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="mod_cpu_ps_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="mod_cpu_ps_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="mod_cpu_ps_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="mod_cpu_ps_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="mod_cpu_ps_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/div_gen_0/div_gen_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mod_cpu_ps/mod_cpu_ps.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/NCSSK_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/get_angle.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/get_zero_diff.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/phase_diff_times_kesai.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rom_read_signal.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/zero_point_find.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mod_cpu_ps/hdl/mod_cpu_ps_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/ila_kesai/ila_kesai.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/dist_mem_gen_0/bin_cos_64K_23.04M_1024.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mod_cpu_ps_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Xilinx/pynq-z2/pynq-z2_v1.0.xdc"/>
        <Attr Name="ImportTime" Val="1525925450"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/pynq-z2/pynq-z2_v1.0.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="c_sub_1"/>
  <BlockFileSet Type="BlockSrcs" Name="dist_mem_gen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cordic_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mult_gen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mult_gen_1"/>
  <BlockFileSet Type="BlockSrcs" Name="cordic_2"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="c_addsub_1"/>
  <BlockFileSet Type="BlockSrcs" Name="c_addsub_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_axi_gpio_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_axi_gpio_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mod_cpu_ps_axi_gpio_0_2"/>
</GenRun>
