<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>Digital Design and Computer Architecture 第三章归纳 - Doxel&#039;s Garden</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Doxel&#039;s Garden"><meta name="msapplication-TileImage" content="/img/light.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Doxel&#039;s Garden"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="0 前言这一章学习Sequential Logic。首先学习几个基本元件，接着学习有限状态机，最后学习Timing分析。其中穿插了设计电路的原则和提高电路效率的方法。 从这篇笔记开始简化内容，一些直觉上认为不重要的内容就略过了。我是懒狗。 1 时序逻辑模块Bistable ElementThe fundamental building block of memory is a bistable e"><meta property="og:type" content="blog"><meta property="og:title" content="Digital Design and Computer Architecture 第三章归纳"><meta property="og:url" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/"><meta property="og:site_name" content="Doxel&#039;s Garden"><meta property="og:description" content="0 前言这一章学习Sequential Logic。首先学习几个基本元件，接着学习有限状态机，最后学习Timing分析。其中穿插了设计电路的原则和提高电路效率的方法。 从这篇笔记开始简化内容，一些直觉上认为不重要的内容就略过了。我是懒狗。 1 时序逻辑模块Bistable ElementThe fundamental building block of memory is a bistable e"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/bistable.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/SR_Latch_Schematic.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/SR_Latch_Truth_Table_And_Symbol.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Latch.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Flip-Flop.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/4-Bit_Register.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Enabled_Flip-Flop.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Resettable_Flip-Flop.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Latch_Transistor.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Flip-Flop_Transistor.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/FSM.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/std.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stt.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ecd.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stt_enc.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ot.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/diagram.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Mealy.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/fsm1.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/fsm2.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/dd.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stc.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/htc.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stc_cs.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/htc_cs.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ss.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/parellelism.png"><meta property="og:image" content="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/pipelines.png"><meta property="article:published_time" content="2022-08-03T05:50:19.000Z"><meta property="article:modified_time" content="2022-08-03T07:56:58.309Z"><meta property="article:author" content="Doxel"><meta property="article:tag" content="计算机组成"><meta property="article:tag" content="笔记"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/bistable.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/"},"headline":"Digital Design and Computer Architecture 第三章归纳","image":["http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/bistable.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/SR_Latch_Schematic.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/SR_Latch_Truth_Table_And_Symbol.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Latch.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Flip-Flop.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/4-Bit_Register.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Enabled_Flip-Flop.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Resettable_Flip-Flop.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Latch_Transistor.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Flip-Flop_Transistor.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/FSM.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/std.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stt.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ecd.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stt_enc.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ot.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/diagram.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Mealy.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/fsm1.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/fsm2.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/dd.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stc.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/htc.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stc_cs.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/htc_cs.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ss.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/parellelism.png","http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/pipelines.png"],"datePublished":"2022-08-03T05:50:19.000Z","dateModified":"2022-08-03T07:56:58.309Z","author":{"@type":"Person","name":"Doxel"},"publisher":{"@type":"Organization","name":"Doxel's Garden","logo":{"@type":"ImageObject","url":"http://example.com/img/logo.png"}},"description":"0 前言这一章学习Sequential Logic。首先学习几个基本元件，接着学习有限状态机，最后学习Timing分析。其中穿插了设计电路的原则和提高电路效率的方法。 从这篇笔记开始简化内容，一些直觉上认为不重要的内容就略过了。我是懒狗。 1 时序逻辑模块Bistable ElementThe fundamental building block of memory is a bistable e"}</script><link rel="canonical" href="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/"><link rel="icon" href="/img/light.png"><link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.15.2/css/all.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }
          Array
              .from(document.querySelectorAll('.tab-content'))
              .forEach($tab => {
                  $tab.classList.add('is-hidden');
              });
          Array
              .from(document.querySelectorAll('.tabs li'))
              .forEach($tab => {
                  $tab.classList.remove('is-active');
              });
          const $activeTab = document.querySelector(location.hash);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
          const $tabMenu = document.querySelector(`a[href="${location.hash}"]`);
          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.2.0"></head><body class="is-3-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/logo.png" alt="Doxel&#039;s Garden" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="My GitHub" href="https://github.com/DouyaBula"><i class="fab fa-github"></i></a><a class="navbar-item is-hidden-tablet catalogue" title="目录" href="javascript:;"><i class="fas fa-list-ul"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2022-08-03T05:50:19.000Z" title="2022/8/3 13:50:19">2022-08-03</time>发表</span><span class="level-item"><time dateTime="2022-08-03T07:56:58.309Z" title="2022/8/3 15:56:58">2022-08-03</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></span><span class="level-item">9 分钟读完 (大约1334个字)</span></div></div><h1 class="title is-3 is-size-4-mobile">Digital Design and Computer Architecture 第三章归纳</h1><div class="content"><h1 id="0-前言"><a href="#0-前言" class="headerlink" title="0 前言"></a>0 前言</h1><p>这一章学习Sequential Logic。首先学习几个基本元件，接着学习有限状态机，最后学习Timing分析。其中穿插了设计电路的原则和提高电路效率的方法。</p>
<p>从这篇笔记开始简化内容，一些直觉上认为不重要的内容就略过了。我是懒狗。</p>
<h1 id="1-时序逻辑模块"><a href="#1-时序逻辑模块" class="headerlink" title="1 时序逻辑模块"></a>1 时序逻辑模块</h1><h2 id="Bistable-Element"><a href="#Bistable-Element" class="headerlink" title="Bistable Element"></a>Bistable Element</h2><p>The fundamental building block of memory is a bistable element, an element with two stable states.</p>
<span id="more"></span>

<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/bistable.png" alt="bistable"></p>
<h2 id="SR-Latch"><a href="#SR-Latch" class="headerlink" title="SR Latch"></a>SR Latch</h2><p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/SR_Latch_Schematic.png" alt="SR_Latch_Schematic"></p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/SR_Latch_Truth_Table_And_Symbol.png" alt="SR_Latch_Truth_Table_And_Symbol"></p>
<h2 id="D-Latch"><a href="#D-Latch" class="headerlink" title="D Latch"></a>D Latch</h2><p>The data input, D, controls what the next state should be. The clock input, CLK, controls when the state should change.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Latch.png" alt="D_Latch"></p>
<h2 id="D-Flip-Flop"><a href="#D-Flip-Flop" class="headerlink" title="D Flip-Flop"></a>D Flip-Flop</h2><p>A D flip-flop copies D to Q on the rising edge of the clock, and remembers its state at all other times.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Flip-Flop.png" alt="D_Flip-Flop"></p>
<p>The term flip-flop or latch by itself usually refers to a D flip-flop or D latch, respectively, because these are the types most commonly used in practice.</p>
<h2 id="Register"><a href="#Register" class="headerlink" title="Register"></a>Register</h2><p>An N-bit register is a bank of N flip-flops that share a common CLK input, so that all bits of the register are updated at the same time.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/4-Bit_Register.png" alt="4-Bit_Register"></p>
<h2 id="Enabled-Flip-Flop"><a href="#Enabled-Flip-Flop" class="headerlink" title="Enabled Flip-Flop"></a>Enabled Flip-Flop</h2><p>An enabled flip-flop adds another input called EN or ENABLE to determine whether data is loaded on the clock edge.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Enabled_Flip-Flop.png" alt="Enabled_Flip-Flop"></p>
<h2 id="Resettable-Flip-Flop"><a href="#Resettable-Flip-Flop" class="headerlink" title="Resettable Flip-Flop"></a>Resettable Flip-Flop</h2><p>A resettable flip-flop adds another input called RESET. When RESET is FALSE, the resettable flip-flop behaves like an ordinary D flip-flop. When RESET is TRUE, the resettable flip-flop ignores D and resets the output to 0.</p>
<p>Such flip-flops may be synchronously or asynchronously resettable.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Resettable_Flip-Flop.png" alt="Resettable_Flip-Flop"></p>
<h2 id="Transistors-Level-Designs"><a href="#Transistors-Level-Designs" class="headerlink" title="Transistors-Level Designs"></a>Transistors-Level Designs</h2><p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Latch_Transistor.png" alt="D_Latch_Transistor"></p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/D_Flip-Flop_Transistor.png" alt="D_Flip-Flop_Transistor"></p>
<h1 id="2-设计原则"><a href="#2-设计原则" class="headerlink" title="2 设计原则"></a>2 设计原则</h1><h2 id="Definition-of-a-Synchronous-Sequential-Circuit"><a href="#Definition-of-a-Synchronous-Sequential-Circuit" class="headerlink" title="Definition of a Synchronous Sequential Circuit"></a>Definition of a Synchronous Sequential Circuit</h2><p>A circuit is a synchronous sequential circuit if it consists of interconnected circuit elements such that</p>
<ul>
<li>Every circuit element is either a register or a combinational circuit</li>
<li>At least one circuit element is a register</li>
<li>All registers receive the same clock signal</li>
<li>Every cyclic path contains at least one register.</li>
</ul>
<p>Sequential circuits that are not synchronous are called asynchronous.</p>
<p>Asynchronous design in theory is more general than synchronous design, because the timing of the system is not limited by clocked registers. However, synchronous circuits have proved to be easier to design and use than asynchronous circuits</p>
<h1 id="3-有限状态机"><a href="#3-有限状态机" class="headerlink" title="3 有限状态机"></a>3 有限状态机</h1><h2 id="Definition"><a href="#Definition" class="headerlink" title="Definition"></a>Definition</h2><p>Synchronous sequential circuits can be drawn in the forms shown in Figure 3.22. These forms are called finite state machines (FSMs). They get their name because a circuit with k registers can be in one of a finite number ($2^k$) of unique states.</p>
<ul>
<li><p>In Moore machines, the outputs depend only on the current state of the machine.</p>
</li>
<li><p>In Mealy machines, the outputs depend on both the current state and the current inputs.</p>
</li>
</ul>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/FSM.png" alt="FSM"></p>
<h2 id="Examples"><a href="#Examples" class="headerlink" title="Examples"></a>Examples</h2><h3 id="A-controller-for-a-traffic-light-（Moore-Machine）"><a href="#A-controller-for-a-traffic-light-（Moore-Machine）" class="headerlink" title="A controller for a traffic light （Moore Machine）"></a>A controller for a traffic light （Moore Machine）</h3><ol>
<li><p>State transition diagram</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/std.png" alt="std"></p>
</li>
<li><p>State transition table</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stt.png" alt="stt"></p>
</li>
<li><p>Encodings</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ecd.png" alt="ecd"></p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stt_enc.png" alt="stt_enc"></p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ot.png" alt="ot"></p>
</li>
<li><p>Boolean Equations<br>$$<br>S’_1&#x3D;\bar{S_1}S_0+S_1\bar{S_0}\bar{T_B}+S_1\bar{S_0}T_B\<br>S’_0&#x3D;\bar{S_1}\bar{S_2}\bar{T_A}+S_1\bar{S_0}\bar{T_B}<br>$$</p>
<p>Simplify it.</p>
<p>$$<br>S’_1&#x3D;S_1\oplus S_0\<br>S’_0&#x3D;\bar{S_1}\bar{S_2}\bar{T_A}+S_1\bar{S_0}\bar{T_B}<br>$$</p>
<p>Similarly, get the output equations.</p>
<p>$$<br>L_{A1}&#x3D;S_1\<br>L_{A0}&#x3D;\bar{S_1}S_0\<br>L_{B1}&#x3D;\bar{S_1}\<br>L_{B0}&#x3D;S_1S_0<br>$$</p>
</li>
<li><p>Draw the diagram</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/diagram.png" alt="diagram"></p>
</li>
</ol>
<h3 id="Mealy-Machine"><a href="#Mealy-Machine" class="headerlink" title="Mealy Machine"></a>Mealy Machine</h3><p>The snail crawls from left to right along a paper tape containing a sequence of 1’s and 0’s. On each clock cycle, the snail crawls to the next bit. The snail smiles when the last two bits that it has crawled over are, from left to right, 01. Design the FSM to compute when the snail should smile.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/Mealy.png" alt="Mealy"></p>
<h3 id="Factoring-State-Machines"><a href="#Factoring-State-Machines" class="headerlink" title="Factoring State Machines"></a>Factoring State Machines</h3><p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/fsm1.png" alt="fsm1"></p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/fsm2.png" alt="fsm2"></p>
<h3 id="Encoding-patterns"><a href="#Encoding-patterns" class="headerlink" title="Encoding patterns"></a>Encoding patterns</h3><ul>
<li>With <strong>binary encoding</strong>, as was used in the traffic light controller example, each state is represented as a binary number.</li>
<li>In <strong>one-hot encoding</strong>, a separate bit of state is used for each state.</li>
</ul>
<p>A different choice would have resulted in a different circuit.</p>
<h2 id="Deriving-an-FSM-from-a-Schematic"><a href="#Deriving-an-FSM-from-a-Schematic" class="headerlink" title="Deriving an FSM from a Schematic"></a>Deriving an FSM from a Schematic</h2><p>Deriving the state transition diagram from a schematic follows nearly the reverse process of FSM design.</p>
<ul>
<li>Examine circuit, stating inputs, outputs, and state bits.</li>
<li>Write next state and output equations.</li>
<li>Create next state and output tables.</li>
<li>Reduce the next state table to eliminate unreachable states.</li>
<li>Assign each valid state bit combination a name.</li>
<li>Rewrite next state and output tables with state names.</li>
<li>Draw state transition diagram.</li>
<li>State in words what the FSM does.</li>
</ul>
<h1 id="4-Timing"><a href="#4-Timing" class="headerlink" title="4 Timing"></a>4 Timing</h1><h2 id="The-Dynamic-Discipline"><a href="#The-Dynamic-Discipline" class="headerlink" title="The Dynamic Discipline"></a>The Dynamic Discipline</h2><p>The sum of the setup and hold times is called the aperture time of the circuit, because it is the total time for which the input must remain stable.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/dd.png" alt="dd"></p>
<p><strong>拓展阅读：</strong></p>
<p><em>为什么会有建立时间(setup time)和保持时间(hold time)要求?</em></p>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/269274800">https://zhuanlan.zhihu.com/p/269274800</a></p>
<p>网页备份：</p>
<p><a target="_blank" rel="noopener" href="https://pan.baidu.com/s/1Rv0rat9MAu3v6H48-Mrc7A?pwd=fbbg">https://pan.baidu.com/s/1Rv0rat9MAu3v6H48-Mrc7A?pwd=fbbg</a></p>
<h2 id="Setup-Time-Constraint"><a href="#Setup-Time-Constraint" class="headerlink" title="Setup Time Constraint"></a>Setup Time Constraint</h2><p>$$<br>t_{pd}\leq T_C-(t_{pcq}+t_{setup})<br>$$</p>
<p>This equation is called the setup time constraint or max-delay constraint.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stc.png" alt="stc"></p>
<h2 id="Hold-Time-Constraint"><a href="#Hold-Time-Constraint" class="headerlink" title="Hold Time Constraint"></a>Hold Time Constraint</h2><p>$$<br>t_{cd}\geq t_{hold}-t_{cq}<br>$$</p>
<p>This is also called the hold time constraint or min-delay constraint.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/htc.png" alt="htc"></p>
<h2 id="Clock-Skew"><a href="#Clock-Skew" class="headerlink" title="Clock Skew"></a>Clock Skew</h2><p>In the previous analysis, we assumed that the clock reaches all registers at exactly the same time. In reality, there is some variation in this time. This variation in clock edges is called clock skew.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/stc_cs.png" alt="stc_cs"></p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/htc_cs.png" alt="htc_cs"></p>
<h2 id="Metastability"><a href="#Metastability" class="headerlink" title="Metastability"></a>Metastability</h2><p>When a flip-flop samples an input that is changing during its aperture, the output Q may momentarily take on a voltage between 0 and $V_{DD}$ that is in the forbidden zone. This is called a metastable state.<br>$$<br>P(t_{res}&gt;t)&#x3D;\frac{T_0}{T_c}e^{-\frac{t}{\tau}}<br>$$<br>公式推导略。</p>
<p>$T_c$ is the clock period, and $T_0$ and $\tau$ are characteristic of the flip-flop. The equation is valid only for t substantially longer than $t_{pcq}$.</p>
<h2 id="Synchronizers"><a href="#Synchronizers" class="headerlink" title="Synchronizers"></a>Synchronizers</h2><p>To guarantee good logic levels, all asynchronous inputs should be passed through synchronizers.</p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/ss.png" alt="ss"><br>$$<br>P(failure)&#x3D;\frac{T_0}{T_c}e^{-\frac{T_c-t_{setup}}{\tau}}<br>$$<br>If D changes N times per second:<br>$$<br>P(failure)&#x2F;sec&#x3D;N\frac{T_0}{T_c}e^{-\frac{T_c-t_{setup}}{\tau}}<br>$$<br>System reliability is usually measured in mean time between failures (MTBF):<br>$$<br>MTBF&#x3D;\frac{1}{P(failure)&#x2F;sec}&#x3D;\frac{T_ce^{-\frac{T_c-t_{setup}}{\tau}}}{NT_0}<br>$$</p>
<h1 id="5-Parallelism"><a href="#5-Parallelism" class="headerlink" title="5 Parallelism"></a>5 Parallelism</h1><ul>
<li><p>We define a <strong>token</strong> to be a group of inputs that are processed to produce a group of outputs.</p>
</li>
<li><p>The <strong>latency</strong> of a system is the time required for one token to pass through the system from start to end.</p>
</li>
<li><p>The <strong>throughput</strong> is the number of tokens that can be produced per unit time.</p>
</li>
<li><p>With <strong>spatial parallelism</strong>, multiple copies of the hardware are provided so that multiple tasks can be done at the same time.</p>
</li>
<li><p>With <strong>temporal parallelism</strong>, a task is broken into stages, like an assembly line. Multiple tasks can be spread across the stages. Temporal parallelism is commonly called <strong>pipelining</strong>.</p>
</li>
</ul>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/parellelism.png" alt="parellelism"></p>
<p><img src="/2022/08/03/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%B8%89%E7%AB%A0%E5%BD%92%E7%BA%B3/pipelines.png" alt="pipelines"></p>
</div><div class="article-licensing box"><div class="licensing-title"><p>Digital Design and Computer Architecture 第三章归纳</p><p><a href="http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-第三章归纳/">http://example.com/2022/08/03/Digital-Design-and-Computer-Architecture-第三章归纳/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>作者</h6><p>Doxel</p></div></div><div class="level-item is-narrow"><div><h6>发布于</h6><p>2022-08-03</p></div></div><div class="level-item is-narrow"><div><h6>更新于</h6><p>2022-08-03</p></div></div><div class="level-item is-narrow"><div><h6>许可协议</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/">计算机组成</a><a class="link-muted mr-2" rel="tag" href="/tags/%E7%AC%94%E8%AE%B0/">笔记</a></div><!--!--></article></div><!--!--><nav class="post-navigation mt-4 level is-mobile"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2022/08/11/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E5%9B%9B%E7%AB%A0%E5%BD%92%E7%BA%B3/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">Digital Design and Computer Architecture 第四章归纳</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2022/07/22/Digital-Design-and-Computer-Architecture-%E7%AC%AC%E4%BA%8C%E7%AB%A0%E5%BD%92%E7%BA%B3/"><span class="level-item">Digital Design and Computer Architecture 第二章归纳</span><i class="level-item fas fa-chevron-right"></i></a></div></nav><div class="card"><div class="card-content"><h3 class="title is-5">评论</h3><div class="content" id="waline-thread"></div><script src="https://cdn.jsdelivr.net/npm/@waline/client@1.5.4/dist/Waline.min.js"></script><script>Waline({
            el: '#waline-thread',
            serverURL: "https://waline-fu0lnsg42-douyabula.vercel.app/",
            path: window.location.pathname,
            lang: "zh-CN",
            visitor: false,
            emoji: ["https://cdn.jsdelivr.net/gh/walinejs/emojis/weibo"],
            dark: "disable",
            meta: ["nick","mail","link"],
            requiredMeta: [],
            login: "enable",
            
            pageSize: 10,
            
            
            math: false,
            copyright: true,
            locale: {"placeholder":"Comment here..."},
        });</script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar" src="/img/avatar.png" alt="Doxel"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Doxel</p><p class="is-size-6 is-block">Student</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Beihang University</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives"><p class="title">13</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories"><p class="title">4</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags"><p class="title">10</p></a></div></div></nav><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/DouyaBula"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Bilibili" href="https://space.bilibili.com/36175858"><i class="fab fa-youtube"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Zhihu" href="https://www.zhihu.com/people/douya-73"><i class="fab fa-zhihu"></i></a></div></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">分类</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/%E5%AD%A6%E4%B9%A0/"><span class="level-start"><span class="level-item">学习</span></span><span class="level-end"><span class="level-item tag">9</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%B5%8B%E8%AF%95/"><span class="level-start"><span class="level-item">测试</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/%E9%98%85%E8%AF%BB/"><span class="level-start"><span class="level-item">阅读</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/categories/%E9%9A%8F%E7%AC%94/"><span class="level-start"><span class="level-item">随笔</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-06-04T00:49:40.000Z">2023-06-04</time></p><p class="title"><a href="/2023/06/04/%E7%8E%B0%E5%9C%A8%E6%88%91%E6%9B%B4%E5%96%9C%E6%AC%A2%E6%B8%85%E6%99%A8/">比起深夜，现在的我更喜欢清晨——写在「咬住秒针」五周年</a></p><p class="categories"><a href="/categories/%E9%9A%8F%E7%AC%94/">随笔</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-05-28T02:10:38.000Z">2023-05-28</time></p><p class="title"><a href="/2023/05/28/%E8%88%AA%E6%A6%82%E6%9C%9F%E6%9C%AB%E5%88%B7%E9%A2%98%E6%80%BB%E7%BB%93/">航概题库分类总结</a></p><p class="categories"><a href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-03-02T14:10:46.000Z">2023-03-02</time></p><p class="title"><a href="/2023/03/02/%E5%BA%94%E7%94%A8%E4%BA%8E%E5%88%86%E7%A6%BB%E5%BC%8F%E5%86%85%E5%AD%98%E7%9A%84ROLEX%E6%8A%80%E6%9C%AF/">应用于分离式内存的ROLEX技术</a></p><p class="categories"><a href="/categories/%E9%98%85%E8%AF%BB/">阅读</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2023-02-21T01:45:01.000Z">2023-02-21</time></p><p class="title"><a href="/2023/02/21/t-e-s-t/">t e s t</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2022-10-06T12:16:38.000Z">2022-10-06</time></p><p class="title"><a href="/2022/10/06/%E5%B7%A5%E7%A7%91%E5%A4%A7%E7%89%A9%E3%80%8C%E6%9C%BA%E6%A2%B0%E6%8C%AF%E5%8A%A8%E5%92%8C%E7%94%B5%E7%A3%81%E6%8C%AF%E8%8D%A1%E3%80%8D%E6%89%8B%E5%86%8C/">工科大物「机械振动和电磁振荡」手册</a></p><p class="categories"><a href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></p></div></article></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">归档</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2023/06/"><span class="level-start"><span class="level-item">六月 2023</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2023/05/"><span class="level-start"><span class="level-item">五月 2023</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2023/03/"><span class="level-start"><span class="level-item">三月 2023</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2023/02/"><span class="level-start"><span class="level-item">二月 2023</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/10/"><span class="level-start"><span class="level-item">十月 2022</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/09/"><span class="level-start"><span class="level-item">九月 2022</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/08/"><span class="level-start"><span class="level-item">八月 2022</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2022/07/"><span class="level-start"><span class="level-item">七月 2022</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">标签</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/MIPS/"><span class="tag">MIPS</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Verilog/"><span class="tag">Verilog</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E5%88%86%E7%A6%BB%E5%BC%8F%E5%86%85%E5%AD%98/"><span class="tag">分离式内存</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E5%B7%A5%E7%A7%91%E5%A4%A7%E5%AD%A6%E7%89%A9%E7%90%86/"><span class="tag">工科大学物理</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%B0%B8%E8%BF%9C%E6%98%AF%E6%B7%B1%E5%A4%9C%E6%9C%89%E5%A4%9A%E5%A5%BD%E3%80%82/"><span class="tag">永远是深夜有多好。</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%B5%8B%E8%AF%95/"><span class="tag">测试</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%A7%91%E7%A0%94%E8%AF%BE%E5%A0%82/"><span class="tag">科研课堂</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%AC%94%E8%AE%B0/"><span class="tag">笔记</span><span class="tag">9</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%88%AA%E7%A9%BA%E8%88%AA%E5%A4%A9%E6%A6%82%E8%AE%BA/"><span class="tag">航空航天概论</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/"><span class="tag">计算机组成</span><span class="tag">6</span></a></div></div></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" id="toc" data-type="toc"><div class="card-content"><div class="menu"><h3 class="menu-label">目录</h3><ul class="menu-list"><li><a class="level is-mobile" href="#0-前言"><span class="level-left"><span class="level-item">0 前言</span></span></a></li><li><a class="level is-mobile" href="#1-时序逻辑模块"><span class="level-left"><span class="level-item">1 时序逻辑模块</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Bistable-Element"><span class="level-left"><span class="level-item">Bistable Element</span></span></a></li><li><a class="level is-mobile" href="#SR-Latch"><span class="level-left"><span class="level-item">SR Latch</span></span></a></li><li><a class="level is-mobile" href="#D-Latch"><span class="level-left"><span class="level-item">D Latch</span></span></a></li><li><a class="level is-mobile" href="#D-Flip-Flop"><span class="level-left"><span class="level-item">D Flip-Flop</span></span></a></li><li><a class="level is-mobile" href="#Register"><span class="level-left"><span class="level-item">Register</span></span></a></li><li><a class="level is-mobile" href="#Enabled-Flip-Flop"><span class="level-left"><span class="level-item">Enabled Flip-Flop</span></span></a></li><li><a class="level is-mobile" href="#Resettable-Flip-Flop"><span class="level-left"><span class="level-item">Resettable Flip-Flop</span></span></a></li><li><a class="level is-mobile" href="#Transistors-Level-Designs"><span class="level-left"><span class="level-item">Transistors-Level Designs</span></span></a></li></ul></li><li><a class="level is-mobile" href="#2-设计原则"><span class="level-left"><span class="level-item">2 设计原则</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Definition-of-a-Synchronous-Sequential-Circuit"><span class="level-left"><span class="level-item">Definition of a Synchronous Sequential Circuit</span></span></a></li></ul></li><li><a class="level is-mobile" href="#3-有限状态机"><span class="level-left"><span class="level-item">3 有限状态机</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#Definition"><span class="level-left"><span class="level-item">Definition</span></span></a></li><li><a class="level is-mobile" href="#Examples"><span class="level-left"><span class="level-item">Examples</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#A-controller-for-a-traffic-light-（Moore-Machine）"><span class="level-left"><span class="level-item">A controller for a traffic light （Moore Machine）</span></span></a></li><li><a class="level is-mobile" href="#Mealy-Machine"><span class="level-left"><span class="level-item">Mealy Machine</span></span></a></li><li><a class="level is-mobile" href="#Factoring-State-Machines"><span class="level-left"><span class="level-item">Factoring State Machines</span></span></a></li><li><a class="level is-mobile" href="#Encoding-patterns"><span class="level-left"><span class="level-item">Encoding patterns</span></span></a></li></ul></li><li><a class="level is-mobile" href="#Deriving-an-FSM-from-a-Schematic"><span class="level-left"><span class="level-item">Deriving an FSM from a Schematic</span></span></a></li></ul></li><li><a class="level is-mobile" href="#4-Timing"><span class="level-left"><span class="level-item">4 Timing</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#The-Dynamic-Discipline"><span class="level-left"><span class="level-item">The Dynamic Discipline</span></span></a></li><li><a class="level is-mobile" href="#Setup-Time-Constraint"><span class="level-left"><span class="level-item">Setup Time Constraint</span></span></a></li><li><a class="level is-mobile" href="#Hold-Time-Constraint"><span class="level-left"><span class="level-item">Hold Time Constraint</span></span></a></li><li><a class="level is-mobile" href="#Clock-Skew"><span class="level-left"><span class="level-item">Clock Skew</span></span></a></li><li><a class="level is-mobile" href="#Metastability"><span class="level-left"><span class="level-item">Metastability</span></span></a></li><li><a class="level is-mobile" href="#Synchronizers"><span class="level-left"><span class="level-item">Synchronizers</span></span></a></li></ul></li><li><a class="level is-mobile" href="#5-Parallelism"><span class="level-left"><span class="level-item">5 Parallelism</span></span></a></li></ul></div></div><style>#toc .menu-list > li > a.is-active + .menu-list { display: block; }#toc .menu-list > li > a + .menu-list { display: none; }</style><script src="/js/toc.js" defer></script></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/logo.png" alt="Doxel&#039;s Garden" height="28"></a><p class="is-size-7"><span>&copy; 2023 Doxel</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="My GitHub" href="https://github.com/DouyaBula"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("zh-CN");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用Cookie来改善您的体验。",
          dismiss: "知道了！",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script type="text/x-mathjax-config">MathJax.Hub.Config({
            'HTML-CSS': {
                matchFontHeight: false
            },
            SVG: {
                matchFontHeight: false
            },
            CommonHTML: {
                matchFontHeight: false
            },
            tex2jax: {
                inlineMath: [
                    ['$','$'],
                    ['\\(','\\)']
                ]
            }
        });</script><script src="https://cdn.jsdelivr.net/npm/mathjax@2.7.9/unpacked/MathJax.js?config=TeX-MML-AM_CHTML" defer></script><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script></body></html>