

================================================================
== Vivado HLS Report for 'sandbox'
================================================================
* Date:           Wed Jan 27 13:42:17 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.68|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2081283|  2081283|  2081284|  2081284| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                |                      |      Latency      |      Interval     | Pipeline|
        |            Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +--------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_sandbox_AXIvideo2Mat_fu_97  |sandbox_AXIvideo2Mat  |  2081283|  2081283|  2081283|  2081283|   none  |
        |grp_sandbox_Block_proc_fu_119   |sandbox_Block_proc    |  2079361|  2079361|  2079361|  2079361|   none  |
        +--------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|       5|     44|
|Instance         |        0|      -|     481|    710|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     489|    754|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |sandbox_AXIvideo2Mat_U0      |sandbox_AXIvideo2Mat       |        0|      0|  325|  455|
    |sandbox_Block_proc_U0        |sandbox_Block_proc         |        0|      0|   44|   87|
    |sandbox_CONTROL_BUS_s_axi_U  |sandbox_CONTROL_BUS_s_axi  |        0|      0|  112|  168|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        0|      0|  481|  710|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+---+----+------+-----+---------+
    |       Name       | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------+---------+---+----+------+-----+---------+
    |result_channel_U  |        0|  5|  44|     2|   32|       64|
    +------------------+---------+---+----+------+-----+---------+
    |Total             |        0|  5|  44|     2|   32|       64|
    +------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS                                    |  1|   0|    1|          0|
    |ap_reg_procdone_sandbox_AXIvideo2Mat_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_sandbox_Block_proc_U0    |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  3|   0|    3|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    6|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    6|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |         sandbox        | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |         sandbox        | return value |
|interrupt                  | out |    1| ap_ctrl_hs |         sandbox        | return value |
|video_in_TDATA             |  in |   24|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|video_in_TKEEP             |  in |    3|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|video_in_TSTRB             |  in |    3|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|video_in_TUSER             |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|video_in_TLAST             |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|video_in_TID               |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|video_in_TDEST             |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|video_in_TVALID            |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|video_in_TREADY            | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|video_out_TDATA            | out |   24|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|video_out_TKEEP            | out |    3|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|video_out_TSTRB            | out |    3|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|video_out_TUSER            | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|video_out_TLAST            | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|video_out_TID              | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|video_out_TDEST            | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|video_out_TVALID           | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|video_out_TREADY           |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

