<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>libsimdpp: Operations: insert or extract a single element from a vector</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="main">
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libsimdpp
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Operations: insert or extract a single element from a vector</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacc919d93c342a0bd403f67983ca7503e"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:gacc919d93c342a0bd403f67983ca7503e"><td class="memTemplItemLeft" align="right" valign="top">uint8x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gacc919d93c342a0bd403f67983ca7503e">simdpp::insert</a> (uint8x16 a, uint8_t x)</td></tr>
<tr class="memdesc:gacc919d93c342a0bd403f67983ca7503e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts an element into int8x16 vector at the position identified by <em>id</em>.  <a href="#gacc919d93c342a0bd403f67983ca7503e">More...</a><br/></td></tr>
<tr class="separator:gacc919d93c342a0bd403f67983ca7503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba373748094b5f009103b7b87b7bd92"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:ga8ba373748094b5f009103b7b87b7bd92"><td class="memTemplItemLeft" align="right" valign="top">uint16x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga8ba373748094b5f009103b7b87b7bd92">simdpp::insert</a> (uint16x8 a, uint16_t x)</td></tr>
<tr class="memdesc:ga8ba373748094b5f009103b7b87b7bd92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts an element into int16x8 vector at the position identified by <em>id</em>.  <a href="#ga8ba373748094b5f009103b7b87b7bd92">More...</a><br/></td></tr>
<tr class="separator:ga8ba373748094b5f009103b7b87b7bd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e97293d736f9c2fb01e64197c80dca"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:ga72e97293d736f9c2fb01e64197c80dca"><td class="memTemplItemLeft" align="right" valign="top">uint32x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga72e97293d736f9c2fb01e64197c80dca">simdpp::insert</a> (uint32x4 a, uint32_t x)</td></tr>
<tr class="memdesc:ga72e97293d736f9c2fb01e64197c80dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts an element into int32x4 vector at the position identified by <em>id</em>.  <a href="#ga72e97293d736f9c2fb01e64197c80dca">More...</a><br/></td></tr>
<tr class="separator:ga72e97293d736f9c2fb01e64197c80dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9974d84f9b9b0235dc5fc091962c74d1"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:ga9974d84f9b9b0235dc5fc091962c74d1"><td class="memTemplItemLeft" align="right" valign="top">uint64x2&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga9974d84f9b9b0235dc5fc091962c74d1">simdpp::insert</a> (uint64x2 a, uint64_t x)</td></tr>
<tr class="memdesc:ga9974d84f9b9b0235dc5fc091962c74d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts an element into int64x2 vector at the position identified by <em>id</em>.  <a href="#ga9974d84f9b9b0235dc5fc091962c74d1">More...</a><br/></td></tr>
<tr class="separator:ga9974d84f9b9b0235dc5fc091962c74d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf84994b61a45cc01ddbb1e2dc7f53fa"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:gabf84994b61a45cc01ddbb1e2dc7f53fa"><td class="memTemplItemLeft" align="right" valign="top">float32x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gabf84994b61a45cc01ddbb1e2dc7f53fa">simdpp::insert</a> (float32x4 a, float x)</td></tr>
<tr class="memdesc:gabf84994b61a45cc01ddbb1e2dc7f53fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts an element into float32x4 vector at the position identified by <em>id</em>.  <a href="#gabf84994b61a45cc01ddbb1e2dc7f53fa">More...</a><br/></td></tr>
<tr class="separator:gabf84994b61a45cc01ddbb1e2dc7f53fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b92c216c5de759709d649da37cecb0b"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:ga2b92c216c5de759709d649da37cecb0b"><td class="memTemplItemLeft" align="right" valign="top">float64x2&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga2b92c216c5de759709d649da37cecb0b">simdpp::insert</a> (float64x2 a, double x)</td></tr>
<tr class="memdesc:ga2b92c216c5de759709d649da37cecb0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts an element into float64x2 vector at the position identified by <em>id</em>.  <a href="#ga2b92c216c5de759709d649da37cecb0b">More...</a><br/></td></tr>
<tr class="separator:ga2b92c216c5de759709d649da37cecb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae0a1b7acca54340c9d286774aa158e"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:ga8ae0a1b7acca54340c9d286774aa158e"><td class="memTemplItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga8ae0a1b7acca54340c9d286774aa158e">simdpp::extract</a> (uint8x16 a)</td></tr>
<tr class="memdesc:ga8ae0a1b7acca54340c9d286774aa158e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extracts the <em>id-th</em> element from int8x16 vector.  <a href="#ga8ae0a1b7acca54340c9d286774aa158e">More...</a><br/></td></tr>
<tr class="separator:ga8ae0a1b7acca54340c9d286774aa158e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a2bbbc9397ed11f14ee42749cb9b82"><td class="memTemplParams" colspan="2">template&lt;unsigned id&gt; </td></tr>
<tr class="memitem:ga75a2bbbc9397ed11f14ee42749cb9b82"><td class="memTemplItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga75a2bbbc9397ed11f14ee42749cb9b82">simdpp::extract</a> (int8x16 a)</td></tr>
<tr class="memdesc:ga75a2bbbc9397ed11f14ee42749cb9b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extracts the <em>id-th</em> element from int8x16 vector.  <a href="#ga75a2bbbc9397ed11f14ee42749cb9b82">More...</a><br/></td></tr>
<tr class="separator:ga75a2bbbc9397ed11f14ee42749cb9b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea979cd2f49a013f65b064cdce17c8e8"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gaea979cd2f49a013f65b064cdce17c8e8"><td class="memTemplItemLeft" align="right" valign="top">uint8x32&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gaea979cd2f49a013f65b064cdce17c8e8">simdpp::combine</a> (uint8&lt; 16, E1 &gt; a, uint8&lt; 16, E2 &gt; b)</td></tr>
<tr class="memdesc:gaea979cd2f49a013f65b064cdce17c8e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gaea979cd2f49a013f65b064cdce17c8e8">More...</a><br/></td></tr>
<tr class="separator:gaea979cd2f49a013f65b064cdce17c8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f920165d761d734363b41963eaee85e"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga3f920165d761d734363b41963eaee85e"><td class="memTemplItemLeft" align="right" valign="top">uint16x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga3f920165d761d734363b41963eaee85e">simdpp::combine</a> (uint16&lt; 8, E1 &gt; a, uint16&lt; 8, E2 &gt; b)</td></tr>
<tr class="memdesc:ga3f920165d761d734363b41963eaee85e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga3f920165d761d734363b41963eaee85e">More...</a><br/></td></tr>
<tr class="separator:ga3f920165d761d734363b41963eaee85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dfa283cc21364afe371b0303b1821c"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gaa3dfa283cc21364afe371b0303b1821c"><td class="memTemplItemLeft" align="right" valign="top">uint32x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gaa3dfa283cc21364afe371b0303b1821c">simdpp::combine</a> (uint32&lt; 4, E1 &gt; a, uint32&lt; 4, E2 &gt; b)</td></tr>
<tr class="memdesc:gaa3dfa283cc21364afe371b0303b1821c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gaa3dfa283cc21364afe371b0303b1821c">More...</a><br/></td></tr>
<tr class="separator:gaa3dfa283cc21364afe371b0303b1821c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac549b23ca1d2e207094281eafe0136e1"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gac549b23ca1d2e207094281eafe0136e1"><td class="memTemplItemLeft" align="right" valign="top">uint64x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gac549b23ca1d2e207094281eafe0136e1">simdpp::combine</a> (uint64&lt; 2, E1 &gt; a, uint64&lt; 2, E2 &gt; b)</td></tr>
<tr class="memdesc:gac549b23ca1d2e207094281eafe0136e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gac549b23ca1d2e207094281eafe0136e1">More...</a><br/></td></tr>
<tr class="separator:gac549b23ca1d2e207094281eafe0136e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07b4db46b9f97509139cae226cb7e67"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gad07b4db46b9f97509139cae226cb7e67"><td class="memTemplItemLeft" align="right" valign="top">int16x16&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gad07b4db46b9f97509139cae226cb7e67">simdpp::combine</a> (int16&lt; 8, E1 &gt; a, int16&lt; 8, E2 &gt; b)</td></tr>
<tr class="memdesc:gad07b4db46b9f97509139cae226cb7e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gad07b4db46b9f97509139cae226cb7e67">More...</a><br/></td></tr>
<tr class="separator:gad07b4db46b9f97509139cae226cb7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745b113a9931db20e30fb65591798e0"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gab745b113a9931db20e30fb65591798e0"><td class="memTemplItemLeft" align="right" valign="top">int32x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gab745b113a9931db20e30fb65591798e0">simdpp::combine</a> (int32&lt; 4, E1 &gt; a, int32&lt; 4, E2 &gt; b)</td></tr>
<tr class="memdesc:gab745b113a9931db20e30fb65591798e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gab745b113a9931db20e30fb65591798e0">More...</a><br/></td></tr>
<tr class="separator:gab745b113a9931db20e30fb65591798e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf692e5e530364c497fc92b292a602dc1"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gaf692e5e530364c497fc92b292a602dc1"><td class="memTemplItemLeft" align="right" valign="top">int64x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gaf692e5e530364c497fc92b292a602dc1">simdpp::combine</a> (int64&lt; 2, E1 &gt; a, int64&lt; 2, E2 &gt; b)</td></tr>
<tr class="memdesc:gaf692e5e530364c497fc92b292a602dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gaf692e5e530364c497fc92b292a602dc1">More...</a><br/></td></tr>
<tr class="separator:gaf692e5e530364c497fc92b292a602dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf66d90be8a94270d8e9d2630d1b30b"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gafbf66d90be8a94270d8e9d2630d1b30b"><td class="memTemplItemLeft" align="right" valign="top">float32x8&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gafbf66d90be8a94270d8e9d2630d1b30b">simdpp::combine</a> (float32&lt; 4, E1 &gt; a, float32&lt; 4, E2 &gt; b)</td></tr>
<tr class="memdesc:gafbf66d90be8a94270d8e9d2630d1b30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gafbf66d90be8a94270d8e9d2630d1b30b">More...</a><br/></td></tr>
<tr class="separator:gafbf66d90be8a94270d8e9d2630d1b30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d8bb8b343af4d4ee39cada413c774e"><td class="memTemplParams" colspan="2">template&lt;class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga09d8bb8b343af4d4ee39cada413c774e"><td class="memTemplItemLeft" align="right" valign="top">float64x4&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga09d8bb8b343af4d4ee39cada413c774e">simdpp::combine</a> (float64&lt; 2, E1 &gt; a, float64&lt; 2, E2 &gt; b)</td></tr>
<tr class="memdesc:ga09d8bb8b343af4d4ee39cada413c774e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga09d8bb8b343af4d4ee39cada413c774e">More...</a><br/></td></tr>
<tr class="separator:ga09d8bb8b343af4d4ee39cada413c774e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e4c88bf7d0f39c1a8da87bbbb049c7"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga74e4c88bf7d0f39c1a8da87bbbb049c7"><td class="memTemplItemLeft" align="right" valign="top">uint8&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga74e4c88bf7d0f39c1a8da87bbbb049c7">simdpp::combine</a> (uint8&lt; N, E1 &gt; a1, uint8&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:ga74e4c88bf7d0f39c1a8da87bbbb049c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga74e4c88bf7d0f39c1a8da87bbbb049c7">More...</a><br/></td></tr>
<tr class="separator:ga74e4c88bf7d0f39c1a8da87bbbb049c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492c578a314e30fc43c46576d08d8757"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga492c578a314e30fc43c46576d08d8757"><td class="memTemplItemLeft" align="right" valign="top">uint16&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga492c578a314e30fc43c46576d08d8757">simdpp::combine</a> (uint16&lt; N, E1 &gt; a1, uint16&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:ga492c578a314e30fc43c46576d08d8757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga492c578a314e30fc43c46576d08d8757">More...</a><br/></td></tr>
<tr class="separator:ga492c578a314e30fc43c46576d08d8757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705b9e01348e03edab8fdbbb8312fb74"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga705b9e01348e03edab8fdbbb8312fb74"><td class="memTemplItemLeft" align="right" valign="top">uint32&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga705b9e01348e03edab8fdbbb8312fb74">simdpp::combine</a> (uint32&lt; N, E1 &gt; a1, uint32&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:ga705b9e01348e03edab8fdbbb8312fb74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga705b9e01348e03edab8fdbbb8312fb74">More...</a><br/></td></tr>
<tr class="separator:ga705b9e01348e03edab8fdbbb8312fb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad415a33fa19bcbc9e3b684bb48847c75"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gad415a33fa19bcbc9e3b684bb48847c75"><td class="memTemplItemLeft" align="right" valign="top">uint64&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gad415a33fa19bcbc9e3b684bb48847c75">simdpp::combine</a> (uint64&lt; N, E1 &gt; a1, uint64&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:gad415a33fa19bcbc9e3b684bb48847c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gad415a33fa19bcbc9e3b684bb48847c75">More...</a><br/></td></tr>
<tr class="separator:gad415a33fa19bcbc9e3b684bb48847c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b09fcf43792b3e7ff722cbf35a005d"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga60b09fcf43792b3e7ff722cbf35a005d"><td class="memTemplItemLeft" align="right" valign="top">int8&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga60b09fcf43792b3e7ff722cbf35a005d">simdpp::combine</a> (int8&lt; N, E1 &gt; a1, int8&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:ga60b09fcf43792b3e7ff722cbf35a005d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga60b09fcf43792b3e7ff722cbf35a005d">More...</a><br/></td></tr>
<tr class="separator:ga60b09fcf43792b3e7ff722cbf35a005d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579f6def834de17d6612136c462541a0"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga579f6def834de17d6612136c462541a0"><td class="memTemplItemLeft" align="right" valign="top">int16&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga579f6def834de17d6612136c462541a0">simdpp::combine</a> (int16&lt; N, E1 &gt; a1, int16&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:ga579f6def834de17d6612136c462541a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga579f6def834de17d6612136c462541a0">More...</a><br/></td></tr>
<tr class="separator:ga579f6def834de17d6612136c462541a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd0ab2d74d4412d5338c7ceacb2535c"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gadfd0ab2d74d4412d5338c7ceacb2535c"><td class="memTemplItemLeft" align="right" valign="top">int32&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gadfd0ab2d74d4412d5338c7ceacb2535c">simdpp::combine</a> (int32&lt; N, E1 &gt; a1, int32&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:gadfd0ab2d74d4412d5338c7ceacb2535c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gadfd0ab2d74d4412d5338c7ceacb2535c">More...</a><br/></td></tr>
<tr class="separator:gadfd0ab2d74d4412d5338c7ceacb2535c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b619e7fb72a40749b1740827ad0ec50"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga5b619e7fb72a40749b1740827ad0ec50"><td class="memTemplItemLeft" align="right" valign="top">int64&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga5b619e7fb72a40749b1740827ad0ec50">simdpp::combine</a> (int64&lt; N, E1 &gt; a1, int64&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:ga5b619e7fb72a40749b1740827ad0ec50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga5b619e7fb72a40749b1740827ad0ec50">More...</a><br/></td></tr>
<tr class="separator:ga5b619e7fb72a40749b1740827ad0ec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9dfa5f7b79b58f568a05650530175e2"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:gad9dfa5f7b79b58f568a05650530175e2"><td class="memTemplItemLeft" align="right" valign="top">float32&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#gad9dfa5f7b79b58f568a05650530175e2">simdpp::combine</a> (float32&lt; N, E1 &gt; a1, float32&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:gad9dfa5f7b79b58f568a05650530175e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#gad9dfa5f7b79b58f568a05650530175e2">More...</a><br/></td></tr>
<tr class="separator:gad9dfa5f7b79b58f568a05650530175e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4ac1f2b1f8f74c9c0ca6ce402b974d"><td class="memTemplParams" colspan="2">template&lt;unsigned N, class E1 , class E2 &gt; </td></tr>
<tr class="memitem:ga6d4ac1f2b1f8f74c9c0ca6ce402b974d"><td class="memTemplItemLeft" align="right" valign="top">float64&lt; N *2 &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="a00419.html#ga6d4ac1f2b1f8f74c9c0ca6ce402b974d">simdpp::combine</a> (float64&lt; N, E1 &gt; a1, float64&lt; N, E2 &gt; a2)</td></tr>
<tr class="memdesc:ga6d4ac1f2b1f8f74c9c0ca6ce402b974d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines two 128-bit vectors into a 256-bit vector.  <a href="#ga6d4ac1f2b1f8f74c9c0ca6ce402b974d">More...</a><br/></td></tr>
<tr class="separator:ga6d4ac1f2b1f8f74c9c0ca6ce402b974d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaea979cd2f49a013f65b064cdce17c8e8"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint8x32 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint8&lt; 16, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8&lt; 16, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga3f920165d761d734363b41963eaee85e"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16x16 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint16&lt; 8, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16&lt; 8, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gaa3dfa283cc21364afe371b0303b1821c"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32x8 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint32&lt; 4, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&lt; 4, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gac549b23ca1d2e207094281eafe0136e1"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64x4 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint64&lt; 2, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64&lt; 2, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gad07b4db46b9f97509139cae226cb7e67"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int16x16 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">int16&lt; 8, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16&lt; 8, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gab745b113a9931db20e30fb65591798e0"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int32x8 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">int32&lt; 4, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32&lt; 4, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gaf692e5e530364c497fc92b292a602dc1"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int64x4 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">int64&lt; 2, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64&lt; 2, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gafbf66d90be8a94270d8e9d2630d1b30b"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">float32x8 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">float32&lt; 4, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32&lt; 4, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga09d8bb8b343af4d4ee39cada413c774e"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">float64x4 simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">float64&lt; 2, E1 &gt;&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64&lt; 2, E2 &gt;&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga74e4c88bf7d0f39c1a8da87bbbb049c7"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint8&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint8&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga492c578a314e30fc43c46576d08d8757"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint16&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga705b9e01348e03edab8fdbbb8312fb74"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint32&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gad415a33fa19bcbc9e3b684bb48847c75"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">uint64&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga60b09fcf43792b3e7ff722cbf35a005d"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int8&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">int8&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga579f6def834de17d6612136c462541a0"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int16&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">int16&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gadfd0ab2d74d4412d5338c7ceacb2535c"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int32&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">int32&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga5b619e7fb72a40749b1740827ad0ec50"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int64&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">int64&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gad9dfa5f7b79b58f568a05650530175e2"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">float32&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">float32&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float32&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga6d4ac1f2b1f8f74c9c0ca6ce402b974d"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned N, class E1 , class E2 &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">float64&lt;N*2&gt; simdpp::combine </td>
          <td>(</td>
          <td class="paramtype">float64&lt; N, E1 &gt;&#160;</td>
          <td class="paramname"><em>a1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float64&lt; N, E2 &gt;&#160;</td>
          <td class="paramname"><em>a2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Combines two 128-bit vectors into a 256-bit vector. </p>
<div class="fragment"><div class="line">r = [ a, b ]</div>
</div><!-- fragment --><ul>
<li>In AVX2 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2-AVX, NEON and ALTIVEC this intrinsic results in at least 0 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga8ae0a1b7acca54340c9d286774aa158e"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint8_t simdpp::extract </td>
          <td>(</td>
          <td class="paramtype">uint8x16&#160;</td>
          <td class="paramname"><em>a</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Extracts the <em>id-th</em> element from int8x16 vector. </p>
<div class="fragment"><div class="line">r = a[id]</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In SSE2-SSSE3 this intrinsic results in at least 1-2 instructions. </li>
<li>In SSE4.1-AVX this intrinsic results in at least 1 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga75a2bbbc9397ed11f14ee42749cb9b82"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">int8_t simdpp::extract </td>
          <td>(</td>
          <td class="paramtype">int8x16&#160;</td>
          <td class="paramname"><em>a</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Extracts the <em>id-th</em> element from int8x16 vector. </p>
<div class="fragment"><div class="line">r = a[id]</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In SSE2-SSSE3 this intrinsic results in at least 1-2 instructions. </li>
<li>In SSE4.1-AVX this intrinsic results in at least 1 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 2 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gacc919d93c342a0bd403f67983ca7503e"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint8x16 simdpp::insert </td>
          <td>(</td>
          <td class="paramtype">uint8x16&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>x</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inserts an element into int8x16 vector at the position identified by <em>id</em>. </p>
<div class="fragment"><div class="line">r0 = (<span class="keywordtype">id</span> == 0) ? x : a0</div>
<div class="line">...</div>
<div class="line">r15 = (<span class="keywordtype">id</span> == 15) ? x : a15</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In SSE2-SSSE3 this intrinsic results in at least 4-5 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 3 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga8ba373748094b5f009103b7b87b7bd92"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint16x8 simdpp::insert </td>
          <td>(</td>
          <td class="paramtype">uint16x8&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>x</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inserts an element into int16x8 vector at the position identified by <em>id</em>. </p>
<div class="fragment"><div class="line">r0 = (<span class="keywordtype">id</span> == 0) ? x : a0</div>
<div class="line">...</div>
<div class="line">r7 = (<span class="keywordtype">id</span> == 7) ? x : a7</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In ALTIVEC this intrinsic results in at least 3 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga72e97293d736f9c2fb01e64197c80dca"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32x4 simdpp::insert </td>
          <td>(</td>
          <td class="paramtype">uint32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>x</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inserts an element into int32x4 vector at the position identified by <em>id</em>. </p>
<div class="fragment"><div class="line">r0 = (<span class="keywordtype">id</span> == 0) ? x : a0</div>
<div class="line">r1 = (<span class="keywordtype">id</span> == 1) ? x : a1</div>
<div class="line">r2 = (<span class="keywordtype">id</span> == 2) ? x : a2</div>
<div class="line">r3 = (<span class="keywordtype">id</span> == 3) ? x : a3</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In SSE2-SSSE3 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 3 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga9974d84f9b9b0235dc5fc091962c74d1"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64x2 simdpp::insert </td>
          <td>(</td>
          <td class="paramtype">uint64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>x</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inserts an element into int64x2 vector at the position identified by <em>id</em>. </p>
<div class="fragment"><div class="line">r0 = (<span class="keywordtype">id</span> == 0) ? x : a0</div>
<div class="line">r1 = (<span class="keywordtype">id</span> == 1) ? x : a1</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In SSE2, SSE3 and SSSE3 this intrinsic results in at least 2 instructions. </li>
<li>In SSE4_1 this intrinsic results in at least 1 instructions. </li>
<li>In SSE2_32bit, SSE3_32bit and SSSE3_32bit this intrinsic results in at least 4 instructions. </li>
<li>In SSE4_1_32bit this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 3 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="gabf84994b61a45cc01ddbb1e2dc7f53fa"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">float32x4 simdpp::insert </td>
          <td>(</td>
          <td class="paramtype">float32x4&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">float&#160;</td>
          <td class="paramname"><em>x</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inserts an element into float32x4 vector at the position identified by <em>id</em>. </p>
<div class="fragment"><div class="line">r0 = (<span class="keywordtype">id</span> == 0) ? x : a0</div>
<div class="line">r1 = (<span class="keywordtype">id</span> == 1) ? x : a1</div>
<div class="line">r2 = (<span class="keywordtype">id</span> == 2) ? x : a2</div>
<div class="line">r3 = (<span class="keywordtype">id</span> == 3) ? x : a3</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In SSE2-SSSE3 this intrinsic results in at least 4 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 3 instructions. </li>
</ul>

</div>
</div>
<a class="anchor" id="ga2b92c216c5de759709d649da37cecb0b"></a>
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned id&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">float64x2 simdpp::insert </td>
          <td>(</td>
          <td class="paramtype">float64x2&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>x</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inserts an element into float64x2 vector at the position identified by <em>id</em>. </p>
<p>This function potentially </p>
<div class="fragment"><div class="line">r0 = (<span class="keywordtype">id</span> == 0) ? x : a0</div>
<div class="line">r1 = (<span class="keywordtype">id</span> == 1) ? x : a1</div>
</div><!-- fragment --><p>This function may have very high latency.</p>
<ul>
<li>In SSE2-SSSE3 this intrinsic results in at least 2 instructions. </li>
<li>In ALTIVEC this intrinsic results in at least 3 instructions. </li>
</ul>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.3.1-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 8 2014 03:14:34 for libsimdpp by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.4
</small></address>
</div>
</body>
</html>
