library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALUDecoder is
	-- A, B are inputs into ALU, like A * B, A + B, etc
	-- CS is the control signal, this selects what operator to use
	-- C is our results
	port (
		CS : in std_logic_vector(3 downto 0);
		add : out std_logic;
		sub : out std_logic;
		mul : out std_logic;
		div : out std_logic -- for now
	);
end ALUDecoder;

architecture behavior of ALUDecoder is

begin
    case CS is
        when "0000" =>
            add <= '1';
        when "0001" => 
            sub <= '1';
        when "0010" => 
            mul <= '1';
        when "0011" => 
            div <= '1';
        when others => null;
    end case;
end architecture;

