
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001096c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  08010b00  08010b00  00020b00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ff8  08010ff8  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  08010ff8  08010ff8  00020ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011000  08011000  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011000  08011000  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011004  08011004  00021004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  08011008  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000152c  2000021c  08011224  0003021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001748  08011224  00031748  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002de05  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005416  00000000  00000000  0005e051  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002358  00000000  00000000  00063468  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002188  00000000  00000000  000657c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000311de  00000000  00000000  00067948  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e9fe  00000000  00000000  00098b26  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011b5c2  00000000  00000000  000b7524  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001d2ae6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a278  00000000  00000000  001d2bd4  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000022b8  00000000  00000000  001dce4c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000021c 	.word	0x2000021c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010ae4 	.word	0x08010ae4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000220 	.word	0x20000220
 80001cc:	08010ae4 	.word	0x08010ae4

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	; 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800047e:	f1a4 0401 	sub.w	r4, r4, #1
 8000482:	d1e9      	bne.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800062a:	bf08      	it	eq
 800062c:	4770      	bxeq	lr
 800062e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000632:	bf04      	itt	eq
 8000634:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000638:	4770      	bxeq	lr
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000640:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000644:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000648:	e71c      	b.n	8000484 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_ul2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	e00a      	b.n	8000672 <__aeabi_l2d+0x16>

0800065c <__aeabi_l2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800066a:	d502      	bpl.n	8000672 <__aeabi_l2d+0x16>
 800066c:	4240      	negs	r0, r0
 800066e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000672:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000676:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800067a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800067e:	f43f aed8 	beq.w	8000432 <__adddf3+0xe6>
 8000682:	f04f 0203 	mov.w	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000692:	bf18      	it	ne
 8000694:	3203      	addne	r2, #3
 8000696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	fa00 fc03 	lsl.w	ip, r0, r3
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006aa:	ea40 000e 	orr.w	r0, r0, lr
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	4414      	add	r4, r2
 80006b4:	e6bd      	b.n	8000432 <__adddf3+0xe6>
 80006b6:	bf00      	nop

080006b8 <__aeabi_dmul>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006c6:	bf1d      	ittte	ne
 80006c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006cc:	ea94 0f0c 	teqne	r4, ip
 80006d0:	ea95 0f0c 	teqne	r5, ip
 80006d4:	f000 f8de 	bleq	8000894 <__aeabi_dmul+0x1dc>
 80006d8:	442c      	add	r4, r5
 80006da:	ea81 0603 	eor.w	r6, r1, r3
 80006de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ea:	bf18      	it	ne
 80006ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f8:	d038      	beq.n	800076c <__aeabi_dmul+0xb4>
 80006fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006fe:	f04f 0500 	mov.w	r5, #0
 8000702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000706:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800070a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800070e:	f04f 0600 	mov.w	r6, #0
 8000712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000716:	f09c 0f00 	teq	ip, #0
 800071a:	bf18      	it	ne
 800071c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000720:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000724:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000728:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800072c:	d204      	bcs.n	8000738 <__aeabi_dmul+0x80>
 800072e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000732:	416d      	adcs	r5, r5
 8000734:	eb46 0606 	adc.w	r6, r6, r6
 8000738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800073c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800074c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000750:	bf88      	it	hi
 8000752:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000756:	d81e      	bhi.n	8000796 <__aeabi_dmul+0xde>
 8000758:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800075c:	bf08      	it	eq
 800075e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000762:	f150 0000 	adcs.w	r0, r0, #0
 8000766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000770:	ea46 0101 	orr.w	r1, r6, r1
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000780:	bfc2      	ittt	gt
 8000782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800078a:	bd70      	popgt	{r4, r5, r6, pc}
 800078c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000790:	f04f 0e00 	mov.w	lr, #0
 8000794:	3c01      	subs	r4, #1
 8000796:	f300 80ab 	bgt.w	80008f0 <__aeabi_dmul+0x238>
 800079a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800079e:	bfde      	ittt	le
 80007a0:	2000      	movle	r0, #0
 80007a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007a6:	bd70      	pople	{r4, r5, r6, pc}
 80007a8:	f1c4 0400 	rsb	r4, r4, #0
 80007ac:	3c20      	subs	r4, #32
 80007ae:	da35      	bge.n	800081c <__aeabi_dmul+0x164>
 80007b0:	340c      	adds	r4, #12
 80007b2:	dc1b      	bgt.n	80007ec <__aeabi_dmul+0x134>
 80007b4:	f104 0414 	add.w	r4, r4, #20
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f305 	lsl.w	r3, r0, r5
 80007c0:	fa20 f004 	lsr.w	r0, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea40 0002 	orr.w	r0, r0, r2
 80007cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d8:	fa21 f604 	lsr.w	r6, r1, r4
 80007dc:	eb42 0106 	adc.w	r1, r2, r6
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f1c4 040c 	rsb	r4, r4, #12
 80007f0:	f1c4 0520 	rsb	r5, r4, #32
 80007f4:	fa00 f304 	lsl.w	r3, r0, r4
 80007f8:	fa20 f005 	lsr.w	r0, r0, r5
 80007fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000800:	ea40 0002 	orr.w	r0, r0, r2
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	f141 0100 	adc.w	r1, r1, #0
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 0520 	rsb	r5, r4, #32
 8000820:	fa00 f205 	lsl.w	r2, r0, r5
 8000824:	ea4e 0e02 	orr.w	lr, lr, r2
 8000828:	fa20 f304 	lsr.w	r3, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea43 0302 	orr.w	r3, r3, r2
 8000834:	fa21 f004 	lsr.w	r0, r1, r4
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	fa21 f204 	lsr.w	r2, r1, r4
 8000840:	ea20 0002 	bic.w	r0, r0, r2
 8000844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f094 0f00 	teq	r4, #0
 8000858:	d10f      	bne.n	800087a <__aeabi_dmul+0x1c2>
 800085a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800085e:	0040      	lsls	r0, r0, #1
 8000860:	eb41 0101 	adc.w	r1, r1, r1
 8000864:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000868:	bf08      	it	eq
 800086a:	3c01      	subeq	r4, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1a6>
 800086e:	ea41 0106 	orr.w	r1, r1, r6
 8000872:	f095 0f00 	teq	r5, #0
 8000876:	bf18      	it	ne
 8000878:	4770      	bxne	lr
 800087a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	eb43 0303 	adc.w	r3, r3, r3
 8000884:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3d01      	subeq	r5, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1c6>
 800088e:	ea43 0306 	orr.w	r3, r3, r6
 8000892:	4770      	bx	lr
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089c:	bf18      	it	ne
 800089e:	ea95 0f0c 	teqne	r5, ip
 80008a2:	d00c      	beq.n	80008be <__aeabi_dmul+0x206>
 80008a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ae:	d1d1      	bne.n	8000854 <__aeabi_dmul+0x19c>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	bd70      	pop	{r4, r5, r6, pc}
 80008be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c2:	bf06      	itte	eq
 80008c4:	4610      	moveq	r0, r2
 80008c6:	4619      	moveq	r1, r3
 80008c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008cc:	d019      	beq.n	8000902 <__aeabi_dmul+0x24a>
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	d102      	bne.n	80008da <__aeabi_dmul+0x222>
 80008d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d8:	d113      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	d105      	bne.n	80008ec <__aeabi_dmul+0x234>
 80008e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008e4:	bf1c      	itt	ne
 80008e6:	4610      	movne	r0, r2
 80008e8:	4619      	movne	r1, r3
 80008ea:	d10a      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000906:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800090a:	bd70      	pop	{r4, r5, r6, pc}

0800090c <__aeabi_ddiv>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000912:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800091a:	bf1d      	ittte	ne
 800091c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000920:	ea94 0f0c 	teqne	r4, ip
 8000924:	ea95 0f0c 	teqne	r5, ip
 8000928:	f000 f8a7 	bleq	8000a7a <__aeabi_ddiv+0x16e>
 800092c:	eba4 0405 	sub.w	r4, r4, r5
 8000930:	ea81 0e03 	eor.w	lr, r1, r3
 8000934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800093c:	f000 8088 	beq.w	8000a50 <__aeabi_ddiv+0x144>
 8000940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000944:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800094c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800095c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000960:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000964:	429d      	cmp	r5, r3
 8000966:	bf08      	it	eq
 8000968:	4296      	cmpeq	r6, r2
 800096a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800096e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000972:	d202      	bcs.n	800097a <__aeabi_ddiv+0x6e>
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	ea4f 0232 	mov.w	r2, r2, rrx
 800097a:	1ab6      	subs	r6, r6, r2
 800097c:	eb65 0503 	sbc.w	r5, r5, r3
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800098a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ae:	bf22      	ittt	cs
 80009b0:	1ab6      	subcs	r6, r6, r2
 80009b2:	4675      	movcs	r5, lr
 80009b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b8:	085b      	lsrs	r3, r3, #1
 80009ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009ec:	d018      	beq.n	8000a20 <__aeabi_ddiv+0x114>
 80009ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a0a:	d1c0      	bne.n	800098e <__aeabi_ddiv+0x82>
 8000a0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a10:	d10b      	bne.n	8000a2a <__aeabi_ddiv+0x11e>
 8000a12:	ea41 0100 	orr.w	r1, r1, r0
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a1e:	e7b6      	b.n	800098e <__aeabi_ddiv+0x82>
 8000a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a24:	bf04      	itt	eq
 8000a26:	4301      	orreq	r1, r0
 8000a28:	2000      	moveq	r0, #0
 8000a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a2e:	bf88      	it	hi
 8000a30:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a34:	f63f aeaf 	bhi.w	8000796 <__aeabi_dmul+0xde>
 8000a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a3c:	bf04      	itt	eq
 8000a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a46:	f150 0000 	adcs.w	r0, r0, #0
 8000a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
 8000a50:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a5c:	bfc2      	ittt	gt
 8000a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a66:	bd70      	popgt	{r4, r5, r6, pc}
 8000a68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6c:	f04f 0e00 	mov.w	lr, #0
 8000a70:	3c01      	subs	r4, #1
 8000a72:	e690      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a74:	ea45 0e06 	orr.w	lr, r5, r6
 8000a78:	e68d      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a7e:	ea94 0f0c 	teq	r4, ip
 8000a82:	bf08      	it	eq
 8000a84:	ea95 0f0c 	teqeq	r5, ip
 8000a88:	f43f af3b 	beq.w	8000902 <__aeabi_dmul+0x24a>
 8000a8c:	ea94 0f0c 	teq	r4, ip
 8000a90:	d10a      	bne.n	8000aa8 <__aeabi_ddiv+0x19c>
 8000a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a96:	f47f af34 	bne.w	8000902 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	f47f af25 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	e72c      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000aa8:	ea95 0f0c 	teq	r5, ip
 8000aac:	d106      	bne.n	8000abc <__aeabi_ddiv+0x1b0>
 8000aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ab2:	f43f aefd 	beq.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	e722      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ac0:	bf18      	it	ne
 8000ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ac6:	f47f aec5 	bne.w	8000854 <__aeabi_dmul+0x19c>
 8000aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ace:	f47f af0d 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ad6:	f47f aeeb 	bne.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ada:	e712      	b.n	8000902 <__aeabi_dmul+0x24a>

08000adc <__gedf2>:
 8000adc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ae0:	e006      	b.n	8000af0 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__ledf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	e002      	b.n	8000af0 <__cmpdf2+0x4>
 8000aea:	bf00      	nop

08000aec <__cmpdf2>:
 8000aec:	f04f 0c01 	mov.w	ip, #1
 8000af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b06:	d01b      	beq.n	8000b40 <__cmpdf2+0x54>
 8000b08:	b001      	add	sp, #4
 8000b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b14:	ea91 0f03 	teqne	r1, r3
 8000b18:	bf02      	ittt	eq
 8000b1a:	ea90 0f02 	teqeq	r0, r2
 8000b1e:	2000      	moveq	r0, #0
 8000b20:	4770      	bxeq	lr
 8000b22:	f110 0f00 	cmn.w	r0, #0
 8000b26:	ea91 0f03 	teq	r1, r3
 8000b2a:	bf58      	it	pl
 8000b2c:	4299      	cmppl	r1, r3
 8000b2e:	bf08      	it	eq
 8000b30:	4290      	cmpeq	r0, r2
 8000b32:	bf2c      	ite	cs
 8000b34:	17d8      	asrcs	r0, r3, #31
 8000b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b3a:	f040 0001 	orr.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__cmpdf2+0x64>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d107      	bne.n	8000b60 <__cmpdf2+0x74>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d1d6      	bne.n	8000b08 <__cmpdf2+0x1c>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d0d3      	beq.n	8000b08 <__cmpdf2+0x1c>
 8000b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdrcmple>:
 8000b68:	4684      	mov	ip, r0
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4662      	mov	r2, ip
 8000b6e:	468c      	mov	ip, r1
 8000b70:	4619      	mov	r1, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	e000      	b.n	8000b78 <__aeabi_cdcmpeq>
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdcmpeq>:
 8000b78:	b501      	push	{r0, lr}
 8000b7a:	f7ff ffb7 	bl	8000aec <__cmpdf2>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	bf48      	it	mi
 8000b82:	f110 0f00 	cmnmi.w	r0, #0
 8000b86:	bd01      	pop	{r0, pc}

08000b88 <__aeabi_dcmpeq>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff fff4 	bl	8000b78 <__aeabi_cdcmpeq>
 8000b90:	bf0c      	ite	eq
 8000b92:	2001      	moveq	r0, #1
 8000b94:	2000      	movne	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmplt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffea 	bl	8000b78 <__aeabi_cdcmpeq>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmple>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff ffe0 	bl	8000b78 <__aeabi_cdcmpeq>
 8000bb8:	bf94      	ite	ls
 8000bba:	2001      	movls	r0, #1
 8000bbc:	2000      	movhi	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_dcmpge>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffce 	bl	8000b68 <__aeabi_cdrcmple>
 8000bcc:	bf94      	ite	ls
 8000bce:	2001      	movls	r0, #1
 8000bd0:	2000      	movhi	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmpgt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffc4 	bl	8000b68 <__aeabi_cdrcmple>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmpun>:
 8000bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x10>
 8000bf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bfa:	d10a      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000bfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x20>
 8000c06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000c0c:	f04f 0000 	mov.w	r0, #0
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0001 	mov.w	r0, #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2iz>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d215      	bcs.n	8000c4e <__aeabi_d2iz+0x36>
 8000c22:	d511      	bpl.n	8000c48 <__aeabi_d2iz+0x30>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d912      	bls.n	8000c54 <__aeabi_d2iz+0x3c>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	4770      	bx	lr
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	4770      	bx	lr
 8000c4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c52:	d105      	bne.n	8000c60 <__aeabi_d2iz+0x48>
 8000c54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	bf08      	it	eq
 8000c5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c5e:	4770      	bx	lr
 8000c60:	f04f 0000 	mov.w	r0, #0
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2f>:
 8000c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c70:	bf24      	itt	cs
 8000c72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c7a:	d90d      	bls.n	8000c98 <__aeabi_d2f+0x30>
 8000c7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c9c:	d121      	bne.n	8000ce2 <__aeabi_d2f+0x7a>
 8000c9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ca2:	bfbc      	itt	lt
 8000ca4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ca8:	4770      	bxlt	lr
 8000caa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cb2:	f1c2 0218 	rsb	r2, r2, #24
 8000cb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cbe:	fa20 f002 	lsr.w	r0, r0, r2
 8000cc2:	bf18      	it	ne
 8000cc4:	f040 0001 	orrne.w	r0, r0, #1
 8000cc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ccc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cd4:	ea40 000c 	orr.w	r0, r0, ip
 8000cd8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ce0:	e7cc      	b.n	8000c7c <__aeabi_d2f+0x14>
 8000ce2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ce6:	d107      	bne.n	8000cf8 <__aeabi_d2f+0x90>
 8000ce8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cec:	bf1e      	ittt	ne
 8000cee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cf2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cf6:	4770      	bxne	lr
 8000cf8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <__aeabi_uldivmod>:
 8000d08:	b953      	cbnz	r3, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0a:	b94a      	cbnz	r2, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	bf08      	it	eq
 8000d10:	2800      	cmpeq	r0, #0
 8000d12:	bf1c      	itt	ne
 8000d14:	f04f 31ff 	movne.w	r1, #4294967295
 8000d18:	f04f 30ff 	movne.w	r0, #4294967295
 8000d1c:	f000 b972 	b.w	8001004 <__aeabi_idiv0>
 8000d20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d28:	f000 f806 	bl	8000d38 <__udivmoddi4>
 8000d2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d34:	b004      	add	sp, #16
 8000d36:	4770      	bx	lr

08000d38 <__udivmoddi4>:
 8000d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d3c:	9e08      	ldr	r6, [sp, #32]
 8000d3e:	4604      	mov	r4, r0
 8000d40:	4688      	mov	r8, r1
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d14b      	bne.n	8000dde <__udivmoddi4+0xa6>
 8000d46:	428a      	cmp	r2, r1
 8000d48:	4615      	mov	r5, r2
 8000d4a:	d967      	bls.n	8000e1c <__udivmoddi4+0xe4>
 8000d4c:	fab2 f282 	clz	r2, r2
 8000d50:	b14a      	cbz	r2, 8000d66 <__udivmoddi4+0x2e>
 8000d52:	f1c2 0720 	rsb	r7, r2, #32
 8000d56:	fa01 f302 	lsl.w	r3, r1, r2
 8000d5a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d5e:	4095      	lsls	r5, r2
 8000d60:	ea47 0803 	orr.w	r8, r7, r3
 8000d64:	4094      	lsls	r4, r2
 8000d66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d70:	fa1f fc85 	uxth.w	ip, r5
 8000d74:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d78:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d80:	4299      	cmp	r1, r3
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x60>
 8000d84:	18eb      	adds	r3, r5, r3
 8000d86:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d8a:	f080 811b 	bcs.w	8000fc4 <__udivmoddi4+0x28c>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 8118 	bls.w	8000fc4 <__udivmoddi4+0x28c>
 8000d94:	3f02      	subs	r7, #2
 8000d96:	442b      	add	r3, r5
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dac:	45a4      	cmp	ip, r4
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x8c>
 8000db0:	192c      	adds	r4, r5, r4
 8000db2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x290>
 8000dba:	45a4      	cmp	ip, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x290>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	442c      	add	r4, r5
 8000dc4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000dc8:	eba4 040c 	sub.w	r4, r4, ip
 8000dcc:	2700      	movs	r7, #0
 8000dce:	b11e      	cbz	r6, 8000dd8 <__udivmoddi4+0xa0>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd8:	4639      	mov	r1, r7
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xbe>
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	f000 80eb 	beq.w	8000fbe <__udivmoddi4+0x286>
 8000de8:	2700      	movs	r7, #0
 8000dea:	e9c6 0100 	strd	r0, r1, [r6]
 8000dee:	4638      	mov	r0, r7
 8000df0:	4639      	mov	r1, r7
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f783 	clz	r7, r3
 8000dfa:	2f00      	cmp	r7, #0
 8000dfc:	d147      	bne.n	8000e8e <__udivmoddi4+0x156>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd0>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80fa 	bhi.w	8000ffc <__udivmoddi4+0x2c4>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	4698      	mov	r8, r3
 8000e12:	2e00      	cmp	r6, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa0>
 8000e16:	e9c6 4800 	strd	r4, r8, [r6]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa0>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xe8>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 808f 	bne.w	8000f48 <__udivmoddi4+0x210>
 8000e2a:	1b49      	subs	r1, r1, r5
 8000e2c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e30:	fa1f f885 	uxth.w	r8, r5
 8000e34:	2701      	movs	r7, #1
 8000e36:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e3a:	0c23      	lsrs	r3, r4, #16
 8000e3c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb08 f10c 	mul.w	r1, r8, ip
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	d907      	bls.n	8000e5c <__udivmoddi4+0x124>
 8000e4c:	18eb      	adds	r3, r5, r3
 8000e4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x122>
 8000e54:	4299      	cmp	r1, r3
 8000e56:	f200 80cd 	bhi.w	8000ff4 <__udivmoddi4+0x2bc>
 8000e5a:	4684      	mov	ip, r0
 8000e5c:	1a59      	subs	r1, r3, r1
 8000e5e:	b2a3      	uxth	r3, r4
 8000e60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e64:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e68:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e6c:	fb08 f800 	mul.w	r8, r8, r0
 8000e70:	45a0      	cmp	r8, r4
 8000e72:	d907      	bls.n	8000e84 <__udivmoddi4+0x14c>
 8000e74:	192c      	adds	r4, r5, r4
 8000e76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e7a:	d202      	bcs.n	8000e82 <__udivmoddi4+0x14a>
 8000e7c:	45a0      	cmp	r8, r4
 8000e7e:	f200 80b6 	bhi.w	8000fee <__udivmoddi4+0x2b6>
 8000e82:	4618      	mov	r0, r3
 8000e84:	eba4 0408 	sub.w	r4, r4, r8
 8000e88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e8c:	e79f      	b.n	8000dce <__udivmoddi4+0x96>
 8000e8e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e92:	40bb      	lsls	r3, r7
 8000e94:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e98:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e9c:	fa01 f407 	lsl.w	r4, r1, r7
 8000ea0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ea4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ea8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000eac:	4325      	orrs	r5, r4
 8000eae:	fbb3 f9f8 	udiv	r9, r3, r8
 8000eb2:	0c2c      	lsrs	r4, r5, #16
 8000eb4:	fb08 3319 	mls	r3, r8, r9, r3
 8000eb8:	fa1f fa8e 	uxth.w	sl, lr
 8000ebc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ec0:	fb09 f40a 	mul.w	r4, r9, sl
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	fa02 f207 	lsl.w	r2, r2, r7
 8000eca:	fa00 f107 	lsl.w	r1, r0, r7
 8000ece:	d90b      	bls.n	8000ee8 <__udivmoddi4+0x1b0>
 8000ed0:	eb1e 0303 	adds.w	r3, lr, r3
 8000ed4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ed8:	f080 8087 	bcs.w	8000fea <__udivmoddi4+0x2b2>
 8000edc:	429c      	cmp	r4, r3
 8000ede:	f240 8084 	bls.w	8000fea <__udivmoddi4+0x2b2>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4473      	add	r3, lr
 8000ee8:	1b1b      	subs	r3, r3, r4
 8000eea:	b2ad      	uxth	r5, r5
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ef4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ef8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000efc:	45a2      	cmp	sl, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1da>
 8000f00:	eb1e 0404 	adds.w	r4, lr, r4
 8000f04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f08:	d26b      	bcs.n	8000fe2 <__udivmoddi4+0x2aa>
 8000f0a:	45a2      	cmp	sl, r4
 8000f0c:	d969      	bls.n	8000fe2 <__udivmoddi4+0x2aa>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4474      	add	r4, lr
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1a:	eba4 040a 	sub.w	r4, r4, sl
 8000f1e:	454c      	cmp	r4, r9
 8000f20:	46c2      	mov	sl, r8
 8000f22:	464b      	mov	r3, r9
 8000f24:	d354      	bcc.n	8000fd0 <__udivmoddi4+0x298>
 8000f26:	d051      	beq.n	8000fcc <__udivmoddi4+0x294>
 8000f28:	2e00      	cmp	r6, #0
 8000f2a:	d069      	beq.n	8001000 <__udivmoddi4+0x2c8>
 8000f2c:	ebb1 050a 	subs.w	r5, r1, sl
 8000f30:	eb64 0403 	sbc.w	r4, r4, r3
 8000f34:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f38:	40fd      	lsrs	r5, r7
 8000f3a:	40fc      	lsrs	r4, r7
 8000f3c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f40:	e9c6 5400 	strd	r5, r4, [r6]
 8000f44:	2700      	movs	r7, #0
 8000f46:	e747      	b.n	8000dd8 <__udivmoddi4+0xa0>
 8000f48:	f1c2 0320 	rsb	r3, r2, #32
 8000f4c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f50:	4095      	lsls	r5, r2
 8000f52:	fa01 f002 	lsl.w	r0, r1, r2
 8000f56:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f5e:	4338      	orrs	r0, r7
 8000f60:	0c01      	lsrs	r1, r0, #16
 8000f62:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f66:	fa1f f885 	uxth.w	r8, r5
 8000f6a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f72:	fb07 f308 	mul.w	r3, r7, r8
 8000f76:	428b      	cmp	r3, r1
 8000f78:	fa04 f402 	lsl.w	r4, r4, r2
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x256>
 8000f7e:	1869      	adds	r1, r5, r1
 8000f80:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f84:	d22f      	bcs.n	8000fe6 <__udivmoddi4+0x2ae>
 8000f86:	428b      	cmp	r3, r1
 8000f88:	d92d      	bls.n	8000fe6 <__udivmoddi4+0x2ae>
 8000f8a:	3f02      	subs	r7, #2
 8000f8c:	4429      	add	r1, r5
 8000f8e:	1acb      	subs	r3, r1, r3
 8000f90:	b281      	uxth	r1, r0
 8000f92:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f96:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb00 f308 	mul.w	r3, r0, r8
 8000fa2:	428b      	cmp	r3, r1
 8000fa4:	d907      	bls.n	8000fb6 <__udivmoddi4+0x27e>
 8000fa6:	1869      	adds	r1, r5, r1
 8000fa8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fac:	d217      	bcs.n	8000fde <__udivmoddi4+0x2a6>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	d915      	bls.n	8000fde <__udivmoddi4+0x2a6>
 8000fb2:	3802      	subs	r0, #2
 8000fb4:	4429      	add	r1, r5
 8000fb6:	1ac9      	subs	r1, r1, r3
 8000fb8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000fbc:	e73b      	b.n	8000e36 <__udivmoddi4+0xfe>
 8000fbe:	4637      	mov	r7, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e709      	b.n	8000dd8 <__udivmoddi4+0xa0>
 8000fc4:	4607      	mov	r7, r0
 8000fc6:	e6e7      	b.n	8000d98 <__udivmoddi4+0x60>
 8000fc8:	4618      	mov	r0, r3
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x8c>
 8000fcc:	4541      	cmp	r1, r8
 8000fce:	d2ab      	bcs.n	8000f28 <__udivmoddi4+0x1f0>
 8000fd0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000fd4:	eb69 020e 	sbc.w	r2, r9, lr
 8000fd8:	3801      	subs	r0, #1
 8000fda:	4613      	mov	r3, r2
 8000fdc:	e7a4      	b.n	8000f28 <__udivmoddi4+0x1f0>
 8000fde:	4660      	mov	r0, ip
 8000fe0:	e7e9      	b.n	8000fb6 <__udivmoddi4+0x27e>
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	e795      	b.n	8000f12 <__udivmoddi4+0x1da>
 8000fe6:	4667      	mov	r7, ip
 8000fe8:	e7d1      	b.n	8000f8e <__udivmoddi4+0x256>
 8000fea:	4681      	mov	r9, r0
 8000fec:	e77c      	b.n	8000ee8 <__udivmoddi4+0x1b0>
 8000fee:	3802      	subs	r0, #2
 8000ff0:	442c      	add	r4, r5
 8000ff2:	e747      	b.n	8000e84 <__udivmoddi4+0x14c>
 8000ff4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff8:	442b      	add	r3, r5
 8000ffa:	e72f      	b.n	8000e5c <__udivmoddi4+0x124>
 8000ffc:	4638      	mov	r0, r7
 8000ffe:	e708      	b.n	8000e12 <__udivmoddi4+0xda>
 8001000:	4637      	mov	r7, r6
 8001002:	e6e9      	b.n	8000dd8 <__udivmoddi4+0xa0>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <readADC>:

ADC_HandleTypeDef hadc1;

uint32_t ADCValue = 0;

uint32_t readADC() {
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	 * Reads the ADC1 value and adds the value to the double buffer
	 *
	 */
	static int bufferIndex = 0;

	HAL_ADC_Start(&hadc1);
 800100c:	480b      	ldr	r0, [pc, #44]	; (800103c <readADC+0x34>)
 800100e:	f002 fe41 	bl	8003c94 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8001012:	2164      	movs	r1, #100	; 0x64
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <readADC+0x34>)
 8001016:	f002 ff2b 	bl	8003e70 <HAL_ADC_PollForConversion>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d105      	bne.n	800102c <readADC+0x24>
		ADCValue = HAL_ADC_GetValue(&hadc1);
 8001020:	4806      	ldr	r0, [pc, #24]	; (800103c <readADC+0x34>)
 8001022:	f002 fff5 	bl	8004010 <HAL_ADC_GetValue>
 8001026:	4602      	mov	r2, r0
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <readADC+0x38>)
 800102a:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 800102c:	4803      	ldr	r0, [pc, #12]	; (800103c <readADC+0x34>)
 800102e:	f002 feeb 	bl	8003e08 <HAL_ADC_Stop>
	return ADCValue;
 8001032:	4b03      	ldr	r3, [pc, #12]	; (8001040 <readADC+0x38>)
 8001034:	681b      	ldr	r3, [r3, #0]
}
 8001036:	4618      	mov	r0, r3
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000268 	.word	0x20000268
 8001040:	20000238 	.word	0x20000238

08001044 <displayADC>:

void displayADC() {
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
	// Shows g_ADCValue using the green led on the board as a PWM

	int onTime = ADCValue;
 800104a:	4b16      	ldr	r3, [pc, #88]	; (80010a4 <displayADC+0x60>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	607b      	str	r3, [r7, #4]
	int offTime = 4096 - onTime;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8001056:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8001058:	2201      	movs	r2, #1
 800105a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800105e:	4812      	ldr	r0, [pc, #72]	; (80010a8 <displayADC+0x64>)
 8001060:	f004 fabc 	bl	80055dc <HAL_GPIO_WritePin>
	for (int i = 0; i < onTime; i++)
 8001064:	2300      	movs	r3, #0
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	e003      	b.n	8001072 <displayADC+0x2e>
	  asm("nop");
 800106a:	bf00      	nop
	for (int i = 0; i < onTime; i++)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	3301      	adds	r3, #1
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	429a      	cmp	r2, r3
 8001078:	dbf7      	blt.n	800106a <displayADC+0x26>

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001080:	4809      	ldr	r0, [pc, #36]	; (80010a8 <displayADC+0x64>)
 8001082:	f004 faab 	bl	80055dc <HAL_GPIO_WritePin>
	for (int i = 0; i < offTime; i++)
 8001086:	2300      	movs	r3, #0
 8001088:	60bb      	str	r3, [r7, #8]
 800108a:	e003      	b.n	8001094 <displayADC+0x50>
	  asm("nop");
 800108c:	bf00      	nop
	for (int i = 0; i < offTime; i++)
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	3301      	adds	r3, #1
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68ba      	ldr	r2, [r7, #8]
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	429a      	cmp	r2, r3
 800109a:	dbf7      	blt.n	800108c <displayADC+0x48>
}
 800109c:	bf00      	nop
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000238 	.word	0x20000238
 80010a8:	48001000 	.word	0x48001000

080010ac <ADC_Init>:
  * @param None
  * @retval None
  */

void ADC_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	; 0x28
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  __ADC_CLK_ENABLE();
 80010b2:	4b3b      	ldr	r3, [pc, #236]	; (80011a0 <ADC_Init+0xf4>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	4a3a      	ldr	r2, [pc, #232]	; (80011a0 <ADC_Init+0xf4>)
 80010b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010be:	4b38      	ldr	r3, [pc, #224]	; (80011a0 <ADC_Init+0xf4>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010c6:	603b      	str	r3, [r7, #0]
 80010c8:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010ca:	f107 031c 	add.w	r3, r7, #28
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
 80010e4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80010e6:	4b2f      	ldr	r3, [pc, #188]	; (80011a4 <ADC_Init+0xf8>)
 80010e8:	4a2f      	ldr	r2, [pc, #188]	; (80011a8 <ADC_Init+0xfc>)
 80010ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010ec:	4b2d      	ldr	r3, [pc, #180]	; (80011a4 <ADC_Init+0xf8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010f2:	4b2c      	ldr	r3, [pc, #176]	; (80011a4 <ADC_Init+0xf8>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010f8:	4b2a      	ldr	r3, [pc, #168]	; (80011a4 <ADC_Init+0xf8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010fe:	4b29      	ldr	r3, [pc, #164]	; (80011a4 <ADC_Init+0xf8>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001104:	4b27      	ldr	r3, [pc, #156]	; (80011a4 <ADC_Init+0xf8>)
 8001106:	2204      	movs	r2, #4
 8001108:	615a      	str	r2, [r3, #20]
  //hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
 800110a:	4b26      	ldr	r3, [pc, #152]	; (80011a4 <ADC_Init+0xf8>)
 800110c:	2200      	movs	r2, #0
 800110e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001110:	4b24      	ldr	r3, [pc, #144]	; (80011a4 <ADC_Init+0xf8>)
 8001112:	2201      	movs	r2, #1
 8001114:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001116:	4b23      	ldr	r3, [pc, #140]	; (80011a4 <ADC_Init+0xf8>)
 8001118:	2200      	movs	r2, #0
 800111a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // Need to run start to trigger conversion?
 800111e:	4b21      	ldr	r3, [pc, #132]	; (80011a4 <ADC_Init+0xf8>)
 8001120:	2200      	movs	r2, #0
 8001122:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001124:	4b1f      	ldr	r3, [pc, #124]	; (80011a4 <ADC_Init+0xf8>)
 8001126:	2200      	movs	r2, #0
 8001128:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800112a:	4b1e      	ldr	r3, [pc, #120]	; (80011a4 <ADC_Init+0xf8>)
 800112c:	2200      	movs	r2, #0
 800112e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001132:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <ADC_Init+0xf8>)
 8001134:	2200      	movs	r2, #0
 8001136:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001138:	4b1a      	ldr	r3, [pc, #104]	; (80011a4 <ADC_Init+0xf8>)
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001140:	4818      	ldr	r0, [pc, #96]	; (80011a4 <ADC_Init+0xf8>)
 8001142:	f002 fc53 	bl	80039ec <HAL_ADC_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <ADC_Init+0xa4>
  {
    Error_Handler();
 800114c:	f001 f804 	bl	8002158 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001150:	2300      	movs	r3, #0
 8001152:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001154:	f107 031c 	add.w	r3, r7, #28
 8001158:	4619      	mov	r1, r3
 800115a:	4812      	ldr	r0, [pc, #72]	; (80011a4 <ADC_Init+0xf8>)
 800115c:	f003 fec0 	bl	8004ee0 <HAL_ADCEx_MultiModeConfigChannel>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <ADC_Init+0xbe>
  {
    Error_Handler();
 8001166:	f000 fff7 	bl	8002158 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <ADC_Init+0x100>)
 800116c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800116e:	2306      	movs	r3, #6
 8001170:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001176:	237f      	movs	r3, #127	; 0x7f
 8001178:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800117a:	2304      	movs	r3, #4
 800117c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	61bb      	str	r3, [r7, #24]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4619      	mov	r1, r3
 8001186:	4807      	ldr	r0, [pc, #28]	; (80011a4 <ADC_Init+0xf8>)
 8001188:	f003 f988 	bl	800449c <HAL_ADC_ConfigChannel>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <ADC_Init+0xea>
  {
    Error_Handler();
 8001192:	f000 ffe1 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001196:	bf00      	nop
 8001198:	3728      	adds	r7, #40	; 0x28
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40021000 	.word	0x40021000
 80011a4:	20000268 	.word	0x20000268
 80011a8:	50040000 	.word	0x50040000
 80011ac:	14f00020 	.word	0x14f00020

080011b0 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 80011b0:	b5b0      	push	{r4, r5, r7, lr}
 80011b2:	b08a      	sub	sp, #40	; 0x28
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	ed87 0b02 	vstr	d0, [r7, #8]
 80011ba:	6078      	str	r0, [r7, #4]
	int digit3;
	int digit4;


	//too large number
	if(value >= 1500)
 80011bc:	a3ca      	add	r3, pc, #808	; (adr r3, 80014e8 <ValueDisplay+0x338>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011c6:	f7ff fcfd 	bl	8000bc4 <__aeabi_dcmpge>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d011      	beq.n	80011f4 <ValueDisplay+0x44>
	{
		lcd[0] = (uint8_t) ('T');
 80011d0:	2354      	movs	r3, #84	; 0x54
 80011d2:	743b      	strb	r3, [r7, #16]
		lcd[1] = (uint8_t) ('O');
 80011d4:	234f      	movs	r3, #79	; 0x4f
 80011d6:	747b      	strb	r3, [r7, #17]
		lcd[2] = (uint8_t) ('O');
 80011d8:	234f      	movs	r3, #79	; 0x4f
 80011da:	74bb      	strb	r3, [r7, #18]
		lcd[3] = (uint8_t) ('B');
 80011dc:	2342      	movs	r3, #66	; 0x42
 80011de:	74fb      	strb	r3, [r7, #19]
		lcd[4] = (uint8_t) ('I');
 80011e0:	2349      	movs	r3, #73	; 0x49
 80011e2:	753b      	strb	r3, [r7, #20]
		lcd[5] = (uint8_t) ('G');
 80011e4:	2347      	movs	r3, #71	; 0x47
 80011e6:	757b      	strb	r3, [r7, #21]
		BSP_LCD_GLASS_DisplayString(&lcd);
 80011e8:	f107 0310 	add.w	r3, r7, #16
 80011ec:	4618      	mov	r0, r3
 80011ee:	f001 fbed 	bl	80029cc <BSP_LCD_GLASS_DisplayString>
 80011f2:	e1c9      	b.n	8001588 <ValueDisplay+0x3d8>
		return;
	}
	else
	{
		switch(menuChoice)
 80011f4:	4bb8      	ldr	r3, [pc, #736]	; (80014d8 <ValueDisplay+0x328>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	f000 80c0 	beq.w	800137e <ValueDisplay+0x1ce>
 80011fe:	2b03      	cmp	r3, #3
 8001200:	f000 810d 	beq.w	800141e <ValueDisplay+0x26e>
 8001204:	2b01      	cmp	r3, #1
 8001206:	f040 8173 	bne.w	80014f0 <ValueDisplay+0x340>
			{
			case 1:
				digit1 = value / 1000;
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	4bb3      	ldr	r3, [pc, #716]	; (80014dc <ValueDisplay+0x32c>)
 8001210:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001214:	f7ff fb7a 	bl	800090c <__aeabi_ddiv>
 8001218:	4603      	mov	r3, r0
 800121a:	460c      	mov	r4, r1
 800121c:	4618      	mov	r0, r3
 800121e:	4621      	mov	r1, r4
 8001220:	f7ff fcfa 	bl	8000c18 <__aeabi_d2iz>
 8001224:	4603      	mov	r3, r0
 8001226:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = (value - digit1 * 1000) / 100;
 8001228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800122e:	fb02 f303 	mul.w	r3, r2, r3
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f9d6 	bl	80005e4 <__aeabi_i2d>
 8001238:	4603      	mov	r3, r0
 800123a:	460c      	mov	r4, r1
 800123c:	461a      	mov	r2, r3
 800123e:	4623      	mov	r3, r4
 8001240:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001244:	f7ff f880 	bl	8000348 <__aeabi_dsub>
 8001248:	4603      	mov	r3, r0
 800124a:	460c      	mov	r4, r1
 800124c:	4618      	mov	r0, r3
 800124e:	4621      	mov	r1, r4
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	4ba2      	ldr	r3, [pc, #648]	; (80014e0 <ValueDisplay+0x330>)
 8001256:	f7ff fb59 	bl	800090c <__aeabi_ddiv>
 800125a:	4603      	mov	r3, r0
 800125c:	460c      	mov	r4, r1
 800125e:	4618      	mov	r0, r3
 8001260:	4621      	mov	r1, r4
 8001262:	f7ff fcd9 	bl	8000c18 <__aeabi_d2iz>
 8001266:	4603      	mov	r3, r0
 8001268:	623b      	str	r3, [r7, #32]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 800126a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001270:	fb02 f303 	mul.w	r3, r2, r3
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff f9b5 	bl	80005e4 <__aeabi_i2d>
 800127a:	4603      	mov	r3, r0
 800127c:	460c      	mov	r4, r1
 800127e:	461a      	mov	r2, r3
 8001280:	4623      	mov	r3, r4
 8001282:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001286:	f7ff f85f 	bl	8000348 <__aeabi_dsub>
 800128a:	4603      	mov	r3, r0
 800128c:	460c      	mov	r4, r1
 800128e:	4625      	mov	r5, r4
 8001290:	461c      	mov	r4, r3
 8001292:	6a3b      	ldr	r3, [r7, #32]
 8001294:	2264      	movs	r2, #100	; 0x64
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f9a2 	bl	80005e4 <__aeabi_i2d>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4620      	mov	r0, r4
 80012a6:	4629      	mov	r1, r5
 80012a8:	f7ff f84e 	bl	8000348 <__aeabi_dsub>
 80012ac:	4603      	mov	r3, r0
 80012ae:	460c      	mov	r4, r1
 80012b0:	4618      	mov	r0, r3
 80012b2:	4621      	mov	r1, r4
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	4b8a      	ldr	r3, [pc, #552]	; (80014e4 <ValueDisplay+0x334>)
 80012ba:	f7ff fb27 	bl	800090c <__aeabi_ddiv>
 80012be:	4603      	mov	r3, r0
 80012c0:	460c      	mov	r4, r1
 80012c2:	4618      	mov	r0, r3
 80012c4:	4621      	mov	r1, r4
 80012c6:	f7ff fca7 	bl	8000c18 <__aeabi_d2iz>
 80012ca:	4603      	mov	r3, r0
 80012cc:	61fb      	str	r3, [r7, #28]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 80012ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012d4:	fb02 f303 	mul.w	r3, r2, r3
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff f983 	bl	80005e4 <__aeabi_i2d>
 80012de:	4603      	mov	r3, r0
 80012e0:	460c      	mov	r4, r1
 80012e2:	461a      	mov	r2, r3
 80012e4:	4623      	mov	r3, r4
 80012e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012ea:	f7ff f82d 	bl	8000348 <__aeabi_dsub>
 80012ee:	4603      	mov	r3, r0
 80012f0:	460c      	mov	r4, r1
 80012f2:	4625      	mov	r5, r4
 80012f4:	461c      	mov	r4, r3
 80012f6:	6a3b      	ldr	r3, [r7, #32]
 80012f8:	2264      	movs	r2, #100	; 0x64
 80012fa:	fb02 f303 	mul.w	r3, r2, r3
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff f970 	bl	80005e4 <__aeabi_i2d>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4620      	mov	r0, r4
 800130a:	4629      	mov	r1, r5
 800130c:	f7ff f81c 	bl	8000348 <__aeabi_dsub>
 8001310:	4603      	mov	r3, r0
 8001312:	460c      	mov	r4, r1
 8001314:	4625      	mov	r5, r4
 8001316:	461c      	mov	r4, r3
 8001318:	69fa      	ldr	r2, [r7, #28]
 800131a:	4613      	mov	r3, r2
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f95e 	bl	80005e4 <__aeabi_i2d>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4620      	mov	r0, r4
 800132e:	4629      	mov	r1, r5
 8001330:	f7ff f80a 	bl	8000348 <__aeabi_dsub>
 8001334:	4603      	mov	r3, r0
 8001336:	460c      	mov	r4, r1
 8001338:	4618      	mov	r0, r3
 800133a:	4621      	mov	r1, r4
 800133c:	f7ff fc6c 	bl	8000c18 <__aeabi_d2iz>
 8001340:	4603      	mov	r3, r0
 8001342:	61bb      	str	r3, [r7, #24]
				digit1 += 48;
 8001344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001346:	3330      	adds	r3, #48	; 0x30
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 800134a:	6a3b      	ldr	r3, [r7, #32]
 800134c:	3330      	adds	r3, #48	; 0x30
 800134e:	623b      	str	r3, [r7, #32]
				digit3 += 48;
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	3330      	adds	r3, #48	; 0x30
 8001354:	61fb      	str	r3, [r7, #28]
				digit4 += 48;
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	3330      	adds	r3, #48	; 0x30
 800135a:	61bb      	str	r3, [r7, #24]
				lcd[0] = (uint8_t) (digit1);
 800135c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135e:	b2db      	uxtb	r3, r3
 8001360:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8001362:	6a3b      	ldr	r3, [r7, #32]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) (digit3);
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) (digit4);
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 8001374:	2348      	movs	r3, #72	; 0x48
 8001376:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) ('z');
 8001378:	237a      	movs	r3, #122	; 0x7a
 800137a:	757b      	strb	r3, [r7, #21]
				break;
 800137c:	e0ff      	b.n	800157e <ValueDisplay+0x3ce>

			case 2:
				value = value * 2.23694 * 0.0141683;
 800137e:	a350      	add	r3, pc, #320	; (adr r3, 80014c0 <ValueDisplay+0x310>)
 8001380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001384:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001388:	f7ff f996 	bl	80006b8 <__aeabi_dmul>
 800138c:	4603      	mov	r3, r0
 800138e:	460c      	mov	r4, r1
 8001390:	4618      	mov	r0, r3
 8001392:	4621      	mov	r1, r4
 8001394:	a34c      	add	r3, pc, #304	; (adr r3, 80014c8 <ValueDisplay+0x318>)
 8001396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139a:	f7ff f98d 	bl	80006b8 <__aeabi_dmul>
 800139e:	4603      	mov	r3, r0
 80013a0:	460c      	mov	r4, r1
 80013a2:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80013a6:	f04f 0200 	mov.w	r2, #0
 80013aa:	4b4e      	ldr	r3, [pc, #312]	; (80014e4 <ValueDisplay+0x334>)
 80013ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013b0:	f7ff faac 	bl	800090c <__aeabi_ddiv>
 80013b4:	4603      	mov	r3, r0
 80013b6:	460c      	mov	r4, r1
 80013b8:	4618      	mov	r0, r3
 80013ba:	4621      	mov	r1, r4
 80013bc:	f7ff fc2c 	bl	8000c18 <__aeabi_d2iz>
 80013c0:	4603      	mov	r3, r0
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 80013c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013c6:	4613      	mov	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff f908 	bl	80005e4 <__aeabi_i2d>
 80013d4:	4603      	mov	r3, r0
 80013d6:	460c      	mov	r4, r1
 80013d8:	461a      	mov	r2, r3
 80013da:	4623      	mov	r3, r4
 80013dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013e0:	f7fe ffb2 	bl	8000348 <__aeabi_dsub>
 80013e4:	4603      	mov	r3, r0
 80013e6:	460c      	mov	r4, r1
 80013e8:	4618      	mov	r0, r3
 80013ea:	4621      	mov	r1, r4
 80013ec:	f7ff fc14 	bl	8000c18 <__aeabi_d2iz>
 80013f0:	4603      	mov	r3, r0
 80013f2:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 80013f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f6:	3330      	adds	r3, #48	; 0x30
 80013f8:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 80013fa:	6a3b      	ldr	r3, [r7, #32]
 80013fc:	3330      	adds	r3, #48	; 0x30
 80013fe:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	b2db      	uxtb	r3, r3
 8001404:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8001406:	6a3b      	ldr	r3, [r7, #32]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 800140c:	234d      	movs	r3, #77	; 0x4d
 800140e:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('P');
 8001410:	2350      	movs	r3, #80	; 0x50
 8001412:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 8001414:	2348      	movs	r3, #72	; 0x48
 8001416:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001418:	2320      	movs	r3, #32
 800141a:	757b      	strb	r3, [r7, #21]
				break;
 800141c:	e0af      	b.n	800157e <ValueDisplay+0x3ce>

			case 3:
				value = value * 3.6 * 0.0141683;
 800141e:	a32c      	add	r3, pc, #176	; (adr r3, 80014d0 <ValueDisplay+0x320>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001428:	f7ff f946 	bl	80006b8 <__aeabi_dmul>
 800142c:	4603      	mov	r3, r0
 800142e:	460c      	mov	r4, r1
 8001430:	4618      	mov	r0, r3
 8001432:	4621      	mov	r1, r4
 8001434:	a324      	add	r3, pc, #144	; (adr r3, 80014c8 <ValueDisplay+0x318>)
 8001436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143a:	f7ff f93d 	bl	80006b8 <__aeabi_dmul>
 800143e:	4603      	mov	r3, r0
 8001440:	460c      	mov	r4, r1
 8001442:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <ValueDisplay+0x334>)
 800144c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001450:	f7ff fa5c 	bl	800090c <__aeabi_ddiv>
 8001454:	4603      	mov	r3, r0
 8001456:	460c      	mov	r4, r1
 8001458:	4618      	mov	r0, r3
 800145a:	4621      	mov	r1, r4
 800145c:	f7ff fbdc 	bl	8000c18 <__aeabi_d2iz>
 8001460:	4603      	mov	r3, r0
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 8001464:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001466:	4613      	mov	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f8b8 	bl	80005e4 <__aeabi_i2d>
 8001474:	4603      	mov	r3, r0
 8001476:	460c      	mov	r4, r1
 8001478:	461a      	mov	r2, r3
 800147a:	4623      	mov	r3, r4
 800147c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001480:	f7fe ff62 	bl	8000348 <__aeabi_dsub>
 8001484:	4603      	mov	r3, r0
 8001486:	460c      	mov	r4, r1
 8001488:	4618      	mov	r0, r3
 800148a:	4621      	mov	r1, r4
 800148c:	f7ff fbc4 	bl	8000c18 <__aeabi_d2iz>
 8001490:	4603      	mov	r3, r0
 8001492:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 8001494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001496:	3330      	adds	r3, #48	; 0x30
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 800149a:	6a3b      	ldr	r3, [r7, #32]
 800149c:	3330      	adds	r3, #48	; 0x30
 800149e:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 80014a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 80014a6:	6a3b      	ldr	r3, [r7, #32]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('K');
 80014ac:	234b      	movs	r3, #75	; 0x4b
 80014ae:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('M');
 80014b0:	234d      	movs	r3, #77	; 0x4d
 80014b2:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 80014b4:	2348      	movs	r3, #72	; 0x48
 80014b6:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 80014b8:	2320      	movs	r3, #32
 80014ba:	757b      	strb	r3, [r7, #21]
				break;
 80014bc:	e05f      	b.n	800157e <ValueDisplay+0x3ce>
 80014be:	bf00      	nop
 80014c0:	cc78e9f7 	.word	0xcc78e9f7
 80014c4:	4001e540 	.word	0x4001e540
 80014c8:	091e8cb3 	.word	0x091e8cb3
 80014cc:	3f8d0445 	.word	0x3f8d0445
 80014d0:	cccccccd 	.word	0xcccccccd
 80014d4:	400ccccc 	.word	0x400ccccc
 80014d8:	20000000 	.word	0x20000000
 80014dc:	408f4000 	.word	0x408f4000
 80014e0:	40590000 	.word	0x40590000
 80014e4:	40240000 	.word	0x40240000
 80014e8:	00000000 	.word	0x00000000
 80014ec:	40977000 	.word	0x40977000

			default:
				value = 0.0141683 * value;
 80014f0:	a328      	add	r3, pc, #160	; (adr r3, 8001594 <ValueDisplay+0x3e4>)
 80014f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014fa:	f7ff f8dd 	bl	80006b8 <__aeabi_dmul>
 80014fe:	4603      	mov	r3, r0
 8001500:	460c      	mov	r4, r1
 8001502:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001506:	f04f 0200 	mov.w	r2, #0
 800150a:	4b21      	ldr	r3, [pc, #132]	; (8001590 <ValueDisplay+0x3e0>)
 800150c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001510:	f7ff f9fc 	bl	800090c <__aeabi_ddiv>
 8001514:	4603      	mov	r3, r0
 8001516:	460c      	mov	r4, r1
 8001518:	4618      	mov	r0, r3
 800151a:	4621      	mov	r1, r4
 800151c:	f7ff fb7c 	bl	8000c18 <__aeabi_d2iz>
 8001520:	4603      	mov	r3, r0
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 8001524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff f858 	bl	80005e4 <__aeabi_i2d>
 8001534:	4603      	mov	r3, r0
 8001536:	460c      	mov	r4, r1
 8001538:	461a      	mov	r2, r3
 800153a:	4623      	mov	r3, r4
 800153c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001540:	f7fe ff02 	bl	8000348 <__aeabi_dsub>
 8001544:	4603      	mov	r3, r0
 8001546:	460c      	mov	r4, r1
 8001548:	4618      	mov	r0, r3
 800154a:	4621      	mov	r1, r4
 800154c:	f7ff fb64 	bl	8000c18 <__aeabi_d2iz>
 8001550:	4603      	mov	r3, r0
 8001552:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	3330      	adds	r3, #48	; 0x30
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 800155a:	6a3b      	ldr	r3, [r7, #32]
 800155c:	3330      	adds	r3, #48	; 0x30
 800155e:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001562:	b2db      	uxtb	r3, r3
 8001564:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	b2db      	uxtb	r3, r3
 800156a:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 800156c:	234d      	movs	r3, #77	; 0x4d
 800156e:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('/');
 8001570:	232f      	movs	r3, #47	; 0x2f
 8001572:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('S');
 8001574:	2353      	movs	r3, #83	; 0x53
 8001576:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001578:	2320      	movs	r3, #32
 800157a:	757b      	strb	r3, [r7, #21]
				break;
 800157c:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	4618      	mov	r0, r3
 8001584:	f001 fa22 	bl	80029cc <BSP_LCD_GLASS_DisplayString>
	//return;
}
 8001588:	3728      	adds	r7, #40	; 0x28
 800158a:	46bd      	mov	sp, r7
 800158c:	bdb0      	pop	{r4, r5, r7, pc}
 800158e:	bf00      	nop
 8001590:	40240000 	.word	0x40240000
 8001594:	091e8cb3 	.word	0x091e8cb3
 8001598:	3f8d0445 	.word	0x3f8d0445

0800159c <UserInterface>:

int UserInterface(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 80015a0:	f001 f9b4 	bl	800290c <BSP_JOY_GetState>
 80015a4:	4603      	mov	r3, r0
 80015a6:	3b01      	subs	r3, #1
 80015a8:	2b04      	cmp	r3, #4
 80015aa:	d826      	bhi.n	80015fa <UserInterface+0x5e>
 80015ac:	a201      	add	r2, pc, #4	; (adr r2, 80015b4 <UserInterface+0x18>)
 80015ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b2:	bf00      	nop
 80015b4:	080015e7 	.word	0x080015e7
 80015b8:	080015f1 	.word	0x080015f1
 80015bc:	080015d9 	.word	0x080015d9
 80015c0:	080015cf 	.word	0x080015cf
 80015c4:	080015c9 	.word	0x080015c9
	{
	case JOY_NONE:

		return -1;
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
 80015cc:	e015      	b.n	80015fa <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 80015ce:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <UserInterface+0x64>)
 80015d0:	2202      	movs	r2, #2
 80015d2:	601a      	str	r2, [r3, #0]
		return 2;
 80015d4:	2302      	movs	r3, #2
 80015d6:	e010      	b.n	80015fa <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 80015d8:	4b09      	ldr	r3, [pc, #36]	; (8001600 <UserInterface+0x64>)
 80015da:	f04f 32ff 	mov.w	r2, #4294967295
 80015de:	601a      	str	r2, [r3, #0]
		return -1;
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
 80015e4:	e009      	b.n	80015fa <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <UserInterface+0x64>)
 80015e8:	2203      	movs	r2, #3
 80015ea:	601a      	str	r2, [r3, #0]
		return 3;
 80015ec:	2303      	movs	r3, #3
 80015ee:	e004      	b.n	80015fa <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 80015f0:	4b03      	ldr	r3, [pc, #12]	; (8001600 <UserInterface+0x64>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	601a      	str	r2, [r3, #0]
		return 1;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e7ff      	b.n	80015fa <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000000 	.word	0x20000000

08001604 <addToDoubleBuffer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void addToDoubleBuffer(uint32_t value) {
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	static int bufferIndex = 0;
	// setup a double buffer so that values do not get overwritten and are continuous
	// could also do a double length buffer and detect which half we're in
	if (!activeBuffer) {
 800160c:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <addToDoubleBuffer+0x74>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	f083 0301 	eor.w	r3, r3, #1
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d006      	beq.n	8001628 <addToDoubleBuffer+0x24>
		ADCBuffer0[bufferIndex] = value;
 800161a:	4b18      	ldr	r3, [pc, #96]	; (800167c <addToDoubleBuffer+0x78>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4918      	ldr	r1, [pc, #96]	; (8001680 <addToDoubleBuffer+0x7c>)
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001626:	e005      	b.n	8001634 <addToDoubleBuffer+0x30>
	} else {
		ADCBuffer1[bufferIndex] = value;
 8001628:	4b14      	ldr	r3, [pc, #80]	; (800167c <addToDoubleBuffer+0x78>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4915      	ldr	r1, [pc, #84]	; (8001684 <addToDoubleBuffer+0x80>)
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	bufferIndex++;
 8001634:	4b11      	ldr	r3, [pc, #68]	; (800167c <addToDoubleBuffer+0x78>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	3301      	adds	r3, #1
 800163a:	4a10      	ldr	r2, [pc, #64]	; (800167c <addToDoubleBuffer+0x78>)
 800163c:	6013      	str	r3, [r2, #0]
	if (bufferIndex > NUM_OF_FFT_SAMPLES) {
 800163e:	4b0f      	ldr	r3, [pc, #60]	; (800167c <addToDoubleBuffer+0x78>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b80      	cmp	r3, #128	; 0x80
 8001644:	dd11      	ble.n	800166a <addToDoubleBuffer+0x66>
		// reset the index to write from the start and change to the next buffer
		bufferIndex = 0;
 8001646:	4b0d      	ldr	r3, [pc, #52]	; (800167c <addToDoubleBuffer+0x78>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
		activeBuffer = !activeBuffer;
 800164c:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <addToDoubleBuffer+0x74>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	bf14      	ite	ne
 8001654:	2301      	movne	r3, #1
 8001656:	2300      	moveq	r3, #0
 8001658:	b2db      	uxtb	r3, r3
 800165a:	f083 0301 	eor.w	r3, r3, #1
 800165e:	b2db      	uxtb	r3, r3
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4b04      	ldr	r3, [pc, #16]	; (8001678 <addToDoubleBuffer+0x74>)
 8001668:	701a      	strb	r2, [r3, #0]
	}
}
 800166a:	bf00      	nop
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	20000240 	.word	0x20000240
 800167c:	20000244 	.word	0x20000244
 8001680:	20000e20 	.word	0x20000e20
 8001684:	20000370 	.word	0x20000370

08001688 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 800168c:	2104      	movs	r1, #4
 800168e:	480a      	ldr	r0, [pc, #40]	; (80016b8 <TIM4_IRQHandler+0x30>)
 8001690:	f003 ffbc 	bl	800560c <HAL_GPIO_TogglePin>

	// read adc value
	g_ADCValue = readADC();
 8001694:	f7ff fcb8 	bl	8001008 <readADC>
 8001698:	4602      	mov	r2, r0
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <TIM4_IRQHandler+0x34>)
 800169c:	601a      	str	r2, [r3, #0]

	// add value to double buffer
	addToDoubleBuffer(g_ADCValue);
 800169e:	4b07      	ldr	r3, [pc, #28]	; (80016bc <TIM4_IRQHandler+0x34>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff ffae 	bl	8001604 <addToDoubleBuffer>

	// clear the flag for resetting the timer
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 80016a8:	4b05      	ldr	r3, [pc, #20]	; (80016c0 <TIM4_IRQHandler+0x38>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f06f 0201 	mvn.w	r2, #1
 80016b0:	611a      	str	r2, [r3, #16]
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	48000400 	.word	0x48000400
 80016bc:	2000023c 	.word	0x2000023c
 80016c0:	200006a0 	.word	0x200006a0

080016c4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80016c4:	b590      	push	{r4, r7, lr}
 80016c6:	b087      	sub	sp, #28
 80016c8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80016ca:	f001 febd 	bl	8003448 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80016ce:	f000 f91f 	bl	8001910 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80016d2:	f000 fbf7 	bl	8001ec4 <MX_GPIO_Init>
	MX_I2C1_Init();
 80016d6:	f000 f9c9 	bl	8001a6c <MX_I2C1_Init>
	MX_I2C2_Init();
 80016da:	f000 fa07 	bl	8001aec <MX_I2C2_Init>
	MX_LCD_Init();
 80016de:	f000 fa45 	bl	8001b6c <MX_LCD_Init>
	MX_QUADSPI_Init();
 80016e2:	f000 fa7b 	bl	8001bdc <MX_QUADSPI_Init>
	MX_SAI1_Init();
 80016e6:	f000 fa9f 	bl	8001c28 <MX_SAI1_Init>
	MX_SPI2_Init();
 80016ea:	f000 fb45 	bl	8001d78 <MX_SPI2_Init>
	MX_USART2_UART_Init();
 80016ee:	f000 fbb9 	bl	8001e64 <MX_USART2_UART_Init>
	MX_USB_HOST_Init();
 80016f2:	f00a fe7f 	bl	800c3f4 <MX_USB_HOST_Init>
	ADC_Init();
 80016f6:	f7ff fcd9 	bl	80010ac <ADC_Init>
	MX_TIM4_Init();
 80016fa:	f000 fb7b 	bl	8001df4 <MX_TIM4_Init>

	/* USER CODE BEGIN 2 */

	BSP_LCD_GLASS_Init();
 80016fe:	f001 f92b 	bl	8002958 <BSP_LCD_GLASS_Init>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	int i = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]

		/* USER CODE END WHILE */
		//MX_USB_HOST_Process();
		//HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_2);
		//HAL_Delay(100);
		createData(&Input);
 8001706:	481f      	ldr	r0, [pc, #124]	; (8001784 <main+0xc0>)
 8001708:	f000 f84a 	bl	80017a0 <createData>
//
//		/* Calculates maxValue and returns corresponding value */
//		arm_max_f32(Output, NUM_OF_FFT_SAMPLES, &maxValue, &maxIndex);

		//////////////////////////////////////////////////////////
		arm_cfft_f32(&S, Input, 0, 1);
 800170c:	2301      	movs	r3, #1
 800170e:	2200      	movs	r2, #0
 8001710:	491c      	ldr	r1, [pc, #112]	; (8001784 <main+0xc0>)
 8001712:	481d      	ldr	r0, [pc, #116]	; (8001788 <main+0xc4>)
 8001714:	f00b fcbe 	bl	800d094 <arm_cfft_f32>

		  /* Process the data through the Complex Magnitude Module for
		  calculating the magnitude at each bin */
		  arm_cmplx_mag_f32(Input, Output, NUM_OF_FFT_SAMPLES);
 8001718:	2280      	movs	r2, #128	; 0x80
 800171a:	491c      	ldr	r1, [pc, #112]	; (800178c <main+0xc8>)
 800171c:	4819      	ldr	r0, [pc, #100]	; (8001784 <main+0xc0>)
 800171e:	f00b fd33 	bl	800d188 <arm_cmplx_mag_f32>
//		  {
//			  Output[n]=0.0f;
//		  }

		  /* Calculates maxValue and returns corresponding BIN value */
		  arm_max_f32(Output, NUM_OF_FFT_SAMPLES, &maxValue, &maxIndex);
 8001722:	463b      	mov	r3, r7
 8001724:	1d3a      	adds	r2, r7, #4
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	4818      	ldr	r0, [pc, #96]	; (800178c <main+0xc8>)
 800172a:	f00b f91b 	bl	800c964 <arm_max_f32>

		  // calculate frequency value of peak bin
		  float32_t nyquistFrequency = 4000.0;
 800172e:	4b18      	ldr	r3, [pc, #96]	; (8001790 <main+0xcc>)
 8001730:	613b      	str	r3, [r7, #16]
		  float32_t hertzPerBin = nyquistFrequency/((float)NUM_OF_FFT_SAMPLES);
 8001732:	ed97 7a04 	vldr	s14, [r7, #16]
 8001736:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001794 <main+0xd0>
 800173a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800173e:	edc7 7a03 	vstr	s15, [r7, #12]

		  float32_t hertz = hertzPerBin * (float32_t)maxIndex;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	ee07 3a90 	vmov	s15, r3
 8001748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800174c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001750:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001754:	edc7 7a02 	vstr	s15, [r7, #8]
		//////////////////////////////////////////////////////////


		UserInterface();
 8001758:	f7ff ff20 	bl	800159c <UserInterface>
		ValueDisplay(g_ADCValue, 0);
 800175c:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <main+0xd4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe ff3f 	bl	80005e4 <__aeabi_i2d>
 8001766:	4603      	mov	r3, r0
 8001768:	460c      	mov	r4, r1
 800176a:	2000      	movs	r0, #0
 800176c:	ec44 3b10 	vmov	d0, r3, r4
 8001770:	f7ff fd1e 	bl	80011b0 <ValueDisplay>

		displayADC();
 8001774:	f7ff fc66 	bl	8001044 <displayADC>
		TransmitBuffer(&Output, NUM_OF_FFT_SAMPLES);
 8001778:	2180      	movs	r1, #128	; 0x80
 800177a:	4804      	ldr	r0, [pc, #16]	; (800178c <main+0xc8>)
 800177c:	f000 f876 	bl	800186c <TransmitBuffer>
	while (1) {
 8001780:	e7c1      	b.n	8001706 <main+0x42>
 8001782:	bf00      	nop
 8001784:	2000091c 	.word	0x2000091c
 8001788:	20000608 	.word	0x20000608
 800178c:	200006e0 	.word	0x200006e0
 8001790:	457a0000 	.word	0x457a0000
 8001794:	43000000 	.word	0x43000000
 8001798:	2000023c 	.word	0x2000023c
 800179c:	00000000 	.word	0x00000000

080017a0 <createData>:
	/* USER CODE END 3 */
}

// create some test data, a few sine waves and some noise
void createData(float32_t *buffer)
{
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
	static float32_t accumulator=0.0f;
	static float32_t frequency = 1000.0;
	uint16_t i;

	float32_t radiansPerSample=(frequency*2.0*M_PI)/(float32_t)SAMPLE_RATE;
 80017a8:	4b2d      	ldr	r3, [pc, #180]	; (8001860 <createData+0xc0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe ff2b 	bl	8000608 <__aeabi_f2d>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	f7fe fdc9 	bl	800034c <__adddf3>
 80017ba:	4603      	mov	r3, r0
 80017bc:	460c      	mov	r4, r1
 80017be:	4618      	mov	r0, r3
 80017c0:	4621      	mov	r1, r4
 80017c2:	a325      	add	r3, pc, #148	; (adr r3, 8001858 <createData+0xb8>)
 80017c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c8:	f7fe ff76 	bl	80006b8 <__aeabi_dmul>
 80017cc:	4603      	mov	r3, r0
 80017ce:	460c      	mov	r4, r1
 80017d0:	4618      	mov	r0, r3
 80017d2:	4621      	mov	r1, r4
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	4b22      	ldr	r3, [pc, #136]	; (8001864 <createData+0xc4>)
 80017da:	f7ff f897 	bl	800090c <__aeabi_ddiv>
 80017de:	4603      	mov	r3, r0
 80017e0:	460c      	mov	r4, r1
 80017e2:	4618      	mov	r0, r3
 80017e4:	4621      	mov	r1, r4
 80017e6:	f7ff fa3f 	bl	8000c68 <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	60bb      	str	r3, [r7, #8]


	for(i=0;i<NUM_OF_FFT_SAMPLES*2;i+=2)
 80017ee:	2300      	movs	r3, #0
 80017f0:	81fb      	strh	r3, [r7, #14]
 80017f2:	e029      	b.n	8001848 <createData+0xa8>
	{
		buffer[i]=sin(accumulator);// RE
 80017f4:	4b1c      	ldr	r3, [pc, #112]	; (8001868 <createData+0xc8>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7fe ff05 	bl	8000608 <__aeabi_f2d>
 80017fe:	4603      	mov	r3, r0
 8001800:	460c      	mov	r4, r1
 8001802:	ec44 3b10 	vmov	d0, r3, r4
 8001806:	f00e f903 	bl	800fa10 <sin>
 800180a:	ec51 0b10 	vmov	r0, r1, d0
 800180e:	89fb      	ldrh	r3, [r7, #14]
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	18d4      	adds	r4, r2, r3
 8001816:	f7ff fa27 	bl	8000c68 <__aeabi_d2f>
 800181a:	4603      	mov	r3, r0
 800181c:	6023      	str	r3, [r4, #0]
//		buffer[i]+=sin(accumulator*0.5f)*0.8f;// RE
//		buffer[i]+=i&0x100?0.25f:0.00f;// RE

		//buffer[i]+=((float32_t)rand()/(float32_t)__RAND_MAX);//*5.0f;

		buffer[i+1]=0.0f;// IM
 800181e:	89fb      	ldrh	r3, [r7, #14]
 8001820:	3301      	adds	r3, #1
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	4413      	add	r3, r2
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	601a      	str	r2, [r3, #0]

		accumulator+=radiansPerSample;
 800182e:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <createData+0xc8>)
 8001830:	ed93 7a00 	vldr	s14, [r3]
 8001834:	edd7 7a02 	vldr	s15, [r7, #8]
 8001838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183c:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <createData+0xc8>)
 800183e:	edc3 7a00 	vstr	s15, [r3]
	for(i=0;i<NUM_OF_FFT_SAMPLES*2;i+=2)
 8001842:	89fb      	ldrh	r3, [r7, #14]
 8001844:	3302      	adds	r3, #2
 8001846:	81fb      	strh	r3, [r7, #14]
 8001848:	89fb      	ldrh	r3, [r7, #14]
 800184a:	2bff      	cmp	r3, #255	; 0xff
 800184c:	d9d2      	bls.n	80017f4 <createData+0x54>
	}
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	bd90      	pop	{r4, r7, pc}
 8001856:	bf00      	nop
 8001858:	54442d18 	.word	0x54442d18
 800185c:	400921fb 	.word	0x400921fb
 8001860:	20000004 	.word	0x20000004
 8001864:	40bf4000 	.word	0x40bf4000
 8001868:	20000248 	.word	0x20000248

0800186c <TransmitBuffer>:

float ADCToVoltage(int ADCValue) {
	return 3.3 * (float) ADCValue / 4096.0;
}

void TransmitBuffer(float32_t *buffer, int length) {
 800186c:	b590      	push	{r4, r7, lr}
 800186e:	b08b      	sub	sp, #44	; 0x2c
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
	static int write = 0;
	int i = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
	write++;
 800187a:	4b21      	ldr	r3, [pc, #132]	; (8001900 <TransmitBuffer+0x94>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	3301      	adds	r3, #1
 8001880:	4a1f      	ldr	r2, [pc, #124]	; (8001900 <TransmitBuffer+0x94>)
 8001882:	6013      	str	r3, [r2, #0]

	if (write > 10) {
 8001884:	4b1e      	ldr	r3, [pc, #120]	; (8001900 <TransmitBuffer+0x94>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b0a      	cmp	r3, #10
 800188a:	dd35      	ble.n	80018f8 <TransmitBuffer+0x8c>
		for(i=0;i<length;i++) {
 800188c:	2300      	movs	r3, #0
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
 8001890:	e02e      	b.n	80018f0 <TransmitBuffer+0x84>

				float num = buffer[i];
 8001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	623b      	str	r3, [r7, #32]
				char snum[20] = "    ,";
 800189e:	4a19      	ldr	r2, [pc, #100]	; (8001904 <TransmitBuffer+0x98>)
 80018a0:	f107 030c 	add.w	r3, r7, #12
 80018a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018a8:	6018      	str	r0, [r3, #0]
 80018aa:	3304      	adds	r3, #4
 80018ac:	8019      	strh	r1, [r3, #0]
 80018ae:	f107 0312 	add.w	r3, r7, #18
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	819a      	strh	r2, [r3, #12]
				// convert 123 to string [buf]
				sprintf(snum, "%f,\n\r",num);
 80018bc:	6a38      	ldr	r0, [r7, #32]
 80018be:	f7fe fea3 	bl	8000608 <__aeabi_f2d>
 80018c2:	4603      	mov	r3, r0
 80018c4:	460c      	mov	r4, r1
 80018c6:	f107 000c 	add.w	r0, r7, #12
 80018ca:	461a      	mov	r2, r3
 80018cc:	4623      	mov	r3, r4
 80018ce:	490e      	ldr	r1, [pc, #56]	; (8001908 <TransmitBuffer+0x9c>)
 80018d0:	f00c fd86 	bl	800e3e0 <siprintf>

				HAL_UART_Transmit(&huart2, snum, sizeof(snum), HAL_MAX_DELAY);
 80018d4:	f107 010c 	add.w	r1, r7, #12
 80018d8:	f04f 33ff 	mov.w	r3, #4294967295
 80018dc:	2214      	movs	r2, #20
 80018de:	480b      	ldr	r0, [pc, #44]	; (800190c <TransmitBuffer+0xa0>)
 80018e0:	f008 fa14 	bl	8009d0c <HAL_UART_Transmit>
		write = 0;
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <TransmitBuffer+0x94>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
		for(i=0;i<length;i++) {
 80018ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ec:	3301      	adds	r3, #1
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
 80018f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	dbcc      	blt.n	8001892 <TransmitBuffer+0x26>
	}

	}
}
 80018f8:	bf00      	nop
 80018fa:	372c      	adds	r7, #44	; 0x2c
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd90      	pop	{r4, r7, pc}
 8001900:	2000024c 	.word	0x2000024c
 8001904:	08010b08 	.word	0x08010b08
 8001908:	08010b00 	.word	0x08010b00
 800190c:	20000da0 	.word	0x20000da0

08001910 <SystemClock_Config>:
}
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b0b8      	sub	sp, #224	; 0xe0
 8001914:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001916:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800191a:	2244      	movs	r2, #68	; 0x44
 800191c:	2100      	movs	r1, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f00c f841 	bl	800d9a6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001924:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001934:	463b      	mov	r3, r7
 8001936:	2288      	movs	r2, #136	; 0x88
 8001938:	2100      	movs	r1, #0
 800193a:	4618      	mov	r0, r3
 800193c:	f00c f833 	bl	800d9a6 <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001940:	f005 fd72 	bl	8007428 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001944:	4b46      	ldr	r3, [pc, #280]	; (8001a60 <SystemClock_Config+0x150>)
 8001946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800194a:	4a45      	ldr	r2, [pc, #276]	; (8001a60 <SystemClock_Config+0x150>)
 800194c:	f023 0318 	bic.w	r3, r3, #24
 8001950:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 8001954:	231c      	movs	r3, #28
 8001956:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			| RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800195a:	2301      	movs	r3, #1
 800195c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001960:	2301      	movs	r3, #1
 8001962:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001966:	2301      	movs	r3, #1
 8001968:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001972:	2360      	movs	r3, #96	; 0x60
 8001974:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001978:	2302      	movs	r3, #2
 800197a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800197e:	2301      	movs	r3, #1
 8001980:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001984:	2301      	movs	r3, #1
 8001986:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 20;
 800198a:	2314      	movs	r3, #20
 800198c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001990:	2307      	movs	r3, #7
 8001992:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001996:	2302      	movs	r3, #2
 8001998:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800199c:	2302      	movs	r3, #2
 800199e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80019a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019a6:	4618      	mov	r0, r3
 80019a8:	f005 fe8a 	bl	80076c0 <HAL_RCC_OscConfig>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <SystemClock_Config+0xa6>
		Error_Handler();
 80019b2:	f000 fbd1 	bl	8002158 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80019b6:	230f      	movs	r3, #15
 80019b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019bc:	2303      	movs	r3, #3
 80019be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80019c2:	2380      	movs	r3, #128	; 0x80
 80019c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019c8:	2300      	movs	r3, #0
 80019ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80019d4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80019d8:	2101      	movs	r1, #1
 80019da:	4618      	mov	r0, r3
 80019dc:	f006 fa20 	bl	8007e20 <HAL_RCC_ClockConfig>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <SystemClock_Config+0xda>
		Error_Handler();
 80019e6:	f000 fbb7 	bl	8002158 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC
 80019ea:	4b1e      	ldr	r3, [pc, #120]	; (8001a64 <SystemClock_Config+0x154>)
 80019ec:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_I2C1
			| RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019ee:	2300      	movs	r3, #0
 80019f0:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019f2:	2300      	movs	r3, #0
 80019f4:	653b      	str	r3, [r7, #80]	; 0x50
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80019f6:	2300      	movs	r3, #0
 80019f8:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	667b      	str	r3, [r7, #100]	; 0x64
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80019fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a02:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001a0c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a10:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a12:	2301      	movs	r3, #1
 8001a14:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a16:	2301      	movs	r3, #1
 8001a18:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001a1a:	2318      	movs	r3, #24
 8001a1c:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a1e:	2307      	movs	r3, #7
 8001a20:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a22:	2302      	movs	r3, #2
 8001a24:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a26:	2302      	movs	r3, #2
 8001a28:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <SystemClock_Config+0x158>)
 8001a2c:	61fb      	str	r3, [r7, #28]
			| RCC_PLLSAI1_48M2CLK | RCC_PLLSAI1_ADC1CLK;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001a2e:	463b      	mov	r3, r7
 8001a30:	4618      	mov	r0, r3
 8001a32:	f006 fbf9 	bl	8008228 <HAL_RCCEx_PeriphCLKConfig>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <SystemClock_Config+0x130>
		Error_Handler();
 8001a3c:	f000 fb8c 	bl	8002158 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a40:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a44:	f005 fd0e 	bl	8007464 <HAL_PWREx_ControlVoltageScaling>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <SystemClock_Config+0x142>
			!= HAL_OK) {
		Error_Handler();
 8001a4e:	f000 fb83 	bl	8002158 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8001a52:	f007 fb47 	bl	80090e4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001a56:	bf00      	nop
 8001a58:	37e0      	adds	r7, #224	; 0xe0
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000
 8001a64:	000268c2 	.word	0x000268c2
 8001a68:	01110000 	.word	0x01110000

08001a6c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001a70:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a72:	4a1c      	ldr	r2, [pc, #112]	; (8001ae4 <MX_I2C1_Init+0x78>)
 8001a74:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00404C74;
 8001a76:	4b1a      	ldr	r3, [pc, #104]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a78:	4a1b      	ldr	r2, [pc, #108]	; (8001ae8 <MX_I2C1_Init+0x7c>)
 8001a7a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001a7c:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a82:	4b17      	ldr	r3, [pc, #92]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a88:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001a8e:	4b14      	ldr	r3, [pc, #80]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a9a:	4b11      	ldr	r3, [pc, #68]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001aa6:	480e      	ldr	r0, [pc, #56]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001aa8:	f005 f9cc 	bl	8006e44 <HAL_I2C_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001ab2:	f000 fb51 	bl	8002158 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4809      	ldr	r0, [pc, #36]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001aba:	f005 fa52 	bl	8006f62 <HAL_I2CEx_ConfigAnalogFilter>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8001ac4:	f000 fb48 	bl	8002158 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8001ac8:	2100      	movs	r1, #0
 8001aca:	4805      	ldr	r0, [pc, #20]	; (8001ae0 <MX_I2C1_Init+0x74>)
 8001acc:	f005 fa94 	bl	8006ff8 <HAL_I2CEx_ConfigDigitalFilter>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_I2C1_Init+0x6e>
		Error_Handler();
 8001ad6:	f000 fb3f 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000570 	.word	0x20000570
 8001ae4:	40005400 	.word	0x40005400
 8001ae8:	00404c74 	.word	0x00404c74

08001aec <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001af0:	4b1b      	ldr	r3, [pc, #108]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001af2:	4a1c      	ldr	r2, [pc, #112]	; (8001b64 <MX_I2C2_Init+0x78>)
 8001af4:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00404C74;
 8001af6:	4b1a      	ldr	r3, [pc, #104]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001af8:	4a1b      	ldr	r2, [pc, #108]	; (8001b68 <MX_I2C2_Init+0x7c>)
 8001afa:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8001afc:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b02:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b04:	2201      	movs	r2, #1
 8001b06:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b08:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8001b26:	480e      	ldr	r0, [pc, #56]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b28:	f005 f98c 	bl	8006e44 <HAL_I2C_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_I2C2_Init+0x4a>
		Error_Handler();
 8001b32:	f000 fb11 	bl	8002158 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 8001b36:	2100      	movs	r1, #0
 8001b38:	4809      	ldr	r0, [pc, #36]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b3a:	f005 fa12 	bl	8006f62 <HAL_I2CEx_ConfigAnalogFilter>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8001b44:	f000 fb08 	bl	8002158 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4805      	ldr	r0, [pc, #20]	; (8001b60 <MX_I2C2_Init+0x74>)
 8001b4c:	f005 fa54 	bl	8006ff8 <HAL_I2CEx_ConfigDigitalFilter>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_I2C2_Init+0x6e>
		Error_Handler();
 8001b56:	f000 faff 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200005bc 	.word	0x200005bc
 8001b64:	40005800 	.word	0x40005800
 8001b68:	00404c74 	.word	0x00404c74

08001b6c <MX_LCD_Init>:
/**
 * @brief LCD Initialization Function
 * @param None
 * @retval None
 */
static void MX_LCD_Init(void) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
	/* USER CODE END LCD_Init 0 */

	/* USER CODE BEGIN LCD_Init 1 */

	/* USER CODE END LCD_Init 1 */
	hlcd.Instance = LCD;
 8001b70:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b72:	4a19      	ldr	r2, [pc, #100]	; (8001bd8 <MX_LCD_Init+0x6c>)
 8001b74:	601a      	str	r2, [r3, #0]
	hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001b76:	4b17      	ldr	r3, [pc, #92]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	605a      	str	r2, [r3, #4]
	hlcd.Init.Divider = LCD_DIVIDER_16;
 8001b7c:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
	hlcd.Init.Duty = LCD_DUTY_1_4;
 8001b82:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b84:	220c      	movs	r2, #12
 8001b86:	60da      	str	r2, [r3, #12]
	hlcd.Init.Bias = LCD_BIAS_1_4;
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	611a      	str	r2, [r3, #16]
	hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001b8e:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	615a      	str	r2, [r3, #20]
	hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	619a      	str	r2, [r3, #24]
	hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	61da      	str	r2, [r3, #28]
	hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	621a      	str	r2, [r3, #32]
	hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8001ba6:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	631a      	str	r2, [r3, #48]	; 0x30
	hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001bac:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	629a      	str	r2, [r3, #40]	; 0x28
	hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001bb2:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	62da      	str	r2, [r3, #44]	; 0x2c
	hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_LCD_Init(&hlcd) != HAL_OK) {
 8001bbe:	4805      	ldr	r0, [pc, #20]	; (8001bd4 <MX_LCD_Init+0x68>)
 8001bc0:	f005 fa66 	bl	8007090 <HAL_LCD_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_LCD_Init+0x62>
		Error_Handler();
 8001bca:	f000 fac5 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN LCD_Init 2 */

	/* USER CODE END LCD_Init 2 */

}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	200008e0 	.word	0x200008e0
 8001bd8:	40002400 	.word	0x40002400

08001bdc <MX_QUADSPI_Init>:
/**
 * @brief QUADSPI Initialization Function
 * @param None
 * @retval None
 */
static void MX_QUADSPI_Init(void) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN QUADSPI_Init 1 */

	/* USER CODE END QUADSPI_Init 1 */
	/* QUADSPI parameter configuration*/
	hqspi.Instance = QUADSPI;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001be2:	4a10      	ldr	r2, [pc, #64]	; (8001c24 <MX_QUADSPI_Init+0x48>)
 8001be4:	601a      	str	r2, [r3, #0]
	hqspi.Init.ClockPrescaler = 255;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001be8:	22ff      	movs	r2, #255	; 0xff
 8001bea:	605a      	str	r2, [r3, #4]
	hqspi.Init.FifoThreshold = 1;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	609a      	str	r2, [r3, #8]
	hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	60da      	str	r2, [r3, #12]
	hqspi.Init.FlashSize = 1;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	611a      	str	r2, [r3, #16]
	hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	615a      	str	r2, [r3, #20]
	hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	619a      	str	r2, [r3, #24]
	if (HAL_QSPI_Init(&hqspi) != HAL_OK) {
 8001c0a:	4805      	ldr	r0, [pc, #20]	; (8001c20 <MX_QUADSPI_Init+0x44>)
 8001c0c:	f005 fc90 	bl	8007530 <HAL_QSPI_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_QUADSPI_Init+0x3e>
		Error_Handler();
 8001c16:	f000 fa9f 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN QUADSPI_Init 2 */

	/* USER CODE END QUADSPI_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20001020 	.word	0x20001020
 8001c24:	a0001000 	.word	0xa0001000

08001c28 <MX_SAI1_Init>:
/**
 * @brief SAI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SAI1_Init(void) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
	/* USER CODE END SAI1_Init 0 */

	/* USER CODE BEGIN SAI1_Init 1 */

	/* USER CODE END SAI1_Init 1 */
	hsai_BlockA1.Instance = SAI1_Block_A;
 8001c2c:	4b4d      	ldr	r3, [pc, #308]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c2e:	4a4e      	ldr	r2, [pc, #312]	; (8001d68 <MX_SAI1_Init+0x140>)
 8001c30:	601a      	str	r2, [r3, #0]
	hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001c32:	4b4c      	ldr	r3, [pc, #304]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	631a      	str	r2, [r3, #48]	; 0x30
	hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001c38:	4b4a      	ldr	r3, [pc, #296]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	605a      	str	r2, [r3, #4]
	hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8001c3e:	4b49      	ldr	r3, [pc, #292]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c40:	2240      	movs	r2, #64	; 0x40
 8001c42:	635a      	str	r2, [r3, #52]	; 0x34
	hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001c44:	4b47      	ldr	r3, [pc, #284]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	639a      	str	r2, [r3, #56]	; 0x38
	hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001c4a:	4b46      	ldr	r3, [pc, #280]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	63da      	str	r2, [r3, #60]	; 0x3c
	hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001c50:	4b44      	ldr	r3, [pc, #272]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
	hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
	hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001c5c:	4b41      	ldr	r3, [pc, #260]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	615a      	str	r2, [r3, #20]
	hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001c62:	4b40      	ldr	r3, [pc, #256]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
	hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001c68:	4b3e      	ldr	r3, [pc, #248]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c6a:	4a40      	ldr	r2, [pc, #256]	; (8001d6c <MX_SAI1_Init+0x144>)
 8001c6c:	61da      	str	r2, [r3, #28]
	hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	60da      	str	r2, [r3, #12]
	hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001c74:	4b3b      	ldr	r3, [pc, #236]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	625a      	str	r2, [r3, #36]	; 0x24
	hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001c7a:	4b3a      	ldr	r3, [pc, #232]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	629a      	str	r2, [r3, #40]	; 0x28
	hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001c80:	4b38      	ldr	r3, [pc, #224]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
	hsai_BlockA1.FrameInit.FrameLength = 8;
 8001c86:	4b37      	ldr	r3, [pc, #220]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c88:	2208      	movs	r2, #8
 8001c8a:	641a      	str	r2, [r3, #64]	; 0x40
	hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8001c8c:	4b35      	ldr	r3, [pc, #212]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	645a      	str	r2, [r3, #68]	; 0x44
	hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001c92:	4b34      	ldr	r3, [pc, #208]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	649a      	str	r2, [r3, #72]	; 0x48
	hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001c98:	4b32      	ldr	r3, [pc, #200]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	64da      	str	r2, [r3, #76]	; 0x4c
	hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001c9e:	4b31      	ldr	r3, [pc, #196]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	651a      	str	r2, [r3, #80]	; 0x50
	hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8001ca4:	4b2f      	ldr	r3, [pc, #188]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	655a      	str	r2, [r3, #84]	; 0x54
	hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001caa:	4b2e      	ldr	r3, [pc, #184]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	659a      	str	r2, [r3, #88]	; 0x58
	hsai_BlockA1.SlotInit.SlotNumber = 1;
 8001cb0:	4b2c      	ldr	r3, [pc, #176]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	65da      	str	r2, [r3, #92]	; 0x5c
	hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8001cb6:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	661a      	str	r2, [r3, #96]	; 0x60
	if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK) {
 8001cbc:	4829      	ldr	r0, [pc, #164]	; (8001d64 <MX_SAI1_Init+0x13c>)
 8001cbe:	f007 fcc3 	bl	8009648 <HAL_SAI_Init>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_SAI1_Init+0xa4>
		Error_Handler();
 8001cc8:	f000 fa46 	bl	8002158 <Error_Handler>
	}
	hsai_BlockB1.Instance = SAI1_Block_B;
 8001ccc:	4b28      	ldr	r3, [pc, #160]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001cce:	4a29      	ldr	r2, [pc, #164]	; (8001d74 <MX_SAI1_Init+0x14c>)
 8001cd0:	601a      	str	r2, [r3, #0]
	hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001cd2:	4b27      	ldr	r3, [pc, #156]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	631a      	str	r2, [r3, #48]	; 0x30
	hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001cd8:	4b25      	ldr	r3, [pc, #148]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001cda:	2203      	movs	r2, #3
 8001cdc:	605a      	str	r2, [r3, #4]
	hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001cde:	4b24      	ldr	r3, [pc, #144]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001ce0:	2240      	movs	r2, #64	; 0x40
 8001ce2:	635a      	str	r2, [r3, #52]	; 0x34
	hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001ce4:	4b22      	ldr	r3, [pc, #136]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	639a      	str	r2, [r3, #56]	; 0x38
	hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001cea:	4b21      	ldr	r3, [pc, #132]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	63da      	str	r2, [r3, #60]	; 0x3c
	hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8001cf0:	4b1f      	ldr	r3, [pc, #124]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	609a      	str	r2, [r3, #8]
	hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001cf6:	4b1e      	ldr	r3, [pc, #120]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	611a      	str	r2, [r3, #16]
	hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001cfc:	4b1c      	ldr	r3, [pc, #112]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	619a      	str	r2, [r3, #24]
	hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001d02:	4b1b      	ldr	r3, [pc, #108]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	60da      	str	r2, [r3, #12]
	hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	625a      	str	r2, [r3, #36]	; 0x24
	hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001d0e:	4b18      	ldr	r3, [pc, #96]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	629a      	str	r2, [r3, #40]	; 0x28
	hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001d14:	4b16      	ldr	r3, [pc, #88]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	62da      	str	r2, [r3, #44]	; 0x2c
	hsai_BlockB1.FrameInit.FrameLength = 8;
 8001d1a:	4b15      	ldr	r3, [pc, #84]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d1c:	2208      	movs	r2, #8
 8001d1e:	641a      	str	r2, [r3, #64]	; 0x40
	hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8001d20:	4b13      	ldr	r3, [pc, #76]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	645a      	str	r2, [r3, #68]	; 0x44
	hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001d26:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	649a      	str	r2, [r3, #72]	; 0x48
	hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001d2c:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	64da      	str	r2, [r3, #76]	; 0x4c
	hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001d32:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	651a      	str	r2, [r3, #80]	; 0x50
	hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001d38:	4b0d      	ldr	r3, [pc, #52]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	655a      	str	r2, [r3, #84]	; 0x54
	hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001d3e:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	659a      	str	r2, [r3, #88]	; 0x58
	hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001d44:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	65da      	str	r2, [r3, #92]	; 0x5c
	hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001d4a:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	661a      	str	r2, [r3, #96]	; 0x60
	if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK) {
 8001d50:	4807      	ldr	r0, [pc, #28]	; (8001d70 <MX_SAI1_Init+0x148>)
 8001d52:	f007 fc79 	bl	8009648 <HAL_SAI_Init>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_SAI1_Init+0x138>
		Error_Handler();
 8001d5c:	f000 f9fc 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN SAI1_Init 2 */

	/* USER CODE END SAI1_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20000d1c 	.word	0x20000d1c
 8001d68:	40015404 	.word	0x40015404
 8001d6c:	0002ee00 	.word	0x0002ee00
 8001d70:	2000061c 	.word	0x2000061c
 8001d74:	40015424 	.word	0x40015424

08001d78 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	; (8001dec <MX_SPI2_Init+0x74>)
 8001d7e:	4a1c      	ldr	r2, [pc, #112]	; (8001df0 <MX_SPI2_Init+0x78>)
 8001d80:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d82:	4b1a      	ldr	r3, [pc, #104]	; (8001dec <MX_SPI2_Init+0x74>)
 8001d84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d88:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d8a:	4b18      	ldr	r3, [pc, #96]	; (8001dec <MX_SPI2_Init+0x74>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001d90:	4b16      	ldr	r3, [pc, #88]	; (8001dec <MX_SPI2_Init+0x74>)
 8001d92:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001d96:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d98:	4b14      	ldr	r3, [pc, #80]	; (8001dec <MX_SPI2_Init+0x74>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d9e:	4b13      	ldr	r3, [pc, #76]	; (8001dec <MX_SPI2_Init+0x74>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001da4:	4b11      	ldr	r3, [pc, #68]	; (8001dec <MX_SPI2_Init+0x74>)
 8001da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001daa:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <MX_SPI2_Init+0x74>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <MX_SPI2_Init+0x74>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <MX_SPI2_Init+0x74>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <MX_SPI2_Init+0x74>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 8001dc4:	4b09      	ldr	r3, [pc, #36]	; (8001dec <MX_SPI2_Init+0x74>)
 8001dc6:	2207      	movs	r2, #7
 8001dc8:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001dca:	4b08      	ldr	r3, [pc, #32]	; (8001dec <MX_SPI2_Init+0x74>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	631a      	str	r2, [r3, #48]	; 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001dd0:	4b06      	ldr	r3, [pc, #24]	; (8001dec <MX_SPI2_Init+0x74>)
 8001dd2:	2208      	movs	r2, #8
 8001dd4:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001dd6:	4805      	ldr	r0, [pc, #20]	; (8001dec <MX_SPI2_Init+0x74>)
 8001dd8:	f007 fdd0 	bl	800997c <HAL_SPI_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_SPI2_Init+0x6e>
		Error_Handler();
 8001de2:	f000 f9b9 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	200002cc 	.word	0x200002cc
 8001df0:	40003800 	.word	0x40003800

08001df4 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 8001dfa:	4b17      	ldr	r3, [pc, #92]	; (8001e58 <MX_TIM4_Init+0x64>)
 8001dfc:	4a17      	ldr	r2, [pc, #92]	; (8001e5c <MX_TIM4_Init+0x68>)
 8001dfe:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e00:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <MX_TIM4_Init+0x64>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 8001e06:	4b14      	ldr	r3, [pc, #80]	; (8001e58 <MX_TIM4_Init+0x64>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 100; // should be 1 for normal operation
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <MX_TIM4_Init+0x64>)
 8001e0e:	2264      	movs	r2, #100	; 0x64
 8001e10:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 4000; // 4Mhz/SAMPLING_RATE = 4000000/1000
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <MX_TIM4_Init+0x64>)
 8001e14:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001e18:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 8001e1a:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <MX_TIM4_Init+0x6c>)
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1e:	4a10      	ldr	r2, [pc, #64]	; (8001e60 <MX_TIM4_Init+0x6c>)
 8001e20:	f043 0304 	orr.w	r3, r3, #4
 8001e24:	6593      	str	r3, [r2, #88]	; 0x58
 8001e26:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <MX_TIM4_Init+0x6c>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2a:	f003 0304 	and.w	r3, r3, #4
 8001e2e:	607b      	str	r3, [r7, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 8001e32:	4809      	ldr	r0, [pc, #36]	; (8001e58 <MX_TIM4_Init+0x64>)
 8001e34:	f007 fe2c 	bl	8009a90 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&Timer4Handle);
 8001e38:	4807      	ldr	r0, [pc, #28]	; (8001e58 <MX_TIM4_Init+0x64>)
 8001e3a:	f007 fe55 	bl	8009ae8 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2107      	movs	r1, #7
 8001e42:	201e      	movs	r0, #30
 8001e44:	f003 f9d3 	bl	80051ee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e48:	201e      	movs	r0, #30
 8001e4a:	f003 f9ec 	bl	8005226 <HAL_NVIC_EnableIRQ>

}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	200006a0 	.word	0x200006a0
 8001e5c:	40000800 	.word	0x40000800
 8001e60:	40021000 	.word	0x40021000

08001e64 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e6a:	4a15      	ldr	r2, [pc, #84]	; (8001ec0 <MX_USART2_UART_Init+0x5c>)
 8001e6c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001e6e:	4b13      	ldr	r3, [pc, #76]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e74:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001e82:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e88:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e8a:	220c      	movs	r2, #12
 8001e8c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e8e:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e94:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e9a:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_USART2_UART_Init+0x58>)
 8001ea8:	f007 fee2 	bl	8009c70 <HAL_UART_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8001eb2:	f000 f951 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000da0 	.word	0x20000da0
 8001ec0:	40004400 	.word	0x40004400

08001ec4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b08c      	sub	sp, #48	; 0x30
 8001ec8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001eca:	f107 031c 	add.w	r3, r7, #28
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
 8001ed8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001eda:	4b99      	ldr	r3, [pc, #612]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ede:	4a98      	ldr	r2, [pc, #608]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001ee0:	f043 0310 	orr.w	r3, r3, #16
 8001ee4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ee6:	4b96      	ldr	r3, [pc, #600]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eea:	f003 0310 	and.w	r3, r3, #16
 8001eee:	61bb      	str	r3, [r7, #24]
 8001ef0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef2:	4b93      	ldr	r3, [pc, #588]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef6:	4a92      	ldr	r2, [pc, #584]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001efe:	4b90      	ldr	r3, [pc, #576]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001f0a:	4b8d      	ldr	r3, [pc, #564]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0e:	4a8c      	ldr	r2, [pc, #560]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f16:	4b8a      	ldr	r3, [pc, #552]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f1e:	613b      	str	r3, [r7, #16]
 8001f20:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f22:	4b87      	ldr	r3, [pc, #540]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f26:	4a86      	ldr	r2, [pc, #536]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f2e:	4b84      	ldr	r3, [pc, #528]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3a:	4b81      	ldr	r3, [pc, #516]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3e:	4a80      	ldr	r2, [pc, #512]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f46:	4b7e      	ldr	r3, [pc, #504]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	60bb      	str	r3, [r7, #8]
 8001f50:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001f52:	4b7b      	ldr	r3, [pc, #492]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f56:	4a7a      	ldr	r2, [pc, #488]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f5e:	4b78      	ldr	r3, [pc, #480]	; (8002140 <MX_GPIO_Init+0x27c>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	607b      	str	r3, [r7, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin | LD_G_Pin | XL_CS_Pin,
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f240 1109 	movw	r1, #265	; 0x109
 8001f70:	4874      	ldr	r0, [pc, #464]	; (8002144 <MX_GPIO_Init+0x280>)
 8001f72:	f003 fb33 	bl	80055dc <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LD_R_Pin | M3V3_REG_ON_Pin,
 8001f76:	2200      	movs	r2, #0
 8001f78:	210d      	movs	r1, #13
 8001f7a:	4873      	ldr	r0, [pc, #460]	; (8002148 <MX_GPIO_Init+0x284>)
 8001f7c:	f003 fb2e 	bl	80055dc <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8001f80:	2201      	movs	r2, #1
 8001f82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f86:	4871      	ldr	r0, [pc, #452]	; (800214c <MX_GPIO_Init+0x288>)
 8001f88:	f003 fb28 	bl	80055dc <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f92:	486e      	ldr	r0, [pc, #440]	; (800214c <MX_GPIO_Init+0x288>)
 8001f94:	f003 fb22 	bl	80055dc <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2180      	movs	r1, #128	; 0x80
 8001f9c:	486c      	ldr	r0, [pc, #432]	; (8002150 <MX_GPIO_Init+0x28c>)
 8001f9e:	f003 fb1d 	bl	80055dc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : AUDIO_RST_Pin */
	GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001fa2:	2308      	movs	r3, #8
 8001fa4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001fb2:	f107 031c 	add.w	r3, r7, #28
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4862      	ldr	r0, [pc, #392]	; (8002144 <MX_GPIO_Init+0x280>)
 8001fba:	f003 f94f 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin | OTG_FS_OverCurrent_Pin;
 8001fbe:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001fc2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001fc4:	4b63      	ldr	r3, [pc, #396]	; (8002154 <MX_GPIO_Init+0x290>)
 8001fc6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fcc:	f107 031c 	add.w	r3, r7, #28
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	485e      	ldr	r0, [pc, #376]	; (800214c <MX_GPIO_Init+0x288>)
 8001fd4:	f003 f942 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | MAG_INT_Pin | MAG_DRDY_Pin;
 8001fd8:	2307      	movs	r3, #7
 8001fda:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe4:	f107 031c 	add.w	r3, r7, #28
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4858      	ldr	r0, [pc, #352]	; (800214c <MX_GPIO_Init+0x288>)
 8001fec:	f003 f936 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
	GPIO_InitStruct.Pin = JOY_LEFT_Pin | JOY_RIGHT_Pin | JOY_UP_Pin
 8001ff0:	232e      	movs	r3, #46	; 0x2e
 8001ff2:	61fb      	str	r3, [r7, #28]
			| JOY_DOWN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 031c 	add.w	r3, r7, #28
 8002000:	4619      	mov	r1, r3
 8002002:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002006:	f003 f929 	bl	800525c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800200a:	2301      	movs	r3, #1
 800200c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800200e:	2303      	movs	r3, #3
 8002010:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002016:	2303      	movs	r3, #3
 8002018:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201a:	f107 031c 	add.w	r3, r7, #28
 800201e:	4619      	mov	r1, r3
 8002020:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002024:	f003 f91a 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pin : MFX_WAKEUP_Pin */
	GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8002028:	2310      	movs	r3, #16
 800202a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800202c:	4b49      	ldr	r3, [pc, #292]	; (8002154 <MX_GPIO_Init+0x290>)
 800202e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8002034:	f107 031c 	add.w	r3, r7, #28
 8002038:	4619      	mov	r1, r3
 800203a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800203e:	f003 f90d 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | M3V3_REG_ON_Pin;
 8002042:	2309      	movs	r3, #9
 8002044:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002046:	2301      	movs	r3, #1
 8002048:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	2300      	movs	r3, #0
 8002050:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002052:	f107 031c 	add.w	r3, r7, #28
 8002056:	4619      	mov	r1, r3
 8002058:	483b      	ldr	r0, [pc, #236]	; (8002148 <MX_GPIO_Init+0x284>)
 800205a:	f003 f8ff 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD_R_Pin */
	GPIO_InitStruct.Pin = LD_R_Pin;
 800205e:	2304      	movs	r3, #4
 8002060:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002066:	2301      	movs	r3, #1
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	4834      	ldr	r0, [pc, #208]	; (8002148 <MX_GPIO_Init+0x284>)
 8002076:	f003 f8f1 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD_G_Pin */
	GPIO_InitStruct.Pin = LD_G_Pin;
 800207a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800207e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002080:	2301      	movs	r3, #1
 8002082:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002084:	2301      	movs	r3, #1
 8002086:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002088:	2303      	movs	r3, #3
 800208a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 800208c:	f107 031c 	add.w	r3, r7, #28
 8002090:	4619      	mov	r1, r3
 8002092:	482c      	ldr	r0, [pc, #176]	; (8002144 <MX_GPIO_Init+0x280>)
 8002094:	f003 f8e2 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin | OTG_FS_VBUS_Pin;
 8002098:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800209c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800209e:	2301      	movs	r3, #1
 80020a0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	2300      	movs	r3, #0
 80020a8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020aa:	f107 031c 	add.w	r3, r7, #28
 80020ae:	4619      	mov	r1, r3
 80020b0:	4826      	ldr	r0, [pc, #152]	; (800214c <MX_GPIO_Init+0x288>)
 80020b2:	f003 f8d3 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
	GPIO_InitStruct.Pin = EXT_RST_Pin | GYRO_INT1_Pin;
 80020b6:	2305      	movs	r3, #5
 80020b8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80020ba:	4b26      	ldr	r3, [pc, #152]	; (8002154 <MX_GPIO_Init+0x290>)
 80020bc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020c2:	f107 031c 	add.w	r3, r7, #28
 80020c6:	4619      	mov	r1, r3
 80020c8:	4821      	ldr	r0, [pc, #132]	; (8002150 <MX_GPIO_Init+0x28c>)
 80020ca:	f003 f8c7 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pin : GYRO_CS_Pin */
	GPIO_InitStruct.Pin = GYRO_CS_Pin;
 80020ce:	2380      	movs	r3, #128	; 0x80
 80020d0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d2:	2301      	movs	r3, #1
 80020d4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020da:	2303      	movs	r3, #3
 80020dc:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 031c 	add.w	r3, r7, #28
 80020e2:	4619      	mov	r1, r3
 80020e4:	481a      	ldr	r0, [pc, #104]	; (8002150 <MX_GPIO_Init+0x28c>)
 80020e6:	f003 f8b9 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pin : GYRO_INT2_Pin */
	GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 80020ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020ee:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80020f0:	4b18      	ldr	r3, [pc, #96]	; (8002154 <MX_GPIO_Init+0x290>)
 80020f2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 80020f8:	f107 031c 	add.w	r3, r7, #28
 80020fc:	4619      	mov	r1, r3
 80020fe:	4812      	ldr	r0, [pc, #72]	; (8002148 <MX_GPIO_Init+0x284>)
 8002100:	f003 f8ac 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pin : XL_CS_Pin */
	GPIO_InitStruct.Pin = XL_CS_Pin;
 8002104:	2301      	movs	r3, #1
 8002106:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002108:	2301      	movs	r3, #1
 800210a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002110:	2300      	movs	r3, #0
 8002112:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	4619      	mov	r1, r3
 800211a:	480a      	ldr	r0, [pc, #40]	; (8002144 <MX_GPIO_Init+0x280>)
 800211c:	f003 f89e 	bl	800525c <HAL_GPIO_Init>

	/*Configure GPIO pin : XL_INT_Pin */
	GPIO_InitStruct.Pin = XL_INT_Pin;
 8002120:	2302      	movs	r3, #2
 8002122:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002124:	4b0b      	ldr	r3, [pc, #44]	; (8002154 <MX_GPIO_Init+0x290>)
 8002126:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 800212c:	f107 031c 	add.w	r3, r7, #28
 8002130:	4619      	mov	r1, r3
 8002132:	4804      	ldr	r0, [pc, #16]	; (8002144 <MX_GPIO_Init+0x280>)
 8002134:	f003 f892 	bl	800525c <HAL_GPIO_Init>

}
 8002138:	bf00      	nop
 800213a:	3730      	adds	r7, #48	; 0x30
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40021000 	.word	0x40021000
 8002144:	48001000 	.word	0x48001000
 8002148:	48000400 	.word	0x48000400
 800214c:	48000800 	.word	0x48000800
 8002150:	48000c00 	.word	0x48000c00
 8002154:	10120000 	.word	0x10120000

08002158 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800216e:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <HAL_MspInit+0x44>)
 8002170:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002172:	4a0e      	ldr	r2, [pc, #56]	; (80021ac <HAL_MspInit+0x44>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6613      	str	r3, [r2, #96]	; 0x60
 800217a:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <HAL_MspInit+0x44>)
 800217c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	607b      	str	r3, [r7, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	4b09      	ldr	r3, [pc, #36]	; (80021ac <HAL_MspInit+0x44>)
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	4a08      	ldr	r2, [pc, #32]	; (80021ac <HAL_MspInit+0x44>)
 800218c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002190:	6593      	str	r3, [r2, #88]	; 0x58
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_MspInit+0x44>)
 8002194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000

080021b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08a      	sub	sp, #40	; 0x28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a25      	ldr	r2, [pc, #148]	; (8002264 <HAL_ADC_MspInit+0xb4>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d144      	bne.n	800225c <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80021d2:	4b25      	ldr	r3, [pc, #148]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 80021d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d6:	4a24      	ldr	r2, [pc, #144]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 80021d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021de:	4b22      	ldr	r3, [pc, #136]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ea:	4b1f      	ldr	r3, [pc, #124]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 80021ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ee:	4a1e      	ldr	r2, [pc, #120]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021f6:	4b1c      	ldr	r3, [pc, #112]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 80021f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002202:	4b19      	ldr	r3, [pc, #100]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 8002204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002206:	4a18      	ldr	r2, [pc, #96]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 8002208:	f043 0302 	orr.w	r3, r3, #2
 800220c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800220e:	4b16      	ldr	r3, [pc, #88]	; (8002268 <HAL_ADC_MspInit+0xb8>)
 8002210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800221a:	2301      	movs	r3, #1
 800221c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800221e:	230b      	movs	r3, #11
 8002220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	4619      	mov	r1, r3
 800222c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002230:	f003 f814 	bl	800525c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002234:	2302      	movs	r3, #2
 8002236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002238:	230b      	movs	r3, #11
 800223a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	4619      	mov	r1, r3
 8002246:	4809      	ldr	r0, [pc, #36]	; (800226c <HAL_ADC_MspInit+0xbc>)
 8002248:	f003 f808 	bl	800525c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800224c:	2200      	movs	r2, #0
 800224e:	2100      	movs	r1, #0
 8002250:	2012      	movs	r0, #18
 8002252:	f002 ffcc 	bl	80051ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002256:	2012      	movs	r0, #18
 8002258:	f002 ffe5 	bl	8005226 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800225c:	bf00      	nop
 800225e:	3728      	adds	r7, #40	; 0x28
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	50040000 	.word	0x50040000
 8002268:	40021000 	.word	0x40021000
 800226c:	48000400 	.word	0x48000400

08002270 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08c      	sub	sp, #48	; 0x30
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	f107 031c 	add.w	r3, r7, #28
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a2e      	ldr	r2, [pc, #184]	; (8002348 <HAL_I2C_MspInit+0xd8>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d128      	bne.n	80022e4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002292:	4b2e      	ldr	r3, [pc, #184]	; (800234c <HAL_I2C_MspInit+0xdc>)
 8002294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002296:	4a2d      	ldr	r2, [pc, #180]	; (800234c <HAL_I2C_MspInit+0xdc>)
 8002298:	f043 0302 	orr.w	r3, r3, #2
 800229c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800229e:	4b2b      	ldr	r3, [pc, #172]	; (800234c <HAL_I2C_MspInit+0xdc>)
 80022a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	61bb      	str	r3, [r7, #24]
 80022a8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80022aa:	23c0      	movs	r3, #192	; 0xc0
 80022ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022ae:	2312      	movs	r3, #18
 80022b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022b2:	2301      	movs	r3, #1
 80022b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b6:	2303      	movs	r3, #3
 80022b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022ba:	2304      	movs	r3, #4
 80022bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022be:	f107 031c 	add.w	r3, r7, #28
 80022c2:	4619      	mov	r1, r3
 80022c4:	4822      	ldr	r0, [pc, #136]	; (8002350 <HAL_I2C_MspInit+0xe0>)
 80022c6:	f002 ffc9 	bl	800525c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022ca:	4b20      	ldr	r3, [pc, #128]	; (800234c <HAL_I2C_MspInit+0xdc>)
 80022cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ce:	4a1f      	ldr	r2, [pc, #124]	; (800234c <HAL_I2C_MspInit+0xdc>)
 80022d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022d4:	6593      	str	r3, [r2, #88]	; 0x58
 80022d6:	4b1d      	ldr	r3, [pc, #116]	; (800234c <HAL_I2C_MspInit+0xdc>)
 80022d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80022e2:	e02d      	b.n	8002340 <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a1a      	ldr	r2, [pc, #104]	; (8002354 <HAL_I2C_MspInit+0xe4>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d128      	bne.n	8002340 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ee:	4b17      	ldr	r3, [pc, #92]	; (800234c <HAL_I2C_MspInit+0xdc>)
 80022f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f2:	4a16      	ldr	r2, [pc, #88]	; (800234c <HAL_I2C_MspInit+0xdc>)
 80022f4:	f043 0302 	orr.w	r3, r3, #2
 80022f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022fa:	4b14      	ldr	r3, [pc, #80]	; (800234c <HAL_I2C_MspInit+0xdc>)
 80022fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	613b      	str	r3, [r7, #16]
 8002304:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8002306:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800230a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800230c:	2312      	movs	r3, #18
 800230e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002310:	2301      	movs	r3, #1
 8002312:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002314:	2303      	movs	r3, #3
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002318:	2304      	movs	r3, #4
 800231a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800231c:	f107 031c 	add.w	r3, r7, #28
 8002320:	4619      	mov	r1, r3
 8002322:	480b      	ldr	r0, [pc, #44]	; (8002350 <HAL_I2C_MspInit+0xe0>)
 8002324:	f002 ff9a 	bl	800525c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <HAL_I2C_MspInit+0xdc>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232c:	4a07      	ldr	r2, [pc, #28]	; (800234c <HAL_I2C_MspInit+0xdc>)
 800232e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002332:	6593      	str	r3, [r2, #88]	; 0x58
 8002334:	4b05      	ldr	r3, [pc, #20]	; (800234c <HAL_I2C_MspInit+0xdc>)
 8002336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002338:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	68fb      	ldr	r3, [r7, #12]
}
 8002340:	bf00      	nop
 8002342:	3730      	adds	r7, #48	; 0x30
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40005400 	.word	0x40005400
 800234c:	40021000 	.word	0x40021000
 8002350:	48000400 	.word	0x48000400
 8002354:	40005800 	.word	0x40005800

08002358 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08c      	sub	sp, #48	; 0x30
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002360:	f107 031c 	add.w	r3, r7, #28
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a44      	ldr	r2, [pc, #272]	; (8002488 <HAL_LCD_MspInit+0x130>)
 8002376:	4293      	cmp	r3, r2
 8002378:	f040 8081 	bne.w	800247e <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800237c:	4b43      	ldr	r3, [pc, #268]	; (800248c <HAL_LCD_MspInit+0x134>)
 800237e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002380:	4a42      	ldr	r2, [pc, #264]	; (800248c <HAL_LCD_MspInit+0x134>)
 8002382:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002386:	6593      	str	r3, [r2, #88]	; 0x58
 8002388:	4b40      	ldr	r3, [pc, #256]	; (800248c <HAL_LCD_MspInit+0x134>)
 800238a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800238c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002390:	61bb      	str	r3, [r7, #24]
 8002392:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002394:	4b3d      	ldr	r3, [pc, #244]	; (800248c <HAL_LCD_MspInit+0x134>)
 8002396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002398:	4a3c      	ldr	r2, [pc, #240]	; (800248c <HAL_LCD_MspInit+0x134>)
 800239a:	f043 0304 	orr.w	r3, r3, #4
 800239e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023a0:	4b3a      	ldr	r3, [pc, #232]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ac:	4b37      	ldr	r3, [pc, #220]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b0:	4a36      	ldr	r2, [pc, #216]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023b2:	f043 0301 	orr.w	r3, r3, #1
 80023b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023b8:	4b34      	ldr	r3, [pc, #208]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c4:	4b31      	ldr	r3, [pc, #196]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c8:	4a30      	ldr	r2, [pc, #192]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023ca:	f043 0302 	orr.w	r3, r3, #2
 80023ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023d0:	4b2e      	ldr	r3, [pc, #184]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023dc:	4b2b      	ldr	r3, [pc, #172]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e0:	4a2a      	ldr	r2, [pc, #168]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023e2:	f043 0308 	orr.w	r3, r3, #8
 80023e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e8:	4b28      	ldr	r3, [pc, #160]	; (800248c <HAL_LCD_MspInit+0x134>)
 80023ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 80023f4:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80023f8:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fa:	2302      	movs	r3, #2
 80023fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002402:	2300      	movs	r3, #0
 8002404:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002406:	230b      	movs	r3, #11
 8002408:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800240a:	f107 031c 	add.w	r3, r7, #28
 800240e:	4619      	mov	r1, r3
 8002410:	481f      	ldr	r0, [pc, #124]	; (8002490 <HAL_LCD_MspInit+0x138>)
 8002412:	f002 ff23 	bl	800525c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8002416:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800241a:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241c:	2302      	movs	r3, #2
 800241e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002424:	2300      	movs	r3, #0
 8002426:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002428:	230b      	movs	r3, #11
 800242a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242c:	f107 031c 	add.w	r3, r7, #28
 8002430:	4619      	mov	r1, r3
 8002432:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002436:	f002 ff11 	bl	800525c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 800243a:	f24f 2330 	movw	r3, #62000	; 0xf230
 800243e:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002440:	2302      	movs	r3, #2
 8002442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002444:	2300      	movs	r3, #0
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002448:	2300      	movs	r3, #0
 800244a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800244c:	230b      	movs	r3, #11
 800244e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002450:	f107 031c 	add.w	r3, r7, #28
 8002454:	4619      	mov	r1, r3
 8002456:	480f      	ldr	r0, [pc, #60]	; (8002494 <HAL_LCD_MspInit+0x13c>)
 8002458:	f002 ff00 	bl	800525c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 800245c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002460:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002462:	2302      	movs	r3, #2
 8002464:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246a:	2300      	movs	r3, #0
 800246c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800246e:	230b      	movs	r3, #11
 8002470:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002472:	f107 031c 	add.w	r3, r7, #28
 8002476:	4619      	mov	r1, r3
 8002478:	4807      	ldr	r0, [pc, #28]	; (8002498 <HAL_LCD_MspInit+0x140>)
 800247a:	f002 feef 	bl	800525c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 800247e:	bf00      	nop
 8002480:	3730      	adds	r7, #48	; 0x30
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40002400 	.word	0x40002400
 800248c:	40021000 	.word	0x40021000
 8002490:	48000800 	.word	0x48000800
 8002494:	48000400 	.word	0x48000400
 8002498:	48000c00 	.word	0x48000c00

0800249c <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	; 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a17      	ldr	r2, [pc, #92]	; (8002518 <HAL_QSPI_MspInit+0x7c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d128      	bne.n	8002510 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80024be:	4b17      	ldr	r3, [pc, #92]	; (800251c <HAL_QSPI_MspInit+0x80>)
 80024c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024c2:	4a16      	ldr	r2, [pc, #88]	; (800251c <HAL_QSPI_MspInit+0x80>)
 80024c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024c8:	6513      	str	r3, [r2, #80]	; 0x50
 80024ca:	4b14      	ldr	r3, [pc, #80]	; (800251c <HAL_QSPI_MspInit+0x80>)
 80024cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <HAL_QSPI_MspInit+0x80>)
 80024d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024da:	4a10      	ldr	r2, [pc, #64]	; (800251c <HAL_QSPI_MspInit+0x80>)
 80024dc:	f043 0310 	orr.w	r3, r3, #16
 80024e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <HAL_QSPI_MspInit+0x80>)
 80024e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e6:	f003 0310 	and.w	r3, r3, #16
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 80024ee:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80024f2:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f4:	2302      	movs	r3, #2
 80024f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fc:	2303      	movs	r3, #3
 80024fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002500:	230a      	movs	r3, #10
 8002502:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002504:	f107 0314 	add.w	r3, r7, #20
 8002508:	4619      	mov	r1, r3
 800250a:	4805      	ldr	r0, [pc, #20]	; (8002520 <HAL_QSPI_MspInit+0x84>)
 800250c:	f002 fea6 	bl	800525c <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002510:	bf00      	nop
 8002512:	3728      	adds	r7, #40	; 0x28
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	a0001000 	.word	0xa0001000
 800251c:	40021000 	.word	0x40021000
 8002520:	48001000 	.word	0x48001000

08002524 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	; 0x28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a17      	ldr	r2, [pc, #92]	; (80025a0 <HAL_SPI_MspInit+0x7c>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d127      	bne.n	8002596 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002546:	4b17      	ldr	r3, [pc, #92]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800254a:	4a16      	ldr	r2, [pc, #88]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 800254c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002550:	6593      	str	r3, [r2, #88]	; 0x58
 8002552:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800255a:	613b      	str	r3, [r7, #16]
 800255c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800255e:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002562:	4a10      	ldr	r2, [pc, #64]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 8002564:	f043 0308 	orr.w	r3, r3, #8
 8002568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800256a:	4b0e      	ldr	r3, [pc, #56]	; (80025a4 <HAL_SPI_MspInit+0x80>)
 800256c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256e:	f003 0308 	and.w	r3, r3, #8
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8002576:	231a      	movs	r3, #26
 8002578:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257a:	2302      	movs	r3, #2
 800257c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002582:	2303      	movs	r3, #3
 8002584:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002586:	2305      	movs	r3, #5
 8002588:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800258a:	f107 0314 	add.w	r3, r7, #20
 800258e:	4619      	mov	r1, r3
 8002590:	4805      	ldr	r0, [pc, #20]	; (80025a8 <HAL_SPI_MspInit+0x84>)
 8002592:	f002 fe63 	bl	800525c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002596:	bf00      	nop
 8002598:	3728      	adds	r7, #40	; 0x28
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40003800 	.word	0x40003800
 80025a4:	40021000 	.word	0x40021000
 80025a8:	48000c00 	.word	0x48000c00

080025ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a0d      	ldr	r2, [pc, #52]	; (80025f0 <HAL_TIM_Base_MspInit+0x44>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d113      	bne.n	80025e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025be:	4b0d      	ldr	r3, [pc, #52]	; (80025f4 <HAL_TIM_Base_MspInit+0x48>)
 80025c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c2:	4a0c      	ldr	r2, [pc, #48]	; (80025f4 <HAL_TIM_Base_MspInit+0x48>)
 80025c4:	f043 0304 	orr.w	r3, r3, #4
 80025c8:	6593      	str	r3, [r2, #88]	; 0x58
 80025ca:	4b0a      	ldr	r3, [pc, #40]	; (80025f4 <HAL_TIM_Base_MspInit+0x48>)
 80025cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80025d6:	2200      	movs	r2, #0
 80025d8:	2100      	movs	r1, #0
 80025da:	201e      	movs	r0, #30
 80025dc:	f002 fe07 	bl	80051ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80025e0:	201e      	movs	r0, #30
 80025e2:	f002 fe20 	bl	8005226 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80025e6:	bf00      	nop
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40000800 	.word	0x40000800
 80025f4:	40021000 	.word	0x40021000

080025f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08a      	sub	sp, #40	; 0x28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002600:	f107 0314 	add.w	r3, r7, #20
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a17      	ldr	r2, [pc, #92]	; (8002674 <HAL_UART_MspInit+0x7c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d127      	bne.n	800266a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800261a:	4b17      	ldr	r3, [pc, #92]	; (8002678 <HAL_UART_MspInit+0x80>)
 800261c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261e:	4a16      	ldr	r2, [pc, #88]	; (8002678 <HAL_UART_MspInit+0x80>)
 8002620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002624:	6593      	str	r3, [r2, #88]	; 0x58
 8002626:	4b14      	ldr	r3, [pc, #80]	; (8002678 <HAL_UART_MspInit+0x80>)
 8002628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800262a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262e:	613b      	str	r3, [r7, #16]
 8002630:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002632:	4b11      	ldr	r3, [pc, #68]	; (8002678 <HAL_UART_MspInit+0x80>)
 8002634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002636:	4a10      	ldr	r2, [pc, #64]	; (8002678 <HAL_UART_MspInit+0x80>)
 8002638:	f043 0308 	orr.w	r3, r3, #8
 800263c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800263e:	4b0e      	ldr	r3, [pc, #56]	; (8002678 <HAL_UART_MspInit+0x80>)
 8002640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800264a:	2360      	movs	r3, #96	; 0x60
 800264c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264e:	2302      	movs	r3, #2
 8002650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002652:	2301      	movs	r3, #1
 8002654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002656:	2303      	movs	r3, #3
 8002658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800265a:	2307      	movs	r3, #7
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800265e:	f107 0314 	add.w	r3, r7, #20
 8002662:	4619      	mov	r1, r3
 8002664:	4805      	ldr	r0, [pc, #20]	; (800267c <HAL_UART_MspInit+0x84>)
 8002666:	f002 fdf9 	bl	800525c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800266a:	bf00      	nop
 800266c:	3728      	adds	r7, #40	; 0x28
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40004400 	.word	0x40004400
 8002678:	40021000 	.word	0x40021000
 800267c:	48000c00 	.word	0x48000c00

08002680 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08a      	sub	sp, #40	; 0x28
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a33      	ldr	r2, [pc, #204]	; (800275c <HAL_SAI_MspInit+0xdc>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d135      	bne.n	80026fe <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8002692:	4b33      	ldr	r3, [pc, #204]	; (8002760 <HAL_SAI_MspInit+0xe0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10b      	bne.n	80026b2 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800269a:	4b32      	ldr	r3, [pc, #200]	; (8002764 <HAL_SAI_MspInit+0xe4>)
 800269c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800269e:	4a31      	ldr	r2, [pc, #196]	; (8002764 <HAL_SAI_MspInit+0xe4>)
 80026a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026a4:	6613      	str	r3, [r2, #96]	; 0x60
 80026a6:	4b2f      	ldr	r3, [pc, #188]	; (8002764 <HAL_SAI_MspInit+0xe4>)
 80026a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026ae:	613b      	str	r3, [r7, #16]
 80026b0:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80026b2:	4b2b      	ldr	r3, [pc, #172]	; (8002760 <HAL_SAI_MspInit+0xe0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3301      	adds	r3, #1
 80026b8:	4a29      	ldr	r2, [pc, #164]	; (8002760 <HAL_SAI_MspInit+0xe0>)
 80026ba:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80026bc:	2374      	movs	r3, #116	; 0x74
 80026be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c0:	2302      	movs	r3, #2
 80026c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c8:	2303      	movs	r3, #3
 80026ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80026cc:	230d      	movs	r3, #13
 80026ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026d0:	f107 0314 	add.w	r3, r7, #20
 80026d4:	4619      	mov	r1, r3
 80026d6:	4824      	ldr	r0, [pc, #144]	; (8002768 <HAL_SAI_MspInit+0xe8>)
 80026d8:	f002 fdc0 	bl	800525c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 80026dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e2:	2302      	movs	r3, #2
 80026e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ea:	2300      	movs	r3, #0
 80026ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80026ee:	230d      	movs	r3, #13
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 80026f2:	f107 0314 	add.w	r3, r7, #20
 80026f6:	4619      	mov	r1, r3
 80026f8:	481b      	ldr	r0, [pc, #108]	; (8002768 <HAL_SAI_MspInit+0xe8>)
 80026fa:	f002 fdaf 	bl	800525c <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a1a      	ldr	r2, [pc, #104]	; (800276c <HAL_SAI_MspInit+0xec>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d124      	bne.n	8002752 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002708:	4b15      	ldr	r3, [pc, #84]	; (8002760 <HAL_SAI_MspInit+0xe0>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10b      	bne.n	8002728 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002710:	4b14      	ldr	r3, [pc, #80]	; (8002764 <HAL_SAI_MspInit+0xe4>)
 8002712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002714:	4a13      	ldr	r2, [pc, #76]	; (8002764 <HAL_SAI_MspInit+0xe4>)
 8002716:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800271a:	6613      	str	r3, [r2, #96]	; 0x60
 800271c:	4b11      	ldr	r3, [pc, #68]	; (8002764 <HAL_SAI_MspInit+0xe4>)
 800271e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002720:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002728:	4b0d      	ldr	r3, [pc, #52]	; (8002760 <HAL_SAI_MspInit+0xe0>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	3301      	adds	r3, #1
 800272e:	4a0c      	ldr	r2, [pc, #48]	; (8002760 <HAL_SAI_MspInit+0xe0>)
 8002730:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002736:	2302      	movs	r3, #2
 8002738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273a:	2300      	movs	r3, #0
 800273c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800273e:	2303      	movs	r3, #3
 8002740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002742:	230d      	movs	r3, #13
 8002744:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8002746:	f107 0314 	add.w	r3, r7, #20
 800274a:	4619      	mov	r1, r3
 800274c:	4806      	ldr	r0, [pc, #24]	; (8002768 <HAL_SAI_MspInit+0xe8>)
 800274e:	f002 fd85 	bl	800525c <HAL_GPIO_Init>

    }
}
 8002752:	bf00      	nop
 8002754:	3728      	adds	r7, #40	; 0x28
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40015404 	.word	0x40015404
 8002760:	20000250 	.word	0x20000250
 8002764:	40021000 	.word	0x40021000
 8002768:	48001000 	.word	0x48001000
 800276c:	40015424 	.word	0x40015424

08002770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800277e:	b480      	push	{r7}
 8002780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002782:	e7fe      	b.n	8002782 <HardFault_Handler+0x4>

08002784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002788:	e7fe      	b.n	8002788 <MemManage_Handler+0x4>

0800278a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800278a:	b480      	push	{r7}
 800278c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800278e:	e7fe      	b.n	800278e <BusFault_Handler+0x4>

08002790 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002794:	e7fe      	b.n	8002794 <UsageFault_Handler+0x4>

08002796 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002796:	b480      	push	{r7}
 8002798:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800279a:	bf00      	nop
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027b2:	b480      	push	{r7}
 80027b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027b6:	bf00      	nop
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027c4:	f000 fe9a 	bl	80034fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}

080027cc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80027d0:	4802      	ldr	r0, [pc, #8]	; (80027dc <ADC1_2_IRQHandler+0x10>)
 80027d2:	f001 fc2b 	bl	800402c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80027d6:	bf00      	nop
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000268 	.word	0x20000268

080027e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80027e4:	4802      	ldr	r0, [pc, #8]	; (80027f0 <OTG_FS_IRQHandler+0x10>)
 80027e6:	f003 f9ab 	bl	8005b40 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20001480 	.word	0x20001480

080027f4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80027fc:	4b11      	ldr	r3, [pc, #68]	; (8002844 <_sbrk+0x50>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d102      	bne.n	800280a <_sbrk+0x16>
		heap_end = &end;
 8002804:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <_sbrk+0x50>)
 8002806:	4a10      	ldr	r2, [pc, #64]	; (8002848 <_sbrk+0x54>)
 8002808:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800280a:	4b0e      	ldr	r3, [pc, #56]	; (8002844 <_sbrk+0x50>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002810:	4b0c      	ldr	r3, [pc, #48]	; (8002844 <_sbrk+0x50>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4413      	add	r3, r2
 8002818:	466a      	mov	r2, sp
 800281a:	4293      	cmp	r3, r2
 800281c:	d907      	bls.n	800282e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800281e:	f00b f87d 	bl	800d91c <__errno>
 8002822:	4602      	mov	r2, r0
 8002824:	230c      	movs	r3, #12
 8002826:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002828:	f04f 33ff 	mov.w	r3, #4294967295
 800282c:	e006      	b.n	800283c <_sbrk+0x48>
	}

	heap_end += incr;
 800282e:	4b05      	ldr	r3, [pc, #20]	; (8002844 <_sbrk+0x50>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4413      	add	r3, r2
 8002836:	4a03      	ldr	r2, [pc, #12]	; (8002844 <_sbrk+0x50>)
 8002838:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800283a:	68fb      	ldr	r3, [r7, #12]
}
 800283c:	4618      	mov	r0, r3
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000254 	.word	0x20000254
 8002848:	20001748 	.word	0x20001748

0800284c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002850:	4b17      	ldr	r3, [pc, #92]	; (80028b0 <SystemInit+0x64>)
 8002852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002856:	4a16      	ldr	r2, [pc, #88]	; (80028b0 <SystemInit+0x64>)
 8002858:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800285c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002860:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <SystemInit+0x68>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a13      	ldr	r2, [pc, #76]	; (80028b4 <SystemInit+0x68>)
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800286c:	4b11      	ldr	r3, [pc, #68]	; (80028b4 <SystemInit+0x68>)
 800286e:	2200      	movs	r2, #0
 8002870:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002872:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <SystemInit+0x68>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a0f      	ldr	r2, [pc, #60]	; (80028b4 <SystemInit+0x68>)
 8002878:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800287c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002880:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002882:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <SystemInit+0x68>)
 8002884:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002888:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800288a:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <SystemInit+0x68>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a09      	ldr	r2, [pc, #36]	; (80028b4 <SystemInit+0x68>)
 8002890:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002894:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002896:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <SystemInit+0x68>)
 8002898:	2200      	movs	r2, #0
 800289a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800289c:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <SystemInit+0x64>)
 800289e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028a2:	609a      	str	r2, [r3, #8]
#endif
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	e000ed00 	.word	0xe000ed00
 80028b4:	40021000 	.word	0x40021000

080028b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80028b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028f0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80028bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80028be:	e003      	b.n	80028c8 <LoopCopyDataInit>

080028c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80028c0:	4b0c      	ldr	r3, [pc, #48]	; (80028f4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80028c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80028c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80028c6:	3104      	adds	r1, #4

080028c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80028c8:	480b      	ldr	r0, [pc, #44]	; (80028f8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80028ca:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <LoopForever+0xe>)
	adds	r2, r0, r1
 80028cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80028ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80028d0:	d3f6      	bcc.n	80028c0 <CopyDataInit>
	ldr	r2, =_sbss
 80028d2:	4a0b      	ldr	r2, [pc, #44]	; (8002900 <LoopForever+0x12>)
	b	LoopFillZerobss
 80028d4:	e002      	b.n	80028dc <LoopFillZerobss>

080028d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80028d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80028d8:	f842 3b04 	str.w	r3, [r2], #4

080028dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80028dc:	4b09      	ldr	r3, [pc, #36]	; (8002904 <LoopForever+0x16>)
	cmp	r2, r3
 80028de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80028e0:	d3f9      	bcc.n	80028d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80028e2:	f7ff ffb3 	bl	800284c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028e6:	f00b f81f 	bl	800d928 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80028ea:	f7fe feeb 	bl	80016c4 <main>

080028ee <LoopForever>:

LoopForever:
    b LoopForever
 80028ee:	e7fe      	b.n	80028ee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80028f0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80028f4:	08011008 	.word	0x08011008
	ldr	r0, =_sdata
 80028f8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80028fc:	2000021c 	.word	0x2000021c
	ldr	r2, =_sbss
 8002900:	2000021c 	.word	0x2000021c
	ldr	r3, = _ebss
 8002904:	20001748 	.word	0x20001748

08002908 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002908:	e7fe      	b.n	8002908 <ADC3_IRQHandler>
	...

0800290c <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002912:	2300      	movs	r3, #0
 8002914:	71fb      	strb	r3, [r7, #7]
 8002916:	e012      	b.n	800293e <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8002918:	79fb      	ldrb	r3, [r7, #7]
 800291a:	4a0d      	ldr	r2, [pc, #52]	; (8002950 <BSP_JOY_GetState+0x44>)
 800291c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	4a0c      	ldr	r2, [pc, #48]	; (8002954 <BSP_JOY_GetState+0x48>)
 8002924:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002928:	4619      	mov	r1, r3
 800292a:	f002 fe3f 	bl	80055ac <HAL_GPIO_ReadPin>
 800292e:	4603      	mov	r3, r0
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	e006      	b.n	8002946 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	3301      	adds	r3, #1
 800293c:	71fb      	strb	r3, [r7, #7]
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	2b04      	cmp	r3, #4
 8002942:	d9e9      	bls.n	8002918 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8002944:	2305      	movs	r3, #5
}
 8002946:	4618      	mov	r0, r3
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	2000000c 	.word	0x2000000c
 8002954:	08010b68 	.word	0x08010b68

08002958 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800295c:	4b19      	ldr	r3, [pc, #100]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 800295e:	4a1a      	ldr	r2, [pc, #104]	; (80029c8 <BSP_LCD_GLASS_Init+0x70>)
 8002960:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002962:	4b18      	ldr	r3, [pc, #96]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 8002964:	2200      	movs	r2, #0
 8002966:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002968:	4b16      	ldr	r3, [pc, #88]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 800296a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800296e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002970:	4b14      	ldr	r3, [pc, #80]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 8002972:	220c      	movs	r2, #12
 8002974:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002976:	4b13      	ldr	r3, [pc, #76]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 8002978:	2240      	movs	r2, #64	; 0x40
 800297a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800297c:	4b11      	ldr	r3, [pc, #68]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 800297e:	2200      	movs	r2, #0
 8002980:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8002982:	4b10      	ldr	r3, [pc, #64]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 8002984:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002988:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800298a:	4b0e      	ldr	r3, [pc, #56]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 800298c:	2200      	movs	r2, #0
 800298e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002990:	4b0c      	ldr	r3, [pc, #48]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 8002992:	2240      	movs	r2, #64	; 0x40
 8002994:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002996:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 8002998:	2200      	movs	r2, #0
 800299a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800299c:	4b09      	ldr	r3, [pc, #36]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 800299e:	2200      	movs	r2, #0
 80029a0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80029a2:	4b08      	ldr	r3, [pc, #32]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 80029a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029a8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80029aa:	4b06      	ldr	r3, [pc, #24]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80029b0:	4804      	ldr	r0, [pc, #16]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 80029b2:	f000 f839 	bl	8002a28 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80029b6:	4803      	ldr	r0, [pc, #12]	; (80029c4 <BSP_LCD_GLASS_Init+0x6c>)
 80029b8:	f004 fb6a 	bl	8007090 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80029bc:	f000 f82a 	bl	8002a14 <BSP_LCD_GLASS_Clear>
}
 80029c0:	bf00      	nop
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20001074 	.word	0x20001074
 80029c8:	40002400 	.word	0x40002400

080029cc <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80029d4:	2300      	movs	r3, #0
 80029d6:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80029d8:	e00b      	b.n	80029f2 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	2200      	movs	r2, #0
 80029de:	2100      	movs	r1, #0
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f9b1 	bl	8002d48 <WriteChar>

    /* Point on the next character */
    ptr++;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3301      	adds	r3, #1
 80029ea:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
 80029ee:	3301      	adds	r3, #1
 80029f0:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <BSP_LCD_GLASS_DisplayString+0x34>
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	d9ec      	bls.n	80029da <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002a00:	4803      	ldr	r0, [pc, #12]	; (8002a10 <BSP_LCD_GLASS_DisplayString+0x44>)
 8002a02:	f004 fcb6 	bl	8007372 <HAL_LCD_UpdateDisplayRequest>
}
 8002a06:	bf00      	nop
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20001074 	.word	0x20001074

08002a14 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002a18:	4802      	ldr	r0, [pc, #8]	; (8002a24 <BSP_LCD_GLASS_Clear+0x10>)
 8002a1a:	f004 fc54 	bl	80072c6 <HAL_LCD_Clear>
}
 8002a1e:	bf00      	nop
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20001074 	.word	0x20001074

08002a28 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b0c0      	sub	sp, #256	; 0x100
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002a30:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002a40:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002a44:	2244      	movs	r2, #68	; 0x44
 8002a46:	2100      	movs	r1, #0
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f00a ffac 	bl	800d9a6 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8002a4e:	f107 0320 	add.w	r3, r7, #32
 8002a52:	2288      	movs	r2, #136	; 0x88
 8002a54:	2100      	movs	r1, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f00a ffa5 	bl	800d9a6 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a5c:	4b51      	ldr	r3, [pc, #324]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a60:	4a50      	ldr	r2, [pc, #320]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a66:	6593      	str	r3, [r2, #88]	; 0x58
 8002a68:	4b4e      	ldr	r3, [pc, #312]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a70:	61fb      	str	r3, [r7, #28]
 8002a72:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002a74:	2304      	movs	r3, #4
 8002a76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002a80:	2301      	movs	r3, #1
 8002a82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002a86:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f004 fe18 	bl	80076c0 <HAL_RCC_OscConfig>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d000      	beq.n	8002a98 <LCD_MspInit+0x70>
  {
    while (1);
 8002a96:	e7fe      	b.n	8002a96 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a9c:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002a9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002aa2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002aa6:	f107 0320 	add.w	r3, r7, #32
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f005 fbbc 	bl	8008228 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab0:	4b3c      	ldr	r3, [pc, #240]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab4:	4a3b      	ldr	r2, [pc, #236]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002ab6:	f043 0301 	orr.w	r3, r3, #1
 8002aba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002abc:	4b39      	ldr	r3, [pc, #228]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	61bb      	str	r3, [r7, #24]
 8002ac6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac8:	4b36      	ldr	r3, [pc, #216]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002acc:	4a35      	ldr	r2, [pc, #212]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002ace:	f043 0302 	orr.w	r3, r3, #2
 8002ad2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ad4:	4b33      	ldr	r3, [pc, #204]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002ad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ae0:	4b30      	ldr	r3, [pc, #192]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002ae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae4:	4a2f      	ldr	r2, [pc, #188]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002ae6:	f043 0304 	orr.w	r3, r3, #4
 8002aea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aec:	4b2d      	ldr	r3, [pc, #180]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002aee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	613b      	str	r3, [r7, #16]
 8002af6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002af8:	4b2a      	ldr	r3, [pc, #168]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afc:	4a29      	ldr	r2, [pc, #164]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002afe:	f043 0308 	orr.w	r3, r3, #8
 8002b02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b04:	4b27      	ldr	r3, [pc, #156]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002b10:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002b14:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002b18:	2302      	movs	r3, #2
 8002b1a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b24:	2303      	movs	r3, #3
 8002b26:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002b2a:	230b      	movs	r3, #11
 8002b2c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002b30:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b34:	4619      	mov	r1, r3
 8002b36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b3a:	f002 fb8f 	bl	800525c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002b3e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002b42:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002b46:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4816      	ldr	r0, [pc, #88]	; (8002ba8 <LCD_MspInit+0x180>)
 8002b4e:	f002 fb85 	bl	800525c <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002b52:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002b56:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002b5a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4812      	ldr	r0, [pc, #72]	; (8002bac <LCD_MspInit+0x184>)
 8002b62:	f002 fb7b 	bl	800525c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002b66:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002b6a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8002b6e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002b72:	4619      	mov	r1, r3
 8002b74:	480e      	ldr	r0, [pc, #56]	; (8002bb0 <LCD_MspInit+0x188>)
 8002b76:	f002 fb71 	bl	800525c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002b7a:	2002      	movs	r0, #2
 8002b7c:	f000 fcdc 	bl	8003538 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002b80:	4b08      	ldr	r3, [pc, #32]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b84:	4a07      	ldr	r2, [pc, #28]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002b86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b8a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b8c:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <LCD_MspInit+0x17c>)
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b94:	60bb      	str	r3, [r7, #8]
 8002b96:	68bb      	ldr	r3, [r7, #8]
}
 8002b98:	bf00      	nop
 8002b9a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	48000400 	.word	0x48000400
 8002bac:	48000800 	.word	0x48000800
 8002bb0:	48000c00 	.word	0x48000c00

08002bb4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	70fb      	strb	r3, [r7, #3]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	737b      	strb	r3, [r7, #13]
 8002bcc:	2300      	movs	r3, #0
 8002bce:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b2f      	cmp	r3, #47	; 0x2f
 8002bd6:	d04d      	beq.n	8002c74 <Convert+0xc0>
 8002bd8:	2b2f      	cmp	r3, #47	; 0x2f
 8002bda:	dc11      	bgt.n	8002c00 <Convert+0x4c>
 8002bdc:	2b29      	cmp	r3, #41	; 0x29
 8002bde:	d02e      	beq.n	8002c3e <Convert+0x8a>
 8002be0:	2b29      	cmp	r3, #41	; 0x29
 8002be2:	dc06      	bgt.n	8002bf2 <Convert+0x3e>
 8002be4:	2b25      	cmp	r3, #37	; 0x25
 8002be6:	d04c      	beq.n	8002c82 <Convert+0xce>
 8002be8:	2b28      	cmp	r3, #40	; 0x28
 8002bea:	d025      	beq.n	8002c38 <Convert+0x84>
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	d01c      	beq.n	8002c2a <Convert+0x76>
 8002bf0:	e057      	b.n	8002ca2 <Convert+0xee>
 8002bf2:	2b2b      	cmp	r3, #43	; 0x2b
 8002bf4:	d03a      	beq.n	8002c6c <Convert+0xb8>
 8002bf6:	2b2b      	cmp	r3, #43	; 0x2b
 8002bf8:	db1a      	blt.n	8002c30 <Convert+0x7c>
 8002bfa:	2b2d      	cmp	r3, #45	; 0x2d
 8002bfc:	d032      	beq.n	8002c64 <Convert+0xb0>
 8002bfe:	e050      	b.n	8002ca2 <Convert+0xee>
 8002c00:	2b6d      	cmp	r3, #109	; 0x6d
 8002c02:	d023      	beq.n	8002c4c <Convert+0x98>
 8002c04:	2b6d      	cmp	r3, #109	; 0x6d
 8002c06:	dc04      	bgt.n	8002c12 <Convert+0x5e>
 8002c08:	2b39      	cmp	r3, #57	; 0x39
 8002c0a:	dd42      	ble.n	8002c92 <Convert+0xde>
 8002c0c:	2b64      	cmp	r3, #100	; 0x64
 8002c0e:	d019      	beq.n	8002c44 <Convert+0x90>
 8002c10:	e047      	b.n	8002ca2 <Convert+0xee>
 8002c12:	2bb0      	cmp	r3, #176	; 0xb0
 8002c14:	d031      	beq.n	8002c7a <Convert+0xc6>
 8002c16:	2bb0      	cmp	r3, #176	; 0xb0
 8002c18:	dc02      	bgt.n	8002c20 <Convert+0x6c>
 8002c1a:	2b6e      	cmp	r3, #110	; 0x6e
 8002c1c:	d01a      	beq.n	8002c54 <Convert+0xa0>
 8002c1e:	e040      	b.n	8002ca2 <Convert+0xee>
 8002c20:	2bb5      	cmp	r3, #181	; 0xb5
 8002c22:	d01b      	beq.n	8002c5c <Convert+0xa8>
 8002c24:	2bff      	cmp	r3, #255	; 0xff
 8002c26:	d030      	beq.n	8002c8a <Convert+0xd6>
 8002c28:	e03b      	b.n	8002ca2 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	81fb      	strh	r3, [r7, #14]
      break;
 8002c2e:	e057      	b.n	8002ce0 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8002c30:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002c34:	81fb      	strh	r3, [r7, #14]
      break;
 8002c36:	e053      	b.n	8002ce0 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002c38:	2328      	movs	r3, #40	; 0x28
 8002c3a:	81fb      	strh	r3, [r7, #14]
      break;
 8002c3c:	e050      	b.n	8002ce0 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002c3e:	2311      	movs	r3, #17
 8002c40:	81fb      	strh	r3, [r7, #14]
      break;
 8002c42:	e04d      	b.n	8002ce0 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002c44:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002c48:	81fb      	strh	r3, [r7, #14]
      break;
 8002c4a:	e049      	b.n	8002ce0 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8002c4c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002c50:	81fb      	strh	r3, [r7, #14]
      break;
 8002c52:	e045      	b.n	8002ce0 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002c54:	f242 2310 	movw	r3, #8720	; 0x2210
 8002c58:	81fb      	strh	r3, [r7, #14]
      break;
 8002c5a:	e041      	b.n	8002ce0 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002c5c:	f246 0384 	movw	r3, #24708	; 0x6084
 8002c60:	81fb      	strh	r3, [r7, #14]
      break;
 8002c62:	e03d      	b.n	8002ce0 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002c64:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002c68:	81fb      	strh	r3, [r7, #14]
      break;
 8002c6a:	e039      	b.n	8002ce0 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8002c6c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002c70:	81fb      	strh	r3, [r7, #14]
      break;
 8002c72:	e035      	b.n	8002ce0 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002c74:	23c0      	movs	r3, #192	; 0xc0
 8002c76:	81fb      	strh	r3, [r7, #14]
      break;
 8002c78:	e032      	b.n	8002ce0 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8002c7a:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8002c7e:	81fb      	strh	r3, [r7, #14]
      break;
 8002c80:	e02e      	b.n	8002ce0 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8002c82:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002c86:	81fb      	strh	r3, [r7, #14]
      break;
 8002c88:	e02a      	b.n	8002ce0 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8002c8a:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8002c8e:	81fb      	strh	r3, [r7, #14]
      break ;
 8002c90:	e026      	b.n	8002ce0 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	3b30      	subs	r3, #48	; 0x30
 8002c98:	4a28      	ldr	r2, [pc, #160]	; (8002d3c <Convert+0x188>)
 8002c9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c9e:	81fb      	strh	r3, [r7, #14]
      break;
 8002ca0:	e01e      	b.n	8002ce0 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b5a      	cmp	r3, #90	; 0x5a
 8002ca8:	d80a      	bhi.n	8002cc0 <Convert+0x10c>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	2b40      	cmp	r3, #64	; 0x40
 8002cb0:	d906      	bls.n	8002cc0 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	3b41      	subs	r3, #65	; 0x41
 8002cb8:	4a21      	ldr	r2, [pc, #132]	; (8002d40 <Convert+0x18c>)
 8002cba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cbe:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	2b7a      	cmp	r3, #122	; 0x7a
 8002cc6:	d80a      	bhi.n	8002cde <Convert+0x12a>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b60      	cmp	r3, #96	; 0x60
 8002cce:	d906      	bls.n	8002cde <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	3b61      	subs	r3, #97	; 0x61
 8002cd6:	4a1a      	ldr	r2, [pc, #104]	; (8002d40 <Convert+0x18c>)
 8002cd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cdc:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002cde:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d103      	bne.n	8002cee <Convert+0x13a>
  {
    ch |= 0x0002;
 8002ce6:	89fb      	ldrh	r3, [r7, #14]
 8002ce8:	f043 0302 	orr.w	r3, r3, #2
 8002cec:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002cee:	78bb      	ldrb	r3, [r7, #2]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d103      	bne.n	8002cfc <Convert+0x148>
  {
    ch |= 0x0020;
 8002cf4:	89fb      	ldrh	r3, [r7, #14]
 8002cf6:	f043 0320 	orr.w	r3, r3, #32
 8002cfa:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002cfc:	230c      	movs	r3, #12
 8002cfe:	737b      	strb	r3, [r7, #13]
 8002d00:	2300      	movs	r3, #0
 8002d02:	733b      	strb	r3, [r7, #12]
 8002d04:	e010      	b.n	8002d28 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002d06:	89fa      	ldrh	r2, [r7, #14]
 8002d08:	7b7b      	ldrb	r3, [r7, #13]
 8002d0a:	fa42 f303 	asr.w	r3, r2, r3
 8002d0e:	461a      	mov	r2, r3
 8002d10:	7b3b      	ldrb	r3, [r7, #12]
 8002d12:	f002 020f 	and.w	r2, r2, #15
 8002d16:	490b      	ldr	r1, [pc, #44]	; (8002d44 <Convert+0x190>)
 8002d18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002d1c:	7b7b      	ldrb	r3, [r7, #13]
 8002d1e:	3b04      	subs	r3, #4
 8002d20:	737b      	strb	r3, [r7, #13]
 8002d22:	7b3b      	ldrb	r3, [r7, #12]
 8002d24:	3301      	adds	r3, #1
 8002d26:	733b      	strb	r3, [r7, #12]
 8002d28:	7b3b      	ldrb	r3, [r7, #12]
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	d9eb      	bls.n	8002d06 <Convert+0x152>
  }
}
 8002d2e:	bf00      	nop
 8002d30:	3714      	adds	r7, #20
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	08010ba8 	.word	0x08010ba8
 8002d40:	08010b74 	.word	0x08010b74
 8002d44:	20001064 	.word	0x20001064

08002d48 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	4608      	mov	r0, r1
 8002d52:	4611      	mov	r1, r2
 8002d54:	461a      	mov	r2, r3
 8002d56:	4603      	mov	r3, r0
 8002d58:	70fb      	strb	r3, [r7, #3]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	70bb      	strb	r3, [r7, #2]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002d66:	78ba      	ldrb	r2, [r7, #2]
 8002d68:	78fb      	ldrb	r3, [r7, #3]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff ff21 	bl	8002bb4 <Convert>

  switch (Position)
 8002d72:	787b      	ldrb	r3, [r7, #1]
 8002d74:	2b05      	cmp	r3, #5
 8002d76:	f200 835b 	bhi.w	8003430 <WriteChar+0x6e8>
 8002d7a:	a201      	add	r2, pc, #4	; (adr r2, 8002d80 <WriteChar+0x38>)
 8002d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d80:	08002d99 	.word	0x08002d99
 8002d84:	08002e93 	.word	0x08002e93
 8002d88:	08002fad 	.word	0x08002fad
 8002d8c:	080030af 	.word	0x080030af
 8002d90:	080031dd 	.word	0x080031dd
 8002d94:	08003327 	.word	0x08003327
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002d98:	4b80      	ldr	r3, [pc, #512]	; (8002f9c <WriteChar+0x254>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	011b      	lsls	r3, r3, #4
 8002d9e:	f003 0210 	and.w	r2, r3, #16
 8002da2:	4b7e      	ldr	r3, [pc, #504]	; (8002f9c <WriteChar+0x254>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	085b      	lsrs	r3, r3, #1
 8002da8:	05db      	lsls	r3, r3, #23
 8002daa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002dae:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002db0:	4b7a      	ldr	r3, [pc, #488]	; (8002f9c <WriteChar+0x254>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	089b      	lsrs	r3, r3, #2
 8002db6:	059b      	lsls	r3, r3, #22
 8002db8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dbc:	431a      	orrs	r2, r3
 8002dbe:	4b77      	ldr	r3, [pc, #476]	; (8002f9c <WriteChar+0x254>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4a74      	ldr	r2, [pc, #464]	; (8002fa0 <WriteChar+0x258>)
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4874      	ldr	r0, [pc, #464]	; (8002fa4 <WriteChar+0x25c>)
 8002dd2:	f004 fa1d 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002dd6:	4b71      	ldr	r3, [pc, #452]	; (8002f9c <WriteChar+0x254>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	011b      	lsls	r3, r3, #4
 8002ddc:	f003 0210 	and.w	r2, r3, #16
 8002de0:	4b6e      	ldr	r3, [pc, #440]	; (8002f9c <WriteChar+0x254>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	085b      	lsrs	r3, r3, #1
 8002de6:	05db      	lsls	r3, r3, #23
 8002de8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002dec:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002dee:	4b6b      	ldr	r3, [pc, #428]	; (8002f9c <WriteChar+0x254>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	089b      	lsrs	r3, r3, #2
 8002df4:	059b      	lsls	r3, r3, #22
 8002df6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	4b67      	ldr	r3, [pc, #412]	; (8002f9c <WriteChar+0x254>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4a65      	ldr	r2, [pc, #404]	; (8002fa0 <WriteChar+0x258>)
 8002e0c:	2102      	movs	r1, #2
 8002e0e:	4865      	ldr	r0, [pc, #404]	; (8002fa4 <WriteChar+0x25c>)
 8002e10:	f004 f9fe 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e14:	4b61      	ldr	r3, [pc, #388]	; (8002f9c <WriteChar+0x254>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	011b      	lsls	r3, r3, #4
 8002e1a:	f003 0210 	and.w	r2, r3, #16
 8002e1e:	4b5f      	ldr	r3, [pc, #380]	; (8002f9c <WriteChar+0x254>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	085b      	lsrs	r3, r3, #1
 8002e24:	05db      	lsls	r3, r3, #23
 8002e26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e2a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002e2c:	4b5b      	ldr	r3, [pc, #364]	; (8002f9c <WriteChar+0x254>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	089b      	lsrs	r3, r3, #2
 8002e32:	059b      	lsls	r3, r3, #22
 8002e34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	4b58      	ldr	r3, [pc, #352]	; (8002f9c <WriteChar+0x254>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	4a55      	ldr	r2, [pc, #340]	; (8002fa0 <WriteChar+0x258>)
 8002e4a:	2104      	movs	r1, #4
 8002e4c:	4855      	ldr	r0, [pc, #340]	; (8002fa4 <WriteChar+0x25c>)
 8002e4e:	f004 f9df 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e52:	4b52      	ldr	r3, [pc, #328]	; (8002f9c <WriteChar+0x254>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	f003 0210 	and.w	r2, r3, #16
 8002e5c:	4b4f      	ldr	r3, [pc, #316]	; (8002f9c <WriteChar+0x254>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	085b      	lsrs	r3, r3, #1
 8002e62:	05db      	lsls	r3, r3, #23
 8002e64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e68:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002e6a:	4b4c      	ldr	r3, [pc, #304]	; (8002f9c <WriteChar+0x254>)
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	089b      	lsrs	r3, r3, #2
 8002e70:	059b      	lsls	r3, r3, #22
 8002e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e76:	431a      	orrs	r2, r3
 8002e78:	4b48      	ldr	r3, [pc, #288]	; (8002f9c <WriteChar+0x254>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4a46      	ldr	r2, [pc, #280]	; (8002fa0 <WriteChar+0x258>)
 8002e88:	2106      	movs	r1, #6
 8002e8a:	4846      	ldr	r0, [pc, #280]	; (8002fa4 <WriteChar+0x25c>)
 8002e8c:	f004 f9c0 	bl	8007210 <HAL_LCD_Write>
      break;
 8002e90:	e2cf      	b.n	8003432 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002e92:	4b42      	ldr	r3, [pc, #264]	; (8002f9c <WriteChar+0x254>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	019b      	lsls	r3, r3, #6
 8002e98:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002e9c:	4b3f      	ldr	r3, [pc, #252]	; (8002f9c <WriteChar+0x254>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	085b      	lsrs	r3, r3, #1
 8002ea2:	035b      	lsls	r3, r3, #13
 8002ea4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ea8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002eaa:	4b3c      	ldr	r3, [pc, #240]	; (8002f9c <WriteChar+0x254>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	089b      	lsrs	r3, r3, #2
 8002eb0:	031b      	lsls	r3, r3, #12
 8002eb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	4b38      	ldr	r3, [pc, #224]	; (8002f9c <WriteChar+0x254>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	08db      	lsrs	r3, r3, #3
 8002ebe:	015b      	lsls	r3, r3, #5
 8002ec0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	4a37      	ldr	r2, [pc, #220]	; (8002fa8 <WriteChar+0x260>)
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4835      	ldr	r0, [pc, #212]	; (8002fa4 <WriteChar+0x25c>)
 8002ed0:	f004 f99e 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002ed4:	4b31      	ldr	r3, [pc, #196]	; (8002f9c <WriteChar+0x254>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	019b      	lsls	r3, r3, #6
 8002eda:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002ede:	4b2f      	ldr	r3, [pc, #188]	; (8002f9c <WriteChar+0x254>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	085b      	lsrs	r3, r3, #1
 8002ee4:	035b      	lsls	r3, r3, #13
 8002ee6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002eea:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002eec:	4b2b      	ldr	r3, [pc, #172]	; (8002f9c <WriteChar+0x254>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	089b      	lsrs	r3, r3, #2
 8002ef2:	031b      	lsls	r3, r3, #12
 8002ef4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	4b28      	ldr	r3, [pc, #160]	; (8002f9c <WriteChar+0x254>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	08db      	lsrs	r3, r3, #3
 8002f00:	015b      	lsls	r3, r3, #5
 8002f02:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	4a26      	ldr	r2, [pc, #152]	; (8002fa8 <WriteChar+0x260>)
 8002f0e:	2102      	movs	r1, #2
 8002f10:	4824      	ldr	r0, [pc, #144]	; (8002fa4 <WriteChar+0x25c>)
 8002f12:	f004 f97d 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f16:	4b21      	ldr	r3, [pc, #132]	; (8002f9c <WriteChar+0x254>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	019b      	lsls	r3, r3, #6
 8002f1c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002f20:	4b1e      	ldr	r3, [pc, #120]	; (8002f9c <WriteChar+0x254>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	085b      	lsrs	r3, r3, #1
 8002f26:	035b      	lsls	r3, r3, #13
 8002f28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f2c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002f2e:	4b1b      	ldr	r3, [pc, #108]	; (8002f9c <WriteChar+0x254>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	089b      	lsrs	r3, r3, #2
 8002f34:	031b      	lsls	r3, r3, #12
 8002f36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	4b17      	ldr	r3, [pc, #92]	; (8002f9c <WriteChar+0x254>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	08db      	lsrs	r3, r3, #3
 8002f42:	015b      	lsls	r3, r3, #5
 8002f44:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4a16      	ldr	r2, [pc, #88]	; (8002fa8 <WriteChar+0x260>)
 8002f50:	2104      	movs	r1, #4
 8002f52:	4814      	ldr	r0, [pc, #80]	; (8002fa4 <WriteChar+0x25c>)
 8002f54:	f004 f95c 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f58:	4b10      	ldr	r3, [pc, #64]	; (8002f9c <WriteChar+0x254>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	019b      	lsls	r3, r3, #6
 8002f5e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <WriteChar+0x254>)
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	085b      	lsrs	r3, r3, #1
 8002f68:	035b      	lsls	r3, r3, #13
 8002f6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f6e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002f70:	4b0a      	ldr	r3, [pc, #40]	; (8002f9c <WriteChar+0x254>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	089b      	lsrs	r3, r3, #2
 8002f76:	031b      	lsls	r3, r3, #12
 8002f78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	4b07      	ldr	r3, [pc, #28]	; (8002f9c <WriteChar+0x254>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	08db      	lsrs	r3, r3, #3
 8002f84:	015b      	lsls	r3, r3, #5
 8002f86:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	4a05      	ldr	r2, [pc, #20]	; (8002fa8 <WriteChar+0x260>)
 8002f92:	2106      	movs	r1, #6
 8002f94:	4803      	ldr	r0, [pc, #12]	; (8002fa4 <WriteChar+0x25c>)
 8002f96:	f004 f93b 	bl	8007210 <HAL_LCD_Write>
      break;
 8002f9a:	e24a      	b.n	8003432 <WriteChar+0x6ea>
 8002f9c:	20001064 	.word	0x20001064
 8002fa0:	ff3fffe7 	.word	0xff3fffe7
 8002fa4:	20001074 	.word	0x20001074
 8002fa8:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002fac:	4b88      	ldr	r3, [pc, #544]	; (80031d0 <WriteChar+0x488>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	03db      	lsls	r3, r3, #15
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	4b86      	ldr	r3, [pc, #536]	; (80031d0 <WriteChar+0x488>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	085b      	lsrs	r3, r3, #1
 8002fba:	075b      	lsls	r3, r3, #29
 8002fbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fc0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002fc2:	4b83      	ldr	r3, [pc, #524]	; (80031d0 <WriteChar+0x488>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	089b      	lsrs	r3, r3, #2
 8002fc8:	071b      	lsls	r3, r3, #28
 8002fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	4b7f      	ldr	r3, [pc, #508]	; (80031d0 <WriteChar+0x488>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	08db      	lsrs	r3, r3, #3
 8002fd6:	039b      	lsls	r3, r3, #14
 8002fd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4a7c      	ldr	r2, [pc, #496]	; (80031d4 <WriteChar+0x48c>)
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	487c      	ldr	r0, [pc, #496]	; (80031d8 <WriteChar+0x490>)
 8002fe8:	f004 f912 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002fec:	4b78      	ldr	r3, [pc, #480]	; (80031d0 <WriteChar+0x488>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	03db      	lsls	r3, r3, #15
 8002ff2:	b29a      	uxth	r2, r3
 8002ff4:	4b76      	ldr	r3, [pc, #472]	; (80031d0 <WriteChar+0x488>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	085b      	lsrs	r3, r3, #1
 8002ffa:	075b      	lsls	r3, r3, #29
 8002ffc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003000:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003002:	4b73      	ldr	r3, [pc, #460]	; (80031d0 <WriteChar+0x488>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	089b      	lsrs	r3, r3, #2
 8003008:	071b      	lsls	r3, r3, #28
 800300a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300e:	431a      	orrs	r2, r3
 8003010:	4b6f      	ldr	r3, [pc, #444]	; (80031d0 <WriteChar+0x488>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	08db      	lsrs	r3, r3, #3
 8003016:	039b      	lsls	r3, r3, #14
 8003018:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800301c:	4313      	orrs	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4a6c      	ldr	r2, [pc, #432]	; (80031d4 <WriteChar+0x48c>)
 8003024:	2102      	movs	r1, #2
 8003026:	486c      	ldr	r0, [pc, #432]	; (80031d8 <WriteChar+0x490>)
 8003028:	f004 f8f2 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800302c:	4b68      	ldr	r3, [pc, #416]	; (80031d0 <WriteChar+0x488>)
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	03db      	lsls	r3, r3, #15
 8003032:	b29a      	uxth	r2, r3
 8003034:	4b66      	ldr	r3, [pc, #408]	; (80031d0 <WriteChar+0x488>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	085b      	lsrs	r3, r3, #1
 800303a:	075b      	lsls	r3, r3, #29
 800303c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003040:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003042:	4b63      	ldr	r3, [pc, #396]	; (80031d0 <WriteChar+0x488>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	089b      	lsrs	r3, r3, #2
 8003048:	071b      	lsls	r3, r3, #28
 800304a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800304e:	431a      	orrs	r2, r3
 8003050:	4b5f      	ldr	r3, [pc, #380]	; (80031d0 <WriteChar+0x488>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	08db      	lsrs	r3, r3, #3
 8003056:	039b      	lsls	r3, r3, #14
 8003058:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800305c:	4313      	orrs	r3, r2
 800305e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	4a5c      	ldr	r2, [pc, #368]	; (80031d4 <WriteChar+0x48c>)
 8003064:	2104      	movs	r1, #4
 8003066:	485c      	ldr	r0, [pc, #368]	; (80031d8 <WriteChar+0x490>)
 8003068:	f004 f8d2 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800306c:	4b58      	ldr	r3, [pc, #352]	; (80031d0 <WriteChar+0x488>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	03db      	lsls	r3, r3, #15
 8003072:	b29a      	uxth	r2, r3
 8003074:	4b56      	ldr	r3, [pc, #344]	; (80031d0 <WriteChar+0x488>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	085b      	lsrs	r3, r3, #1
 800307a:	075b      	lsls	r3, r3, #29
 800307c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003080:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003082:	4b53      	ldr	r3, [pc, #332]	; (80031d0 <WriteChar+0x488>)
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	089b      	lsrs	r3, r3, #2
 8003088:	071b      	lsls	r3, r3, #28
 800308a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800308e:	431a      	orrs	r2, r3
 8003090:	4b4f      	ldr	r3, [pc, #316]	; (80031d0 <WriteChar+0x488>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	08db      	lsrs	r3, r3, #3
 8003096:	039b      	lsls	r3, r3, #14
 8003098:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800309c:	4313      	orrs	r3, r2
 800309e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	4a4c      	ldr	r2, [pc, #304]	; (80031d4 <WriteChar+0x48c>)
 80030a4:	2106      	movs	r1, #6
 80030a6:	484c      	ldr	r0, [pc, #304]	; (80031d8 <WriteChar+0x490>)
 80030a8:	f004 f8b2 	bl	8007210 <HAL_LCD_Write>
      break;
 80030ac:	e1c1      	b.n	8003432 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80030ae:	4b48      	ldr	r3, [pc, #288]	; (80031d0 <WriteChar+0x488>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	07da      	lsls	r2, r3, #31
 80030b4:	4b46      	ldr	r3, [pc, #280]	; (80031d0 <WriteChar+0x488>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	08db      	lsrs	r3, r3, #3
 80030ba:	079b      	lsls	r3, r3, #30
 80030bc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80030c0:	4313      	orrs	r3, r2
 80030c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80030ca:	2100      	movs	r1, #0
 80030cc:	4842      	ldr	r0, [pc, #264]	; (80031d8 <WriteChar+0x490>)
 80030ce:	f004 f89f 	bl	8007210 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80030d2:	4b3f      	ldr	r3, [pc, #252]	; (80031d0 <WriteChar+0x488>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0202 	and.w	r2, r3, #2
 80030da:	4b3d      	ldr	r3, [pc, #244]	; (80031d0 <WriteChar+0x488>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	089b      	lsrs	r3, r3, #2
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	4313      	orrs	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f06f 0203 	mvn.w	r2, #3
 80030ee:	2101      	movs	r1, #1
 80030f0:	4839      	ldr	r0, [pc, #228]	; (80031d8 <WriteChar+0x490>)
 80030f2:	f004 f88d 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80030f6:	4b36      	ldr	r3, [pc, #216]	; (80031d0 <WriteChar+0x488>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	07da      	lsls	r2, r3, #31
 80030fc:	4b34      	ldr	r3, [pc, #208]	; (80031d0 <WriteChar+0x488>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	08db      	lsrs	r3, r3, #3
 8003102:	079b      	lsls	r3, r3, #30
 8003104:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003108:	4313      	orrs	r3, r2
 800310a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003112:	2102      	movs	r1, #2
 8003114:	4830      	ldr	r0, [pc, #192]	; (80031d8 <WriteChar+0x490>)
 8003116:	f004 f87b 	bl	8007210 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800311a:	4b2d      	ldr	r3, [pc, #180]	; (80031d0 <WriteChar+0x488>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f003 0202 	and.w	r2, r3, #2
 8003122:	4b2b      	ldr	r3, [pc, #172]	; (80031d0 <WriteChar+0x488>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	089b      	lsrs	r3, r3, #2
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	4313      	orrs	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f06f 0203 	mvn.w	r2, #3
 8003136:	2103      	movs	r1, #3
 8003138:	4827      	ldr	r0, [pc, #156]	; (80031d8 <WriteChar+0x490>)
 800313a:	f004 f869 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800313e:	4b24      	ldr	r3, [pc, #144]	; (80031d0 <WriteChar+0x488>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	07da      	lsls	r2, r3, #31
 8003144:	4b22      	ldr	r3, [pc, #136]	; (80031d0 <WriteChar+0x488>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	08db      	lsrs	r3, r3, #3
 800314a:	079b      	lsls	r3, r3, #30
 800314c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003150:	4313      	orrs	r3, r2
 8003152:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800315a:	2104      	movs	r1, #4
 800315c:	481e      	ldr	r0, [pc, #120]	; (80031d8 <WriteChar+0x490>)
 800315e:	f004 f857 	bl	8007210 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003162:	4b1b      	ldr	r3, [pc, #108]	; (80031d0 <WriteChar+0x488>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f003 0202 	and.w	r2, r3, #2
 800316a:	4b19      	ldr	r3, [pc, #100]	; (80031d0 <WriteChar+0x488>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	089b      	lsrs	r3, r3, #2
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	4313      	orrs	r3, r2
 8003176:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f06f 0203 	mvn.w	r2, #3
 800317e:	2105      	movs	r1, #5
 8003180:	4815      	ldr	r0, [pc, #84]	; (80031d8 <WriteChar+0x490>)
 8003182:	f004 f845 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003186:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <WriteChar+0x488>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	07da      	lsls	r2, r3, #31
 800318c:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <WriteChar+0x488>)
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	08db      	lsrs	r3, r3, #3
 8003192:	079b      	lsls	r3, r3, #30
 8003194:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003198:	4313      	orrs	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80031a2:	2106      	movs	r1, #6
 80031a4:	480c      	ldr	r0, [pc, #48]	; (80031d8 <WriteChar+0x490>)
 80031a6:	f004 f833 	bl	8007210 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80031aa:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <WriteChar+0x488>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	f003 0202 	and.w	r2, r3, #2
 80031b2:	4b07      	ldr	r3, [pc, #28]	; (80031d0 <WriteChar+0x488>)
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	089b      	lsrs	r3, r3, #2
 80031b8:	f003 0301 	and.w	r3, r3, #1
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f06f 0203 	mvn.w	r2, #3
 80031c6:	2107      	movs	r1, #7
 80031c8:	4803      	ldr	r0, [pc, #12]	; (80031d8 <WriteChar+0x490>)
 80031ca:	f004 f821 	bl	8007210 <HAL_LCD_Write>
      break;
 80031ce:	e130      	b.n	8003432 <WriteChar+0x6ea>
 80031d0:	20001064 	.word	0x20001064
 80031d4:	cfff3fff 	.word	0xcfff3fff
 80031d8:	20001074 	.word	0x20001074

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80031dc:	4b97      	ldr	r3, [pc, #604]	; (800343c <WriteChar+0x6f4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	085b      	lsrs	r3, r3, #1
 80031e2:	065b      	lsls	r3, r3, #25
 80031e4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80031e8:	4b94      	ldr	r3, [pc, #592]	; (800343c <WriteChar+0x6f4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	089b      	lsrs	r3, r3, #2
 80031ee:	061b      	lsls	r3, r3, #24
 80031f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80031fe:	2100      	movs	r1, #0
 8003200:	488f      	ldr	r0, [pc, #572]	; (8003440 <WriteChar+0x6f8>)
 8003202:	f004 f805 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003206:	4b8d      	ldr	r3, [pc, #564]	; (800343c <WriteChar+0x6f4>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	f003 0208 	and.w	r2, r3, #8
 8003210:	4b8a      	ldr	r3, [pc, #552]	; (800343c <WriteChar+0x6f4>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	08db      	lsrs	r3, r3, #3
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	4313      	orrs	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f06f 020c 	mvn.w	r2, #12
 8003226:	2101      	movs	r1, #1
 8003228:	4885      	ldr	r0, [pc, #532]	; (8003440 <WriteChar+0x6f8>)
 800322a:	f003 fff1 	bl	8007210 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800322e:	4b83      	ldr	r3, [pc, #524]	; (800343c <WriteChar+0x6f4>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	085b      	lsrs	r3, r3, #1
 8003234:	065b      	lsls	r3, r3, #25
 8003236:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800323a:	4b80      	ldr	r3, [pc, #512]	; (800343c <WriteChar+0x6f4>)
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	089b      	lsrs	r3, r3, #2
 8003240:	061b      	lsls	r3, r3, #24
 8003242:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003246:	4313      	orrs	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003250:	2102      	movs	r1, #2
 8003252:	487b      	ldr	r0, [pc, #492]	; (8003440 <WriteChar+0x6f8>)
 8003254:	f003 ffdc 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003258:	4b78      	ldr	r3, [pc, #480]	; (800343c <WriteChar+0x6f4>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	00db      	lsls	r3, r3, #3
 800325e:	f003 0208 	and.w	r2, r3, #8
 8003262:	4b76      	ldr	r3, [pc, #472]	; (800343c <WriteChar+0x6f4>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	08db      	lsrs	r3, r3, #3
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	f003 0304 	and.w	r3, r3, #4
 800326e:	4313      	orrs	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f06f 020c 	mvn.w	r2, #12
 8003278:	2103      	movs	r1, #3
 800327a:	4871      	ldr	r0, [pc, #452]	; (8003440 <WriteChar+0x6f8>)
 800327c:	f003 ffc8 	bl	8007210 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003280:	4b6e      	ldr	r3, [pc, #440]	; (800343c <WriteChar+0x6f4>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	085b      	lsrs	r3, r3, #1
 8003286:	065b      	lsls	r3, r3, #25
 8003288:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800328c:	4b6b      	ldr	r3, [pc, #428]	; (800343c <WriteChar+0x6f4>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	089b      	lsrs	r3, r3, #2
 8003292:	061b      	lsls	r3, r3, #24
 8003294:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003298:	4313      	orrs	r3, r2
 800329a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80032a2:	2104      	movs	r1, #4
 80032a4:	4866      	ldr	r0, [pc, #408]	; (8003440 <WriteChar+0x6f8>)
 80032a6:	f003 ffb3 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80032aa:	4b64      	ldr	r3, [pc, #400]	; (800343c <WriteChar+0x6f4>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	f003 0208 	and.w	r2, r3, #8
 80032b4:	4b61      	ldr	r3, [pc, #388]	; (800343c <WriteChar+0x6f4>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	08db      	lsrs	r3, r3, #3
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	4313      	orrs	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f06f 020c 	mvn.w	r2, #12
 80032ca:	2105      	movs	r1, #5
 80032cc:	485c      	ldr	r0, [pc, #368]	; (8003440 <WriteChar+0x6f8>)
 80032ce:	f003 ff9f 	bl	8007210 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80032d2:	4b5a      	ldr	r3, [pc, #360]	; (800343c <WriteChar+0x6f4>)
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	085b      	lsrs	r3, r3, #1
 80032d8:	065b      	lsls	r3, r3, #25
 80032da:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80032de:	4b57      	ldr	r3, [pc, #348]	; (800343c <WriteChar+0x6f4>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	089b      	lsrs	r3, r3, #2
 80032e4:	061b      	lsls	r3, r3, #24
 80032e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032ea:	4313      	orrs	r3, r2
 80032ec:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80032f4:	2106      	movs	r1, #6
 80032f6:	4852      	ldr	r0, [pc, #328]	; (8003440 <WriteChar+0x6f8>)
 80032f8:	f003 ff8a 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80032fc:	4b4f      	ldr	r3, [pc, #316]	; (800343c <WriteChar+0x6f4>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	f003 0208 	and.w	r2, r3, #8
 8003306:	4b4d      	ldr	r3, [pc, #308]	; (800343c <WriteChar+0x6f4>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	08db      	lsrs	r3, r3, #3
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	f003 0304 	and.w	r3, r3, #4
 8003312:	4313      	orrs	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f06f 020c 	mvn.w	r2, #12
 800331c:	2107      	movs	r1, #7
 800331e:	4848      	ldr	r0, [pc, #288]	; (8003440 <WriteChar+0x6f8>)
 8003320:	f003 ff76 	bl	8007210 <HAL_LCD_Write>
      break;
 8003324:	e085      	b.n	8003432 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003326:	4b45      	ldr	r3, [pc, #276]	; (800343c <WriteChar+0x6f4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	045b      	lsls	r3, r3, #17
 800332c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003330:	4b42      	ldr	r3, [pc, #264]	; (800343c <WriteChar+0x6f4>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	085b      	lsrs	r3, r3, #1
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800333e:	4b3f      	ldr	r3, [pc, #252]	; (800343c <WriteChar+0x6f4>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	089b      	lsrs	r3, r3, #2
 8003344:	025b      	lsls	r3, r3, #9
 8003346:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800334a:	431a      	orrs	r2, r3
 800334c:	4b3b      	ldr	r3, [pc, #236]	; (800343c <WriteChar+0x6f4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	08db      	lsrs	r3, r3, #3
 8003352:	069b      	lsls	r3, r3, #26
 8003354:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003358:	4313      	orrs	r3, r2
 800335a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	4a39      	ldr	r2, [pc, #228]	; (8003444 <WriteChar+0x6fc>)
 8003360:	2100      	movs	r1, #0
 8003362:	4837      	ldr	r0, [pc, #220]	; (8003440 <WriteChar+0x6f8>)
 8003364:	f003 ff54 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003368:	4b34      	ldr	r3, [pc, #208]	; (800343c <WriteChar+0x6f4>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	045b      	lsls	r3, r3, #17
 800336e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003372:	4b32      	ldr	r3, [pc, #200]	; (800343c <WriteChar+0x6f4>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	085b      	lsrs	r3, r3, #1
 8003378:	021b      	lsls	r3, r3, #8
 800337a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800337e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003380:	4b2e      	ldr	r3, [pc, #184]	; (800343c <WriteChar+0x6f4>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	025b      	lsls	r3, r3, #9
 8003388:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800338c:	431a      	orrs	r2, r3
 800338e:	4b2b      	ldr	r3, [pc, #172]	; (800343c <WriteChar+0x6f4>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	08db      	lsrs	r3, r3, #3
 8003394:	069b      	lsls	r3, r3, #26
 8003396:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800339a:	4313      	orrs	r3, r2
 800339c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4a28      	ldr	r2, [pc, #160]	; (8003444 <WriteChar+0x6fc>)
 80033a2:	2102      	movs	r1, #2
 80033a4:	4826      	ldr	r0, [pc, #152]	; (8003440 <WriteChar+0x6f8>)
 80033a6:	f003 ff33 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80033aa:	4b24      	ldr	r3, [pc, #144]	; (800343c <WriteChar+0x6f4>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	045b      	lsls	r3, r3, #17
 80033b0:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80033b4:	4b21      	ldr	r3, [pc, #132]	; (800343c <WriteChar+0x6f4>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	085b      	lsrs	r3, r3, #1
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033c0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80033c2:	4b1e      	ldr	r3, [pc, #120]	; (800343c <WriteChar+0x6f4>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	089b      	lsrs	r3, r3, #2
 80033c8:	025b      	lsls	r3, r3, #9
 80033ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033ce:	431a      	orrs	r2, r3
 80033d0:	4b1a      	ldr	r3, [pc, #104]	; (800343c <WriteChar+0x6f4>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	08db      	lsrs	r3, r3, #3
 80033d6:	069b      	lsls	r3, r3, #26
 80033d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4a18      	ldr	r2, [pc, #96]	; (8003444 <WriteChar+0x6fc>)
 80033e4:	2104      	movs	r1, #4
 80033e6:	4816      	ldr	r0, [pc, #88]	; (8003440 <WriteChar+0x6f8>)
 80033e8:	f003 ff12 	bl	8007210 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80033ec:	4b13      	ldr	r3, [pc, #76]	; (800343c <WriteChar+0x6f4>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	045b      	lsls	r3, r3, #17
 80033f2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80033f6:	4b11      	ldr	r3, [pc, #68]	; (800343c <WriteChar+0x6f4>)
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	085b      	lsrs	r3, r3, #1
 80033fc:	021b      	lsls	r3, r3, #8
 80033fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003402:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003404:	4b0d      	ldr	r3, [pc, #52]	; (800343c <WriteChar+0x6f4>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	089b      	lsrs	r3, r3, #2
 800340a:	025b      	lsls	r3, r3, #9
 800340c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003410:	431a      	orrs	r2, r3
 8003412:	4b0a      	ldr	r3, [pc, #40]	; (800343c <WriteChar+0x6f4>)
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	08db      	lsrs	r3, r3, #3
 8003418:	069b      	lsls	r3, r3, #26
 800341a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800341e:	4313      	orrs	r3, r2
 8003420:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	4a07      	ldr	r2, [pc, #28]	; (8003444 <WriteChar+0x6fc>)
 8003426:	2106      	movs	r1, #6
 8003428:	4805      	ldr	r0, [pc, #20]	; (8003440 <WriteChar+0x6f8>)
 800342a:	f003 fef1 	bl	8007210 <HAL_LCD_Write>
      break;
 800342e:	e000      	b.n	8003432 <WriteChar+0x6ea>

    default:
      break;
 8003430:	bf00      	nop
  }
}
 8003432:	bf00      	nop
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20001064 	.word	0x20001064
 8003440:	20001074 	.word	0x20001074
 8003444:	fbfdfcff 	.word	0xfbfdfcff

08003448 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003452:	4b0c      	ldr	r3, [pc, #48]	; (8003484 <HAL_Init+0x3c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a0b      	ldr	r2, [pc, #44]	; (8003484 <HAL_Init+0x3c>)
 8003458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800345c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800345e:	2003      	movs	r0, #3
 8003460:	f001 feba 	bl	80051d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003464:	2000      	movs	r0, #0
 8003466:	f000 f80f 	bl	8003488 <HAL_InitTick>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d002      	beq.n	8003476 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	71fb      	strb	r3, [r7, #7]
 8003474:	e001      	b.n	800347a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003476:	f7fe fe77 	bl	8002168 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800347a:	79fb      	ldrb	r3, [r7, #7]
}
 800347c:	4618      	mov	r0, r3
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	40022000 	.word	0x40022000

08003488 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003490:	2300      	movs	r3, #0
 8003492:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003494:	4b16      	ldr	r3, [pc, #88]	; (80034f0 <HAL_InitTick+0x68>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d022      	beq.n	80034e2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800349c:	4b15      	ldr	r3, [pc, #84]	; (80034f4 <HAL_InitTick+0x6c>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	4b13      	ldr	r3, [pc, #76]	; (80034f0 <HAL_InitTick+0x68>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80034a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80034ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b0:	4618      	mov	r0, r3
 80034b2:	f001 fec6 	bl	8005242 <HAL_SYSTICK_Config>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10f      	bne.n	80034dc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b0f      	cmp	r3, #15
 80034c0:	d809      	bhi.n	80034d6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034c2:	2200      	movs	r2, #0
 80034c4:	6879      	ldr	r1, [r7, #4]
 80034c6:	f04f 30ff 	mov.w	r0, #4294967295
 80034ca:	f001 fe90 	bl	80051ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034ce:	4a0a      	ldr	r2, [pc, #40]	; (80034f8 <HAL_InitTick+0x70>)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	e007      	b.n	80034e6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	73fb      	strb	r3, [r7, #15]
 80034da:	e004      	b.n	80034e6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	73fb      	strb	r3, [r7, #15]
 80034e0:	e001      	b.n	80034e6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3710      	adds	r7, #16
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	20000024 	.word	0x20000024
 80034f4:	20000008 	.word	0x20000008
 80034f8:	20000020 	.word	0x20000020

080034fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003500:	4b05      	ldr	r3, [pc, #20]	; (8003518 <HAL_IncTick+0x1c>)
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	4b05      	ldr	r3, [pc, #20]	; (800351c <HAL_IncTick+0x20>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4413      	add	r3, r2
 800350a:	4a03      	ldr	r2, [pc, #12]	; (8003518 <HAL_IncTick+0x1c>)
 800350c:	6013      	str	r3, [r2, #0]
}
 800350e:	bf00      	nop
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	200010b0 	.word	0x200010b0
 800351c:	20000024 	.word	0x20000024

08003520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  return uwTick;
 8003524:	4b03      	ldr	r3, [pc, #12]	; (8003534 <HAL_GetTick+0x14>)
 8003526:	681b      	ldr	r3, [r3, #0]
}
 8003528:	4618      	mov	r0, r3
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	200010b0 	.word	0x200010b0

08003538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003540:	f7ff ffee 	bl	8003520 <HAL_GetTick>
 8003544:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003550:	d004      	beq.n	800355c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003552:	4b09      	ldr	r3, [pc, #36]	; (8003578 <HAL_Delay+0x40>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	4413      	add	r3, r2
 800355a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800355c:	bf00      	nop
 800355e:	f7ff ffdf 	bl	8003520 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	429a      	cmp	r2, r3
 800356c:	d8f7      	bhi.n	800355e <HAL_Delay+0x26>
  {
  }
}
 800356e:	bf00      	nop
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000024 	.word	0x20000024

0800357c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	431a      	orrs	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	609a      	str	r2, [r3, #8]
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
 80035aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	609a      	str	r2, [r3, #8]
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80035d8:	4618      	mov	r0, r3
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80035e4:	b490      	push	{r4, r7}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
 80035f0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	3360      	adds	r3, #96	; 0x60
 80035f6:	461a      	mov	r2, r3
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003600:	6822      	ldr	r2, [r4, #0]
 8003602:	4b08      	ldr	r3, [pc, #32]	; (8003624 <LL_ADC_SetOffset+0x40>)
 8003604:	4013      	ands	r3, r2
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	4313      	orrs	r3, r2
 8003612:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003616:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003618:	bf00      	nop
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bc90      	pop	{r4, r7}
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	03fff000 	.word	0x03fff000

08003628 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003628:	b490      	push	{r4, r7}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	3360      	adds	r3, #96	; 0x60
 8003636:	461a      	mov	r2, r3
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4413      	add	r3, r2
 800363e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bc90      	pop	{r4, r7}
 800364e:	4770      	bx	lr

08003650 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003650:	b490      	push	{r4, r7}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	3360      	adds	r3, #96	; 0x60
 8003660:	461a      	mov	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	4413      	add	r3, r2
 8003668:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800366a:	6823      	ldr	r3, [r4, #0]
 800366c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4313      	orrs	r3, r2
 8003674:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003676:	bf00      	nop
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bc90      	pop	{r4, r7}
 800367e:	4770      	bx	lr

08003680 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003694:	2301      	movs	r3, #1
 8003696:	e000      	b.n	800369a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80036a6:	b490      	push	{r4, r7}
 80036a8:	b084      	sub	sp, #16
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	60f8      	str	r0, [r7, #12]
 80036ae:	60b9      	str	r1, [r7, #8]
 80036b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	3330      	adds	r3, #48	; 0x30
 80036b6:	461a      	mov	r2, r3
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	0a1b      	lsrs	r3, r3, #8
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	f003 030c 	and.w	r3, r3, #12
 80036c2:	4413      	add	r3, r2
 80036c4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80036c6:	6822      	ldr	r2, [r4, #0]
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	f003 031f 	and.w	r3, r3, #31
 80036ce:	211f      	movs	r1, #31
 80036d0:	fa01 f303 	lsl.w	r3, r1, r3
 80036d4:	43db      	mvns	r3, r3
 80036d6:	401a      	ands	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	0e9b      	lsrs	r3, r3, #26
 80036dc:	f003 011f 	and.w	r1, r3, #31
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f003 031f 	and.w	r3, r3, #31
 80036e6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ea:	4313      	orrs	r3, r2
 80036ec:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80036ee:	bf00      	nop
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc90      	pop	{r4, r7}
 80036f6:	4770      	bx	lr

080036f8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003704:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800370c:	2301      	movs	r3, #1
 800370e:	e000      	b.n	8003712 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr

0800371e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800371e:	b490      	push	{r4, r7}
 8003720:	b084      	sub	sp, #16
 8003722:	af00      	add	r7, sp, #0
 8003724:	60f8      	str	r0, [r7, #12]
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	3314      	adds	r3, #20
 800372e:	461a      	mov	r2, r3
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	0e5b      	lsrs	r3, r3, #25
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	f003 0304 	and.w	r3, r3, #4
 800373a:	4413      	add	r3, r2
 800373c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800373e:	6822      	ldr	r2, [r4, #0]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	0d1b      	lsrs	r3, r3, #20
 8003744:	f003 031f 	and.w	r3, r3, #31
 8003748:	2107      	movs	r1, #7
 800374a:	fa01 f303 	lsl.w	r3, r1, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	401a      	ands	r2, r3
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	0d1b      	lsrs	r3, r3, #20
 8003756:	f003 031f 	and.w	r3, r3, #31
 800375a:	6879      	ldr	r1, [r7, #4]
 800375c:	fa01 f303 	lsl.w	r3, r1, r3
 8003760:	4313      	orrs	r3, r2
 8003762:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bc90      	pop	{r4, r7}
 800376c:	4770      	bx	lr
	...

08003770 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003788:	43db      	mvns	r3, r3
 800378a:	401a      	ands	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f003 0318 	and.w	r3, r3, #24
 8003792:	4908      	ldr	r1, [pc, #32]	; (80037b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003794:	40d9      	lsrs	r1, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	400b      	ands	r3, r1
 800379a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800379e:	431a      	orrs	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80037a6:	bf00      	nop
 80037a8:	3714      	adds	r7, #20
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	0007ffff 	.word	0x0007ffff

080037b8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 031f 	and.w	r3, r3, #31
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003800:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	6093      	str	r3, [r2, #8]
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003824:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003828:	d101      	bne.n	800382e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800384c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003850:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003874:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003878:	d101      	bne.n	800387e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800389c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80038a0:	f043 0201 	orr.w	r2, r3, #1
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80038c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80038c8:	f043 0202 	orr.w	r2, r3, #2
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d101      	bne.n	80038f4 <LL_ADC_IsEnabled+0x18>
 80038f0:	2301      	movs	r3, #1
 80038f2:	e000      	b.n	80038f6 <LL_ADC_IsEnabled+0x1a>
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b02      	cmp	r3, #2
 8003914:	d101      	bne.n	800391a <LL_ADC_IsDisableOngoing+0x18>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <LL_ADC_IsDisableOngoing+0x1a>
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003938:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800393c:	f043 0204 	orr.w	r2, r3, #4
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003960:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003964:	f043 0210 	orr.w	r2, r3, #16
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	2b04      	cmp	r3, #4
 800398a:	d101      	bne.n	8003990 <LL_ADC_REG_IsConversionOngoing+0x18>
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800399e:	b480      	push	{r7}
 80039a0:	b083      	sub	sp, #12
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039b2:	f043 0220 	orr.w	r2, r3, #32
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d101      	bne.n	80039de <LL_ADC_INJ_IsConversionOngoing+0x18>
 80039da:	2301      	movs	r3, #1
 80039dc:	e000      	b.n	80039e0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039ec:	b590      	push	{r4, r7, lr}
 80039ee:	b089      	sub	sp, #36	; 0x24
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039f4:	2300      	movs	r3, #0
 80039f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e134      	b.n	8003c70 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d109      	bne.n	8003a28 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	f7fe fbcb 	bl	80021b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff fef1 	bl	8003814 <LL_ADC_IsDeepPowerDownEnabled>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d004      	beq.n	8003a42 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff fed7 	bl	80037f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff ff0c 	bl	8003864 <LL_ADC_IsInternalRegulatorEnabled>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d113      	bne.n	8003a7a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7ff fef0 	bl	800383c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003a5c:	4b86      	ldr	r3, [pc, #536]	; (8003c78 <HAL_ADC_Init+0x28c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	099b      	lsrs	r3, r3, #6
 8003a62:	4a86      	ldr	r2, [pc, #536]	; (8003c7c <HAL_ADC_Init+0x290>)
 8003a64:	fba2 2303 	umull	r2, r3, r2, r3
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003a6c:	e002      	b.n	8003a74 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	3b01      	subs	r3, #1
 8003a72:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f9      	bne.n	8003a6e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff fef0 	bl	8003864 <LL_ADC_IsInternalRegulatorEnabled>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10d      	bne.n	8003aa6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a8e:	f043 0210 	orr.w	r2, r3, #16
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a9a:	f043 0201 	orr.w	r2, r3, #1
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7ff ff64 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8003ab0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab6:	f003 0310 	and.w	r3, r3, #16
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f040 80cf 	bne.w	8003c5e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f040 80cb 	bne.w	8003c5e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003acc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003ad0:	f043 0202 	orr.w	r2, r3, #2
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7ff fefd 	bl	80038dc <LL_ADC_IsEnabled>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d115      	bne.n	8003b14 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ae8:	4865      	ldr	r0, [pc, #404]	; (8003c80 <HAL_ADC_Init+0x294>)
 8003aea:	f7ff fef7 	bl	80038dc <LL_ADC_IsEnabled>
 8003aee:	4604      	mov	r4, r0
 8003af0:	4864      	ldr	r0, [pc, #400]	; (8003c84 <HAL_ADC_Init+0x298>)
 8003af2:	f7ff fef3 	bl	80038dc <LL_ADC_IsEnabled>
 8003af6:	4603      	mov	r3, r0
 8003af8:	431c      	orrs	r4, r3
 8003afa:	4863      	ldr	r0, [pc, #396]	; (8003c88 <HAL_ADC_Init+0x29c>)
 8003afc:	f7ff feee 	bl	80038dc <LL_ADC_IsEnabled>
 8003b00:	4603      	mov	r3, r0
 8003b02:	4323      	orrs	r3, r4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d105      	bne.n	8003b14 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	485f      	ldr	r0, [pc, #380]	; (8003c8c <HAL_ADC_Init+0x2a0>)
 8003b10:	f7ff fd34 	bl	800357c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	7e5b      	ldrb	r3, [r3, #25]
 8003b18:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b1e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003b24:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003b2a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b32:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b34:	4313      	orrs	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d106      	bne.n	8003b50 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	3b01      	subs	r3, #1
 8003b48:	045b      	lsls	r3, r3, #17
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d009      	beq.n	8003b6c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b5c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b64:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	4b47      	ldr	r3, [pc, #284]	; (8003c90 <HAL_ADC_Init+0x2a4>)
 8003b74:	4013      	ands	r3, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6812      	ldr	r2, [r2, #0]
 8003b7a:	69b9      	ldr	r1, [r7, #24]
 8003b7c:	430b      	orrs	r3, r1
 8003b7e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7ff fef7 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8003b8a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7ff ff18 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 8003b96:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d13d      	bne.n	8003c1a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d13a      	bne.n	8003c1a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ba8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003bb0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bc0:	f023 0302 	bic.w	r3, r3, #2
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	6812      	ldr	r2, [r2, #0]
 8003bc8:	69b9      	ldr	r1, [r7, #24]
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d118      	bne.n	8003c0a <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003be2:	f023 0304 	bic.w	r3, r3, #4
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003bee:	4311      	orrs	r1, r2
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003bf4:	4311      	orrs	r1, r2
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0201 	orr.w	r2, r2, #1
 8003c06:	611a      	str	r2, [r3, #16]
 8003c08:	e007      	b.n	8003c1a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	691a      	ldr	r2, [r3, #16]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0201 	bic.w	r2, r2, #1
 8003c18:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d10c      	bne.n	8003c3c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	f023 010f 	bic.w	r1, r3, #15
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	69db      	ldr	r3, [r3, #28]
 8003c30:	1e5a      	subs	r2, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	631a      	str	r2, [r3, #48]	; 0x30
 8003c3a:	e007      	b.n	8003c4c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 020f 	bic.w	r2, r2, #15
 8003c4a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c50:	f023 0303 	bic.w	r3, r3, #3
 8003c54:	f043 0201 	orr.w	r2, r3, #1
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	655a      	str	r2, [r3, #84]	; 0x54
 8003c5c:	e007      	b.n	8003c6e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c62:	f043 0210 	orr.w	r2, r3, #16
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3724      	adds	r7, #36	; 0x24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd90      	pop	{r4, r7, pc}
 8003c78:	20000008 	.word	0x20000008
 8003c7c:	053e2d63 	.word	0x053e2d63
 8003c80:	50040000 	.word	0x50040000
 8003c84:	50040100 	.word	0x50040100
 8003c88:	50040200 	.word	0x50040200
 8003c8c:	50040300 	.word	0x50040300
 8003c90:	fff0c007 	.word	0xfff0c007

08003c94 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c9c:	4857      	ldr	r0, [pc, #348]	; (8003dfc <HAL_ADC_Start+0x168>)
 8003c9e:	f7ff fd8b 	bl	80037b8 <LL_ADC_GetMultimode>
 8003ca2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff fe65 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f040 809c 	bne.w	8003dee <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d101      	bne.n	8003cc4 <HAL_ADC_Start+0x30>
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e097      	b.n	8003df4 <HAL_ADC_Start+0x160>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 fffd 	bl	8004ccc <ADC_Enable>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003cd6:	7dfb      	ldrb	r3, [r7, #23]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f040 8083 	bne.w	8003de4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003ce6:	f023 0301 	bic.w	r3, r3, #1
 8003cea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a42      	ldr	r2, [pc, #264]	; (8003e00 <HAL_ADC_Start+0x16c>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d002      	beq.n	8003d02 <HAL_ADC_Start+0x6e>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	e000      	b.n	8003d04 <HAL_ADC_Start+0x70>
 8003d02:	4b40      	ldr	r3, [pc, #256]	; (8003e04 <HAL_ADC_Start+0x170>)
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6812      	ldr	r2, [r2, #0]
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d002      	beq.n	8003d12 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d105      	bne.n	8003d1e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d16:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d2a:	d106      	bne.n	8003d3a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d30:	f023 0206 	bic.w	r2, r3, #6
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	659a      	str	r2, [r3, #88]	; 0x58
 8003d38:	e002      	b.n	8003d40 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	221c      	movs	r2, #28
 8003d46:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a2a      	ldr	r2, [pc, #168]	; (8003e00 <HAL_ADC_Start+0x16c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d002      	beq.n	8003d60 <HAL_ADC_Start+0xcc>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	e000      	b.n	8003d62 <HAL_ADC_Start+0xce>
 8003d60:	4b28      	ldr	r3, [pc, #160]	; (8003e04 <HAL_ADC_Start+0x170>)
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6812      	ldr	r2, [r2, #0]
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d008      	beq.n	8003d7c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	2b05      	cmp	r3, #5
 8003d74:	d002      	beq.n	8003d7c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	2b09      	cmp	r3, #9
 8003d7a:	d114      	bne.n	8003da6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d007      	beq.n	8003d9a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7ff fdc2 	bl	8003928 <LL_ADC_REG_StartConversion>
 8003da4:	e025      	b.n	8003df2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003daa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a12      	ldr	r2, [pc, #72]	; (8003e00 <HAL_ADC_Start+0x16c>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d002      	beq.n	8003dc2 <HAL_ADC_Start+0x12e>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	e000      	b.n	8003dc4 <HAL_ADC_Start+0x130>
 8003dc2:	4b10      	ldr	r3, [pc, #64]	; (8003e04 <HAL_ADC_Start+0x170>)
 8003dc4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00f      	beq.n	8003df2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003dda:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	655a      	str	r2, [r3, #84]	; 0x54
 8003de2:	e006      	b.n	8003df2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003dec:	e001      	b.n	8003df2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
 8003df0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3718      	adds	r7, #24
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	50040300 	.word	0x50040300
 8003e00:	50040100 	.word	0x50040100
 8003e04:	50040000 	.word	0x50040000

08003e08 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d101      	bne.n	8003e1e <HAL_ADC_Stop+0x16>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e023      	b.n	8003e66 <HAL_ADC_Stop+0x5e>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003e26:	2103      	movs	r1, #3
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fe9b 	bl	8004b64 <ADC_ConversionStop>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003e32:	7bfb      	ldrb	r3, [r7, #15]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d111      	bne.n	8003e5c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 ffa1 	bl	8004d80 <ADC_Disable>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d109      	bne.n	8003e5c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e4c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003e50:	f023 0301 	bic.w	r3, r3, #1
 8003e54:	f043 0201 	orr.w	r2, r3, #1
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e7a:	4862      	ldr	r0, [pc, #392]	; (8004004 <HAL_ADC_PollForConversion+0x194>)
 8003e7c:	f7ff fc9c 	bl	80037b8 <LL_ADC_GetMultimode>
 8003e80:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	d102      	bne.n	8003e90 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003e8a:	2308      	movs	r3, #8
 8003e8c:	61fb      	str	r3, [r7, #28]
 8003e8e:	e02a      	b.n	8003ee6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d005      	beq.n	8003ea2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	2b05      	cmp	r3, #5
 8003e9a:	d002      	beq.n	8003ea2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	2b09      	cmp	r3, #9
 8003ea0:	d111      	bne.n	8003ec6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d007      	beq.n	8003ec0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e09d      	b.n	8003ffc <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003ec0:	2304      	movs	r3, #4
 8003ec2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003ec4:	e00f      	b.n	8003ee6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003ec6:	484f      	ldr	r0, [pc, #316]	; (8004004 <HAL_ADC_PollForConversion+0x194>)
 8003ec8:	f7ff fc84 	bl	80037d4 <LL_ADC_GetMultiDMATransfer>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d007      	beq.n	8003ee2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed6:	f043 0220 	orr.w	r2, r3, #32
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e08c      	b.n	8003ffc <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003ee2:	2304      	movs	r3, #4
 8003ee4:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003ee6:	f7ff fb1b 	bl	8003520 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003eec:	e01a      	b.n	8003f24 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef4:	d016      	beq.n	8003f24 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003ef6:	f7ff fb13 	bl	8003520 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d302      	bcc.n	8003f0c <HAL_ADC_PollForConversion+0x9c>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10b      	bne.n	8003f24 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f10:	f043 0204 	orr.w	r2, r3, #4
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e06b      	b.n	8003ffc <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0dd      	beq.n	8003eee <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff fb9c 	bl	8003680 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d01c      	beq.n	8003f88 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	7e5b      	ldrb	r3, [r3, #25]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d118      	bne.n	8003f88 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d111      	bne.n	8003f88 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d105      	bne.n	8003f88 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f80:	f043 0201 	orr.w	r2, r3, #1
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a1e      	ldr	r2, [pc, #120]	; (8004008 <HAL_ADC_PollForConversion+0x198>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d002      	beq.n	8003f98 <HAL_ADC_PollForConversion+0x128>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	e000      	b.n	8003f9a <HAL_ADC_PollForConversion+0x12a>
 8003f98:	4b1c      	ldr	r3, [pc, #112]	; (800400c <HAL_ADC_PollForConversion+0x19c>)
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d008      	beq.n	8003fb4 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	2b05      	cmp	r3, #5
 8003fac:	d002      	beq.n	8003fb4 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2b09      	cmp	r3, #9
 8003fb2:	d104      	bne.n	8003fbe <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	61bb      	str	r3, [r7, #24]
 8003fbc:	e00c      	b.n	8003fd8 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a11      	ldr	r2, [pc, #68]	; (8004008 <HAL_ADC_PollForConversion+0x198>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d002      	beq.n	8003fce <HAL_ADC_PollForConversion+0x15e>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	e000      	b.n	8003fd0 <HAL_ADC_PollForConversion+0x160>
 8003fce:	4b0f      	ldr	r3, [pc, #60]	; (800400c <HAL_ADC_PollForConversion+0x19c>)
 8003fd0:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	d104      	bne.n	8003fe8 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2208      	movs	r2, #8
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	e008      	b.n	8003ffa <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d103      	bne.n	8003ffa <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	220c      	movs	r2, #12
 8003ff8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3720      	adds	r7, #32
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	50040300 	.word	0x50040300
 8004008:	50040100 	.word	0x50040100
 800400c:	50040000 	.word	0x50040000

08004010 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800401e:	4618      	mov	r0, r3
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
	...

0800402c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08a      	sub	sp, #40	; 0x28
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004034:	2300      	movs	r3, #0
 8004036:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004048:	4882      	ldr	r0, [pc, #520]	; (8004254 <HAL_ADC_IRQHandler+0x228>)
 800404a:	f7ff fbb5 	bl	80037b8 <LL_ADC_GetMultimode>
 800404e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d017      	beq.n	800408a <HAL_ADC_IRQHandler+0x5e>
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d012      	beq.n	800408a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004068:	f003 0310 	and.w	r3, r3, #16
 800406c:	2b00      	cmp	r3, #0
 800406e:	d105      	bne.n	800407c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004074:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 ff25 	bl	8004ecc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2202      	movs	r2, #2
 8004088:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d004      	beq.n	800409e <HAL_ADC_IRQHandler+0x72>
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10a      	bne.n	80040b4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 8083 	beq.w	80041b0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d07d      	beq.n	80041b0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b8:	f003 0310 	and.w	r3, r3, #16
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d105      	bne.n	80040cc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7ff fad5 	bl	8003680 <LL_ADC_REG_IsTriggerSourceSWStart>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d062      	beq.n	80041a2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a5d      	ldr	r2, [pc, #372]	; (8004258 <HAL_ADC_IRQHandler+0x22c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d002      	beq.n	80040ec <HAL_ADC_IRQHandler+0xc0>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	e000      	b.n	80040ee <HAL_ADC_IRQHandler+0xc2>
 80040ec:	4b5b      	ldr	r3, [pc, #364]	; (800425c <HAL_ADC_IRQHandler+0x230>)
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6812      	ldr	r2, [r2, #0]
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d008      	beq.n	8004108 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	2b05      	cmp	r3, #5
 8004100:	d002      	beq.n	8004108 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	2b09      	cmp	r3, #9
 8004106:	d104      	bne.n	8004112 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	623b      	str	r3, [r7, #32]
 8004110:	e00c      	b.n	800412c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a50      	ldr	r2, [pc, #320]	; (8004258 <HAL_ADC_IRQHandler+0x22c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d002      	beq.n	8004122 <HAL_ADC_IRQHandler+0xf6>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	e000      	b.n	8004124 <HAL_ADC_IRQHandler+0xf8>
 8004122:	4b4e      	ldr	r3, [pc, #312]	; (800425c <HAL_ADC_IRQHandler+0x230>)
 8004124:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d135      	bne.n	80041a2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0308 	and.w	r3, r3, #8
 8004140:	2b08      	cmp	r3, #8
 8004142:	d12e      	bne.n	80041a2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff fc15 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d11a      	bne.n	800418a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 020c 	bic.w	r2, r2, #12
 8004162:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004168:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004174:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d112      	bne.n	80041a2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004180:	f043 0201 	orr.w	r2, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	655a      	str	r2, [r3, #84]	; 0x54
 8004188:	e00b      	b.n	80041a2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418e:	f043 0210 	orr.w	r2, r3, #16
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800419a:	f043 0201 	orr.w	r2, r3, #1
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f95c 	bl	8004460 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	220c      	movs	r2, #12
 80041ae:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f003 0320 	and.w	r3, r3, #32
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d004      	beq.n	80041c4 <HAL_ADC_IRQHandler+0x198>
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	f003 0320 	and.w	r3, r3, #32
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10b      	bne.n	80041dc <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 809f 	beq.w	800430e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 8099 	beq.w	800430e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d105      	bne.n	80041f4 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ec:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f7ff fa7d 	bl	80036f8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80041fe:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4618      	mov	r0, r3
 8004206:	f7ff fa3b 	bl	8003680 <LL_ADC_REG_IsTriggerSourceSWStart>
 800420a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a11      	ldr	r2, [pc, #68]	; (8004258 <HAL_ADC_IRQHandler+0x22c>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d002      	beq.n	800421c <HAL_ADC_IRQHandler+0x1f0>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	e000      	b.n	800421e <HAL_ADC_IRQHandler+0x1f2>
 800421c:	4b0f      	ldr	r3, [pc, #60]	; (800425c <HAL_ADC_IRQHandler+0x230>)
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	4293      	cmp	r3, r2
 8004224:	d008      	beq.n	8004238 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d005      	beq.n	8004238 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	2b06      	cmp	r3, #6
 8004230:	d002      	beq.n	8004238 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2b07      	cmp	r3, #7
 8004236:	d104      	bne.n	8004242 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	623b      	str	r3, [r7, #32]
 8004240:	e013      	b.n	800426a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a04      	ldr	r2, [pc, #16]	; (8004258 <HAL_ADC_IRQHandler+0x22c>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d009      	beq.n	8004260 <HAL_ADC_IRQHandler+0x234>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	e007      	b.n	8004262 <HAL_ADC_IRQHandler+0x236>
 8004252:	bf00      	nop
 8004254:	50040300 	.word	0x50040300
 8004258:	50040100 	.word	0x50040100
 800425c:	50040000 	.word	0x50040000
 8004260:	4b7d      	ldr	r3, [pc, #500]	; (8004458 <HAL_ADC_IRQHandler+0x42c>)
 8004262:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d10c      	bne.n	800428a <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004276:	2b00      	cmp	r3, #0
 8004278:	d142      	bne.n	8004300 <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d03f      	beq.n	8004300 <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8004280:	6a3b      	ldr	r3, [r7, #32]
 8004282:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8004286:	2b00      	cmp	r3, #0
 8004288:	d13a      	bne.n	8004300 <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004294:	2b40      	cmp	r3, #64	; 0x40
 8004296:	d133      	bne.n	8004300 <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004298:	6a3b      	ldr	r3, [r7, #32]
 800429a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d12e      	bne.n	8004300 <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7ff fb8d 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d11a      	bne.n	80042e8 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80042c0:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d112      	bne.n	8004300 <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042de:	f043 0201 	orr.w	r2, r3, #1
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	655a      	str	r2, [r3, #84]	; 0x54
 80042e6:	e00b      	b.n	8004300 <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ec:	f043 0210 	orr.w	r2, r3, #16
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f8:	f043 0201 	orr.w	r2, r3, #1
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 fdbb 	bl	8004e7c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2260      	movs	r2, #96	; 0x60
 800430c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004314:	2b00      	cmp	r3, #0
 8004316:	d011      	beq.n	800433c <HAL_ADC_IRQHandler+0x310>
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00c      	beq.n	800433c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004326:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 f8a0 	bl	8004474 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2280      	movs	r2, #128	; 0x80
 800433a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004342:	2b00      	cmp	r3, #0
 8004344:	d012      	beq.n	800436c <HAL_ADC_IRQHandler+0x340>
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00d      	beq.n	800436c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004354:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 fda1 	bl	8004ea4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f44f 7280 	mov.w	r2, #256	; 0x100
 800436a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004372:	2b00      	cmp	r3, #0
 8004374:	d012      	beq.n	800439c <HAL_ADC_IRQHandler+0x370>
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00d      	beq.n	800439c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004384:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 fd93 	bl	8004eb8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f44f 7200 	mov.w	r2, #512	; 0x200
 800439a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	f003 0310 	and.w	r3, r3, #16
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d036      	beq.n	8004414 <HAL_ADC_IRQHandler+0x3e8>
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	f003 0310 	and.w	r3, r3, #16
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d031      	beq.n	8004414 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d102      	bne.n	80043be <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80043b8:	2301      	movs	r3, #1
 80043ba:	627b      	str	r3, [r7, #36]	; 0x24
 80043bc:	e014      	b.n	80043e8 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d008      	beq.n	80043d6 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80043c4:	4825      	ldr	r0, [pc, #148]	; (800445c <HAL_ADC_IRQHandler+0x430>)
 80043c6:	f7ff fa05 	bl	80037d4 <LL_ADC_GetMultiDMATransfer>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00b      	beq.n	80043e8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80043d0:	2301      	movs	r3, #1
 80043d2:	627b      	str	r3, [r7, #36]	; 0x24
 80043d4:	e008      	b.n	80043e8 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80043e4:	2301      	movs	r3, #1
 80043e6:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80043e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d10e      	bne.n	800440c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043fe:	f043 0202 	orr.w	r2, r3, #2
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f83e 	bl	8004488 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2210      	movs	r2, #16
 8004412:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800441a:	2b00      	cmp	r3, #0
 800441c:	d018      	beq.n	8004450 <HAL_ADC_IRQHandler+0x424>
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004424:	2b00      	cmp	r3, #0
 8004426:	d013      	beq.n	8004450 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800442c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004438:	f043 0208 	orr.w	r2, r3, #8
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004448:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 fd20 	bl	8004e90 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004450:	bf00      	nop
 8004452:	3728      	adds	r7, #40	; 0x28
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	50040000 	.word	0x50040000
 800445c:	50040300 	.word	0x50040300

08004460 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr

0800449c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b0a6      	sub	sp, #152	; 0x98
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80044ac:	2300      	movs	r3, #0
 80044ae:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d101      	bne.n	80044be <HAL_ADC_ConfigChannel+0x22>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e348      	b.n	8004b50 <HAL_ADC_ConfigChannel+0x6b4>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7ff fa54 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f040 8329 	bne.w	8004b2a <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b05      	cmp	r3, #5
 80044de:	d824      	bhi.n	800452a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	3b02      	subs	r3, #2
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	d81b      	bhi.n	8004522 <HAL_ADC_ConfigChannel+0x86>
 80044ea:	a201      	add	r2, pc, #4	; (adr r2, 80044f0 <HAL_ADC_ConfigChannel+0x54>)
 80044ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f0:	08004501 	.word	0x08004501
 80044f4:	08004509 	.word	0x08004509
 80044f8:	08004511 	.word	0x08004511
 80044fc:	08004519 	.word	0x08004519
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	220c      	movs	r2, #12
 8004504:	605a      	str	r2, [r3, #4]
 8004506:	e011      	b.n	800452c <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	2212      	movs	r2, #18
 800450c:	605a      	str	r2, [r3, #4]
 800450e:	e00d      	b.n	800452c <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	2218      	movs	r2, #24
 8004514:	605a      	str	r2, [r3, #4]
 8004516:	e009      	b.n	800452c <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800451e:	605a      	str	r2, [r3, #4]
 8004520:	e004      	b.n	800452c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2206      	movs	r2, #6
 8004526:	605a      	str	r2, [r3, #4]
 8004528:	e000      	b.n	800452c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800452a:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6818      	ldr	r0, [r3, #0]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	6859      	ldr	r1, [r3, #4]
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	461a      	mov	r2, r3
 800453a:	f7ff f8b4 	bl	80036a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4618      	mov	r0, r3
 8004544:	f7ff fa18 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8004548:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff fa38 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 8004556:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800455a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800455e:	2b00      	cmp	r3, #0
 8004560:	f040 8148 	bne.w	80047f4 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004564:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004568:	2b00      	cmp	r3, #0
 800456a:	f040 8143 	bne.w	80047f4 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	6819      	ldr	r1, [r3, #0]
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	461a      	mov	r2, r3
 800457c:	f7ff f8cf 	bl	800371e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	695a      	ldr	r2, [r3, #20]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	08db      	lsrs	r3, r3, #3
 800458c:	f003 0303 	and.w	r3, r3, #3
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	fa02 f303 	lsl.w	r3, r2, r3
 8004596:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d00a      	beq.n	80045b8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6818      	ldr	r0, [r3, #0]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	6919      	ldr	r1, [r3, #16]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045b2:	f7ff f817 	bl	80035e4 <LL_ADC_SetOffset>
 80045b6:	e11d      	b.n	80047f4 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2100      	movs	r1, #0
 80045be:	4618      	mov	r0, r3
 80045c0:	f7ff f832 	bl	8003628 <LL_ADC_GetOffsetChannel>
 80045c4:	4603      	mov	r3, r0
 80045c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <HAL_ADC_ConfigChannel+0x148>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2100      	movs	r1, #0
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7ff f827 	bl	8003628 <LL_ADC_GetOffsetChannel>
 80045da:	4603      	mov	r3, r0
 80045dc:	0e9b      	lsrs	r3, r3, #26
 80045de:	f003 021f 	and.w	r2, r3, #31
 80045e2:	e012      	b.n	800460a <HAL_ADC_ConfigChannel+0x16e>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2100      	movs	r1, #0
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7ff f81c 	bl	8003628 <LL_ADC_GetOffsetChannel>
 80045f0:	4603      	mov	r3, r0
 80045f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80045fa:	fa93 f3a3 	rbit	r3, r3
 80045fe:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004600:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004602:	fab3 f383 	clz	r3, r3
 8004606:	b2db      	uxtb	r3, r3
 8004608:	461a      	mov	r2, r3
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004612:	2b00      	cmp	r3, #0
 8004614:	d105      	bne.n	8004622 <HAL_ADC_ConfigChannel+0x186>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	0e9b      	lsrs	r3, r3, #26
 800461c:	f003 031f 	and.w	r3, r3, #31
 8004620:	e00a      	b.n	8004638 <HAL_ADC_ConfigChannel+0x19c>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800462a:	fa93 f3a3 	rbit	r3, r3
 800462e:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8004630:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004632:	fab3 f383 	clz	r3, r3
 8004636:	b2db      	uxtb	r3, r3
 8004638:	429a      	cmp	r2, r3
 800463a:	d106      	bne.n	800464a <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2200      	movs	r2, #0
 8004642:	2100      	movs	r1, #0
 8004644:	4618      	mov	r0, r3
 8004646:	f7ff f803 	bl	8003650 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2101      	movs	r1, #1
 8004650:	4618      	mov	r0, r3
 8004652:	f7fe ffe9 	bl	8003628 <LL_ADC_GetOffsetChannel>
 8004656:	4603      	mov	r3, r0
 8004658:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10a      	bne.n	8004676 <HAL_ADC_ConfigChannel+0x1da>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2101      	movs	r1, #1
 8004666:	4618      	mov	r0, r3
 8004668:	f7fe ffde 	bl	8003628 <LL_ADC_GetOffsetChannel>
 800466c:	4603      	mov	r3, r0
 800466e:	0e9b      	lsrs	r3, r3, #26
 8004670:	f003 021f 	and.w	r2, r3, #31
 8004674:	e010      	b.n	8004698 <HAL_ADC_ConfigChannel+0x1fc>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2101      	movs	r1, #1
 800467c:	4618      	mov	r0, r3
 800467e:	f7fe ffd3 	bl	8003628 <LL_ADC_GetOffsetChannel>
 8004682:	4603      	mov	r3, r0
 8004684:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004686:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004688:	fa93 f3a3 	rbit	r3, r3
 800468c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800468e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004690:	fab3 f383 	clz	r3, r3
 8004694:	b2db      	uxtb	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d105      	bne.n	80046b0 <HAL_ADC_ConfigChannel+0x214>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	0e9b      	lsrs	r3, r3, #26
 80046aa:	f003 031f 	and.w	r3, r3, #31
 80046ae:	e00a      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x22a>
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80046b8:	fa93 f3a3 	rbit	r3, r3
 80046bc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80046be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046c0:	fab3 f383 	clz	r3, r3
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d106      	bne.n	80046d8 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2200      	movs	r2, #0
 80046d0:	2101      	movs	r1, #1
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7fe ffbc 	bl	8003650 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2102      	movs	r1, #2
 80046de:	4618      	mov	r0, r3
 80046e0:	f7fe ffa2 	bl	8003628 <LL_ADC_GetOffsetChannel>
 80046e4:	4603      	mov	r3, r0
 80046e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10a      	bne.n	8004704 <HAL_ADC_ConfigChannel+0x268>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2102      	movs	r1, #2
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7fe ff97 	bl	8003628 <LL_ADC_GetOffsetChannel>
 80046fa:	4603      	mov	r3, r0
 80046fc:	0e9b      	lsrs	r3, r3, #26
 80046fe:	f003 021f 	and.w	r2, r3, #31
 8004702:	e010      	b.n	8004726 <HAL_ADC_ConfigChannel+0x28a>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2102      	movs	r1, #2
 800470a:	4618      	mov	r0, r3
 800470c:	f7fe ff8c 	bl	8003628 <LL_ADC_GetOffsetChannel>
 8004710:	4603      	mov	r3, r0
 8004712:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004714:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004716:	fa93 f3a3 	rbit	r3, r3
 800471a:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 800471c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800471e:	fab3 f383 	clz	r3, r3
 8004722:	b2db      	uxtb	r3, r3
 8004724:	461a      	mov	r2, r3
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800472e:	2b00      	cmp	r3, #0
 8004730:	d105      	bne.n	800473e <HAL_ADC_ConfigChannel+0x2a2>
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	0e9b      	lsrs	r3, r3, #26
 8004738:	f003 031f 	and.w	r3, r3, #31
 800473c:	e00a      	b.n	8004754 <HAL_ADC_ConfigChannel+0x2b8>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004744:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004746:	fa93 f3a3 	rbit	r3, r3
 800474a:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800474c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800474e:	fab3 f383 	clz	r3, r3
 8004752:	b2db      	uxtb	r3, r3
 8004754:	429a      	cmp	r2, r3
 8004756:	d106      	bne.n	8004766 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2200      	movs	r2, #0
 800475e:	2102      	movs	r1, #2
 8004760:	4618      	mov	r0, r3
 8004762:	f7fe ff75 	bl	8003650 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2103      	movs	r1, #3
 800476c:	4618      	mov	r0, r3
 800476e:	f7fe ff5b 	bl	8003628 <LL_ADC_GetOffsetChannel>
 8004772:	4603      	mov	r3, r0
 8004774:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10a      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x2f6>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2103      	movs	r1, #3
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe ff50 	bl	8003628 <LL_ADC_GetOffsetChannel>
 8004788:	4603      	mov	r3, r0
 800478a:	0e9b      	lsrs	r3, r3, #26
 800478c:	f003 021f 	and.w	r2, r3, #31
 8004790:	e010      	b.n	80047b4 <HAL_ADC_ConfigChannel+0x318>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2103      	movs	r1, #3
 8004798:	4618      	mov	r0, r3
 800479a:	f7fe ff45 	bl	8003628 <LL_ADC_GetOffsetChannel>
 800479e:	4603      	mov	r3, r0
 80047a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047a4:	fa93 f3a3 	rbit	r3, r3
 80047a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80047aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047ac:	fab3 f383 	clz	r3, r3
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	461a      	mov	r2, r3
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d105      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x330>
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	0e9b      	lsrs	r3, r3, #26
 80047c6:	f003 031f 	and.w	r3, r3, #31
 80047ca:	e00a      	b.n	80047e2 <HAL_ADC_ConfigChannel+0x346>
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047d4:	fa93 f3a3 	rbit	r3, r3
 80047d8:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80047da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047dc:	fab3 f383 	clz	r3, r3
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d106      	bne.n	80047f4 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2200      	movs	r2, #0
 80047ec:	2103      	movs	r1, #3
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fe ff2e 	bl	8003650 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7ff f86f 	bl	80038dc <LL_ADC_IsEnabled>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	f040 810c 	bne.w	8004a1e <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6818      	ldr	r0, [r3, #0]
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	6819      	ldr	r1, [r3, #0]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	461a      	mov	r2, r3
 8004814:	f7fe ffac 	bl	8003770 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	4aad      	ldr	r2, [pc, #692]	; (8004ad4 <HAL_ADC_ConfigChannel+0x638>)
 800481e:	4293      	cmp	r3, r2
 8004820:	f040 80fd 	bne.w	8004a1e <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004830:	2b00      	cmp	r3, #0
 8004832:	d10b      	bne.n	800484c <HAL_ADC_ConfigChannel+0x3b0>
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	0e9b      	lsrs	r3, r3, #26
 800483a:	3301      	adds	r3, #1
 800483c:	f003 031f 	and.w	r3, r3, #31
 8004840:	2b09      	cmp	r3, #9
 8004842:	bf94      	ite	ls
 8004844:	2301      	movls	r3, #1
 8004846:	2300      	movhi	r3, #0
 8004848:	b2db      	uxtb	r3, r3
 800484a:	e012      	b.n	8004872 <HAL_ADC_ConfigChannel+0x3d6>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004852:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004854:	fa93 f3a3 	rbit	r3, r3
 8004858:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800485a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800485c:	fab3 f383 	clz	r3, r3
 8004860:	b2db      	uxtb	r3, r3
 8004862:	3301      	adds	r3, #1
 8004864:	f003 031f 	and.w	r3, r3, #31
 8004868:	2b09      	cmp	r3, #9
 800486a:	bf94      	ite	ls
 800486c:	2301      	movls	r3, #1
 800486e:	2300      	movhi	r3, #0
 8004870:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004872:	2b00      	cmp	r3, #0
 8004874:	d064      	beq.n	8004940 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800487e:	2b00      	cmp	r3, #0
 8004880:	d107      	bne.n	8004892 <HAL_ADC_ConfigChannel+0x3f6>
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	0e9b      	lsrs	r3, r3, #26
 8004888:	3301      	adds	r3, #1
 800488a:	069b      	lsls	r3, r3, #26
 800488c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004890:	e00e      	b.n	80048b0 <HAL_ADC_ConfigChannel+0x414>
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004898:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489a:	fa93 f3a3 	rbit	r3, r3
 800489e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80048a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048a2:	fab3 f383 	clz	r3, r3
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	3301      	adds	r3, #1
 80048aa:	069b      	lsls	r3, r3, #26
 80048ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d109      	bne.n	80048d0 <HAL_ADC_ConfigChannel+0x434>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	0e9b      	lsrs	r3, r3, #26
 80048c2:	3301      	adds	r3, #1
 80048c4:	f003 031f 	and.w	r3, r3, #31
 80048c8:	2101      	movs	r1, #1
 80048ca:	fa01 f303 	lsl.w	r3, r1, r3
 80048ce:	e010      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x456>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80048de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e0:	fab3 f383 	clz	r3, r3
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	3301      	adds	r3, #1
 80048e8:	f003 031f 	and.w	r3, r3, #31
 80048ec:	2101      	movs	r1, #1
 80048ee:	fa01 f303 	lsl.w	r3, r1, r3
 80048f2:	ea42 0103 	orr.w	r1, r2, r3
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10a      	bne.n	8004918 <HAL_ADC_ConfigChannel+0x47c>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	0e9b      	lsrs	r3, r3, #26
 8004908:	3301      	adds	r3, #1
 800490a:	f003 021f 	and.w	r2, r3, #31
 800490e:	4613      	mov	r3, r2
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	4413      	add	r3, r2
 8004914:	051b      	lsls	r3, r3, #20
 8004916:	e011      	b.n	800493c <HAL_ADC_ConfigChannel+0x4a0>
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800491e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004920:	fa93 f3a3 	rbit	r3, r3
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004928:	fab3 f383 	clz	r3, r3
 800492c:	b2db      	uxtb	r3, r3
 800492e:	3301      	adds	r3, #1
 8004930:	f003 021f 	and.w	r2, r3, #31
 8004934:	4613      	mov	r3, r2
 8004936:	005b      	lsls	r3, r3, #1
 8004938:	4413      	add	r3, r2
 800493a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800493c:	430b      	orrs	r3, r1
 800493e:	e069      	b.n	8004a14 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004948:	2b00      	cmp	r3, #0
 800494a:	d107      	bne.n	800495c <HAL_ADC_ConfigChannel+0x4c0>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	0e9b      	lsrs	r3, r3, #26
 8004952:	3301      	adds	r3, #1
 8004954:	069b      	lsls	r3, r3, #26
 8004956:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800495a:	e00e      	b.n	800497a <HAL_ADC_ConfigChannel+0x4de>
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004962:	6a3b      	ldr	r3, [r7, #32]
 8004964:	fa93 f3a3 	rbit	r3, r3
 8004968:	61fb      	str	r3, [r7, #28]
  return result;
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	fab3 f383 	clz	r3, r3
 8004970:	b2db      	uxtb	r3, r3
 8004972:	3301      	adds	r3, #1
 8004974:	069b      	lsls	r3, r3, #26
 8004976:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004982:	2b00      	cmp	r3, #0
 8004984:	d109      	bne.n	800499a <HAL_ADC_ConfigChannel+0x4fe>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	0e9b      	lsrs	r3, r3, #26
 800498c:	3301      	adds	r3, #1
 800498e:	f003 031f 	and.w	r3, r3, #31
 8004992:	2101      	movs	r1, #1
 8004994:	fa01 f303 	lsl.w	r3, r1, r3
 8004998:	e010      	b.n	80049bc <HAL_ADC_ConfigChannel+0x520>
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	fa93 f3a3 	rbit	r3, r3
 80049a6:	617b      	str	r3, [r7, #20]
  return result;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	fab3 f383 	clz	r3, r3
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	3301      	adds	r3, #1
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	2101      	movs	r1, #1
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	ea42 0103 	orr.w	r1, r2, r3
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10d      	bne.n	80049e8 <HAL_ADC_ConfigChannel+0x54c>
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	0e9b      	lsrs	r3, r3, #26
 80049d2:	3301      	adds	r3, #1
 80049d4:	f003 021f 	and.w	r2, r3, #31
 80049d8:	4613      	mov	r3, r2
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	4413      	add	r3, r2
 80049de:	3b1e      	subs	r3, #30
 80049e0:	051b      	lsls	r3, r3, #20
 80049e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049e6:	e014      	b.n	8004a12 <HAL_ADC_ConfigChannel+0x576>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	fa93 f3a3 	rbit	r3, r3
 80049f4:	60fb      	str	r3, [r7, #12]
  return result;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	fab3 f383 	clz	r3, r3
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	3301      	adds	r3, #1
 8004a00:	f003 021f 	and.w	r2, r3, #31
 8004a04:	4613      	mov	r3, r2
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	4413      	add	r3, r2
 8004a0a:	3b1e      	subs	r3, #30
 8004a0c:	051b      	lsls	r3, r3, #20
 8004a0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a12:	430b      	orrs	r3, r1
 8004a14:	683a      	ldr	r2, [r7, #0]
 8004a16:	6892      	ldr	r2, [r2, #8]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	f7fe fe80 	bl	800371e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	4b2d      	ldr	r3, [pc, #180]	; (8004ad8 <HAL_ADC_ConfigChannel+0x63c>)
 8004a24:	4013      	ands	r3, r2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 808c 	beq.w	8004b44 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a2c:	482b      	ldr	r0, [pc, #172]	; (8004adc <HAL_ADC_ConfigChannel+0x640>)
 8004a2e:	f7fe fdcb 	bl	80035c8 <LL_ADC_GetCommonPathInternalCh>
 8004a32:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a29      	ldr	r2, [pc, #164]	; (8004ae0 <HAL_ADC_ConfigChannel+0x644>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d12b      	bne.n	8004a98 <HAL_ADC_ConfigChannel+0x5fc>
 8004a40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d125      	bne.n	8004a98 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a24      	ldr	r2, [pc, #144]	; (8004ae4 <HAL_ADC_ConfigChannel+0x648>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d004      	beq.n	8004a60 <HAL_ADC_ConfigChannel+0x5c4>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a23      	ldr	r2, [pc, #140]	; (8004ae8 <HAL_ADC_ConfigChannel+0x64c>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d16e      	bne.n	8004b3e <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a64:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004a68:	4619      	mov	r1, r3
 8004a6a:	481c      	ldr	r0, [pc, #112]	; (8004adc <HAL_ADC_ConfigChannel+0x640>)
 8004a6c:	f7fe fd99 	bl	80035a2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004a70:	4b1e      	ldr	r3, [pc, #120]	; (8004aec <HAL_ADC_ConfigChannel+0x650>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	099b      	lsrs	r3, r3, #6
 8004a76:	4a1e      	ldr	r2, [pc, #120]	; (8004af0 <HAL_ADC_ConfigChannel+0x654>)
 8004a78:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7c:	099a      	lsrs	r2, r3, #6
 8004a7e:	4613      	mov	r3, r2
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	4413      	add	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004a88:	e002      	b.n	8004a90 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1f9      	bne.n	8004a8a <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a96:	e052      	b.n	8004b3e <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a15      	ldr	r2, [pc, #84]	; (8004af4 <HAL_ADC_ConfigChannel+0x658>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d12a      	bne.n	8004af8 <HAL_ADC_ConfigChannel+0x65c>
 8004aa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004aa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d124      	bne.n	8004af8 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a0c      	ldr	r2, [pc, #48]	; (8004ae4 <HAL_ADC_ConfigChannel+0x648>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d004      	beq.n	8004ac2 <HAL_ADC_ConfigChannel+0x626>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a0a      	ldr	r2, [pc, #40]	; (8004ae8 <HAL_ADC_ConfigChannel+0x64c>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d13f      	bne.n	8004b42 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ac2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aca:	4619      	mov	r1, r3
 8004acc:	4803      	ldr	r0, [pc, #12]	; (8004adc <HAL_ADC_ConfigChannel+0x640>)
 8004ace:	f7fe fd68 	bl	80035a2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ad2:	e036      	b.n	8004b42 <HAL_ADC_ConfigChannel+0x6a6>
 8004ad4:	407f0000 	.word	0x407f0000
 8004ad8:	80080000 	.word	0x80080000
 8004adc:	50040300 	.word	0x50040300
 8004ae0:	c7520000 	.word	0xc7520000
 8004ae4:	50040000 	.word	0x50040000
 8004ae8:	50040200 	.word	0x50040200
 8004aec:	20000008 	.word	0x20000008
 8004af0:	053e2d63 	.word	0x053e2d63
 8004af4:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a16      	ldr	r2, [pc, #88]	; (8004b58 <HAL_ADC_ConfigChannel+0x6bc>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d120      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d11a      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a12      	ldr	r2, [pc, #72]	; (8004b5c <HAL_ADC_ConfigChannel+0x6c0>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d115      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b20:	4619      	mov	r1, r3
 8004b22:	480f      	ldr	r0, [pc, #60]	; (8004b60 <HAL_ADC_ConfigChannel+0x6c4>)
 8004b24:	f7fe fd3d 	bl	80035a2 <LL_ADC_SetCommonPathInternalCh>
 8004b28:	e00c      	b.n	8004b44 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b2e:	f043 0220 	orr.w	r2, r3, #32
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8004b3c:	e002      	b.n	8004b44 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b3e:	bf00      	nop
 8004b40:	e000      	b.n	8004b44 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b42:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004b4c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3798      	adds	r7, #152	; 0x98
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	80000001 	.word	0x80000001
 8004b5c:	50040000 	.word	0x50040000
 8004b60:	50040300 	.word	0x50040300

08004b64 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b088      	sub	sp, #32
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fe fefc 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8004b80:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fe ff1d 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 8004b8c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d103      	bne.n	8004b9c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 8090 	beq.w	8004cbc <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d02a      	beq.n	8004c00 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	7e5b      	ldrb	r3, [r3, #25]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d126      	bne.n	8004c00 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	7e1b      	ldrb	r3, [r3, #24]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d122      	bne.n	8004c00 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004bbe:	e014      	b.n	8004bea <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	4a41      	ldr	r2, [pc, #260]	; (8004cc8 <ADC_ConversionStop+0x164>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d90d      	bls.n	8004be4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bcc:	f043 0210 	orr.w	r2, r3, #16
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bd8:	f043 0201 	orr.w	r2, r3, #1
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e06c      	b.n	8004cbe <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	3301      	adds	r3, #1
 8004be8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf4:	2b40      	cmp	r3, #64	; 0x40
 8004bf6:	d1e3      	bne.n	8004bc0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2240      	movs	r2, #64	; 0x40
 8004bfe:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d014      	beq.n	8004c30 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fe feb4 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00c      	beq.n	8004c30 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fe fe71 	bl	8003902 <LL_ADC_IsDisableOngoing>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d104      	bne.n	8004c30 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fe fe90 	bl	8003950 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d014      	beq.n	8004c60 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fe fec3 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00c      	beq.n	8004c60 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fe fe59 	bl	8003902 <LL_ADC_IsDisableOngoing>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d104      	bne.n	8004c60 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7fe fe9f 	bl	800399e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d004      	beq.n	8004c70 <ADC_ConversionStop+0x10c>
 8004c66:	2b03      	cmp	r3, #3
 8004c68:	d105      	bne.n	8004c76 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004c6a:	230c      	movs	r3, #12
 8004c6c:	617b      	str	r3, [r7, #20]
        break;
 8004c6e:	e005      	b.n	8004c7c <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004c70:	2308      	movs	r3, #8
 8004c72:	617b      	str	r3, [r7, #20]
        break;
 8004c74:	e002      	b.n	8004c7c <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004c76:	2304      	movs	r3, #4
 8004c78:	617b      	str	r3, [r7, #20]
        break;
 8004c7a:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004c7c:	f7fe fc50 	bl	8003520 <HAL_GetTick>
 8004c80:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004c82:	e014      	b.n	8004cae <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004c84:	f7fe fc4c 	bl	8003520 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b05      	cmp	r3, #5
 8004c90:	d90d      	bls.n	8004cae <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c96:	f043 0210 	orr.w	r2, r3, #16
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca2:	f043 0201 	orr.w	r2, r3, #1
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e007      	b.n	8004cbe <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1e3      	bne.n	8004c84 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3720      	adds	r7, #32
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	a33fffff 	.word	0xa33fffff

08004ccc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7fe fdff 	bl	80038dc <LL_ADC_IsEnabled>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d146      	bne.n	8004d72 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689a      	ldr	r2, [r3, #8]
 8004cea:	4b24      	ldr	r3, [pc, #144]	; (8004d7c <ADC_Enable+0xb0>)
 8004cec:	4013      	ands	r3, r2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00d      	beq.n	8004d0e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cf6:	f043 0210 	orr.w	r2, r3, #16
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d02:	f043 0201 	orr.w	r2, r3, #1
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e032      	b.n	8004d74 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7fe fdba 	bl	800388c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004d18:	f7fe fc02 	bl	8003520 <HAL_GetTick>
 8004d1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d1e:	e021      	b.n	8004d64 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7fe fdd9 	bl	80038dc <LL_ADC_IsEnabled>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d104      	bne.n	8004d3a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7fe fda9 	bl	800388c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d3a:	f7fe fbf1 	bl	8003520 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d90d      	bls.n	8004d64 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d4c:	f043 0210 	orr.w	r2, r3, #16
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d58:	f043 0201 	orr.w	r2, r3, #1
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e007      	b.n	8004d74 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d1d6      	bne.n	8004d20 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	8000003f 	.word	0x8000003f

08004d80 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7fe fdb8 	bl	8003902 <LL_ADC_IsDisableOngoing>
 8004d92:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fe fd9f 	bl	80038dc <LL_ADC_IsEnabled>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d040      	beq.n	8004e26 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d13d      	bne.n	8004e26 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f003 030d 	and.w	r3, r3, #13
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d10c      	bne.n	8004dd2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7fe fd79 	bl	80038b4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2203      	movs	r2, #3
 8004dc8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004dca:	f7fe fba9 	bl	8003520 <HAL_GetTick>
 8004dce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004dd0:	e022      	b.n	8004e18 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dd6:	f043 0210 	orr.w	r2, r3, #16
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de2:	f043 0201 	orr.w	r2, r3, #1
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e01c      	b.n	8004e28 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004dee:	f7fe fb97 	bl	8003520 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d90d      	bls.n	8004e18 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e00:	f043 0210 	orr.w	r2, r3, #16
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e0c:	f043 0201 	orr.w	r2, r3, #1
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e007      	b.n	8004e28 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 0301 	and.w	r3, r3, #1
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1e3      	bne.n	8004dee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <LL_ADC_IsEnabled>:
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d101      	bne.n	8004e48 <LL_ADC_IsEnabled+0x18>
 8004e44:	2301      	movs	r3, #1
 8004e46:	e000      	b.n	8004e4a <LL_ADC_IsEnabled+0x1a>
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr

08004e56 <LL_ADC_REG_IsConversionOngoing>:
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f003 0304 	and.w	r3, r3, #4
 8004e66:	2b04      	cmp	r3, #4
 8004e68:	d101      	bne.n	8004e6e <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e000      	b.n	8004e70 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004e6e:	2300      	movs	r3, #0
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004ee0:	b590      	push	{r4, r7, lr}
 8004ee2:	b09f      	sub	sp, #124	; 0x7c
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004eea:	2300      	movs	r3, #0
 8004eec:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004efa:	2302      	movs	r3, #2
 8004efc:	e08f      	b.n	800501e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a47      	ldr	r2, [pc, #284]	; (8005028 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d102      	bne.n	8004f16 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004f10:	4b46      	ldr	r3, [pc, #280]	; (800502c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004f12:	60bb      	str	r3, [r7, #8]
 8004f14:	e001      	b.n	8004f1a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004f16:	2300      	movs	r3, #0
 8004f18:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f24:	f043 0220 	orr.w	r2, r3, #32
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e072      	b.n	800501e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7ff ff8b 	bl	8004e56 <LL_ADC_REG_IsConversionOngoing>
 8004f40:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff ff85 	bl	8004e56 <LL_ADC_REG_IsConversionOngoing>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d154      	bne.n	8004ffc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004f52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d151      	bne.n	8004ffc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004f58:	4b35      	ldr	r3, [pc, #212]	; (8005030 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004f5a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d02c      	beq.n	8004fbe <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	6859      	ldr	r1, [r3, #4]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f76:	035b      	lsls	r3, r3, #13
 8004f78:	430b      	orrs	r3, r1
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f7e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f80:	4829      	ldr	r0, [pc, #164]	; (8005028 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004f82:	f7ff ff55 	bl	8004e30 <LL_ADC_IsEnabled>
 8004f86:	4604      	mov	r4, r0
 8004f88:	4828      	ldr	r0, [pc, #160]	; (800502c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004f8a:	f7ff ff51 	bl	8004e30 <LL_ADC_IsEnabled>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	431c      	orrs	r4, r3
 8004f92:	4828      	ldr	r0, [pc, #160]	; (8005034 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004f94:	f7ff ff4c 	bl	8004e30 <LL_ADC_IsEnabled>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	4323      	orrs	r3, r4
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d137      	bne.n	8005010 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004fa8:	f023 030f 	bic.w	r3, r3, #15
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	6811      	ldr	r1, [r2, #0]
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	6892      	ldr	r2, [r2, #8]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fba:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004fbc:	e028      	b.n	8005010 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004fbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fc8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004fca:	4817      	ldr	r0, [pc, #92]	; (8005028 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004fcc:	f7ff ff30 	bl	8004e30 <LL_ADC_IsEnabled>
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	4816      	ldr	r0, [pc, #88]	; (800502c <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004fd4:	f7ff ff2c 	bl	8004e30 <LL_ADC_IsEnabled>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	431c      	orrs	r4, r3
 8004fdc:	4815      	ldr	r0, [pc, #84]	; (8005034 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004fde:	f7ff ff27 	bl	8004e30 <LL_ADC_IsEnabled>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	4323      	orrs	r3, r4
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d112      	bne.n	8005010 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004ff2:	f023 030f 	bic.w	r3, r3, #15
 8004ff6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ff8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ffa:	e009      	b.n	8005010 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005000:	f043 0220 	orr.w	r2, r3, #32
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800500e:	e000      	b.n	8005012 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005010:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800501a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800501e:	4618      	mov	r0, r3
 8005020:	377c      	adds	r7, #124	; 0x7c
 8005022:	46bd      	mov	sp, r7
 8005024:	bd90      	pop	{r4, r7, pc}
 8005026:	bf00      	nop
 8005028:	50040000 	.word	0x50040000
 800502c:	50040100 	.word	0x50040100
 8005030:	50040300 	.word	0x50040300
 8005034:	50040200 	.word	0x50040200

08005038 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f003 0307 	and.w	r3, r3, #7
 8005046:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005048:	4b0c      	ldr	r3, [pc, #48]	; (800507c <__NVIC_SetPriorityGrouping+0x44>)
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005054:	4013      	ands	r3, r2
 8005056:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005060:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005064:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800506a:	4a04      	ldr	r2, [pc, #16]	; (800507c <__NVIC_SetPriorityGrouping+0x44>)
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	60d3      	str	r3, [r2, #12]
}
 8005070:	bf00      	nop
 8005072:	3714      	adds	r7, #20
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	e000ed00 	.word	0xe000ed00

08005080 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005084:	4b04      	ldr	r3, [pc, #16]	; (8005098 <__NVIC_GetPriorityGrouping+0x18>)
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	0a1b      	lsrs	r3, r3, #8
 800508a:	f003 0307 	and.w	r3, r3, #7
}
 800508e:	4618      	mov	r0, r3
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	e000ed00 	.word	0xe000ed00

0800509c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	4603      	mov	r3, r0
 80050a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	db0b      	blt.n	80050c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050ae:	79fb      	ldrb	r3, [r7, #7]
 80050b0:	f003 021f 	and.w	r2, r3, #31
 80050b4:	4907      	ldr	r1, [pc, #28]	; (80050d4 <__NVIC_EnableIRQ+0x38>)
 80050b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ba:	095b      	lsrs	r3, r3, #5
 80050bc:	2001      	movs	r0, #1
 80050be:	fa00 f202 	lsl.w	r2, r0, r2
 80050c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	e000e100 	.word	0xe000e100

080050d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	6039      	str	r1, [r7, #0]
 80050e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	db0a      	blt.n	8005102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	b2da      	uxtb	r2, r3
 80050f0:	490c      	ldr	r1, [pc, #48]	; (8005124 <__NVIC_SetPriority+0x4c>)
 80050f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050f6:	0112      	lsls	r2, r2, #4
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	440b      	add	r3, r1
 80050fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005100:	e00a      	b.n	8005118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	b2da      	uxtb	r2, r3
 8005106:	4908      	ldr	r1, [pc, #32]	; (8005128 <__NVIC_SetPriority+0x50>)
 8005108:	79fb      	ldrb	r3, [r7, #7]
 800510a:	f003 030f 	and.w	r3, r3, #15
 800510e:	3b04      	subs	r3, #4
 8005110:	0112      	lsls	r2, r2, #4
 8005112:	b2d2      	uxtb	r2, r2
 8005114:	440b      	add	r3, r1
 8005116:	761a      	strb	r2, [r3, #24]
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	e000e100 	.word	0xe000e100
 8005128:	e000ed00 	.word	0xe000ed00

0800512c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800512c:	b480      	push	{r7}
 800512e:	b089      	sub	sp, #36	; 0x24
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	f1c3 0307 	rsb	r3, r3, #7
 8005146:	2b04      	cmp	r3, #4
 8005148:	bf28      	it	cs
 800514a:	2304      	movcs	r3, #4
 800514c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	3304      	adds	r3, #4
 8005152:	2b06      	cmp	r3, #6
 8005154:	d902      	bls.n	800515c <NVIC_EncodePriority+0x30>
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	3b03      	subs	r3, #3
 800515a:	e000      	b.n	800515e <NVIC_EncodePriority+0x32>
 800515c:	2300      	movs	r3, #0
 800515e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005160:	f04f 32ff 	mov.w	r2, #4294967295
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	43da      	mvns	r2, r3
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	401a      	ands	r2, r3
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005174:	f04f 31ff 	mov.w	r1, #4294967295
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	fa01 f303 	lsl.w	r3, r1, r3
 800517e:	43d9      	mvns	r1, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005184:	4313      	orrs	r3, r2
         );
}
 8005186:	4618      	mov	r0, r3
 8005188:	3724      	adds	r7, #36	; 0x24
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
	...

08005194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3b01      	subs	r3, #1
 80051a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051a4:	d301      	bcc.n	80051aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051a6:	2301      	movs	r3, #1
 80051a8:	e00f      	b.n	80051ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051aa:	4a0a      	ldr	r2, [pc, #40]	; (80051d4 <SysTick_Config+0x40>)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3b01      	subs	r3, #1
 80051b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051b2:	210f      	movs	r1, #15
 80051b4:	f04f 30ff 	mov.w	r0, #4294967295
 80051b8:	f7ff ff8e 	bl	80050d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051bc:	4b05      	ldr	r3, [pc, #20]	; (80051d4 <SysTick_Config+0x40>)
 80051be:	2200      	movs	r2, #0
 80051c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051c2:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <SysTick_Config+0x40>)
 80051c4:	2207      	movs	r2, #7
 80051c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	e000e010 	.word	0xe000e010

080051d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7ff ff29 	bl	8005038 <__NVIC_SetPriorityGrouping>
}
 80051e6:	bf00      	nop
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b086      	sub	sp, #24
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	4603      	mov	r3, r0
 80051f6:	60b9      	str	r1, [r7, #8]
 80051f8:	607a      	str	r2, [r7, #4]
 80051fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005200:	f7ff ff3e 	bl	8005080 <__NVIC_GetPriorityGrouping>
 8005204:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	68b9      	ldr	r1, [r7, #8]
 800520a:	6978      	ldr	r0, [r7, #20]
 800520c:	f7ff ff8e 	bl	800512c <NVIC_EncodePriority>
 8005210:	4602      	mov	r2, r0
 8005212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005216:	4611      	mov	r1, r2
 8005218:	4618      	mov	r0, r3
 800521a:	f7ff ff5d 	bl	80050d8 <__NVIC_SetPriority>
}
 800521e:	bf00      	nop
 8005220:	3718      	adds	r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b082      	sub	sp, #8
 800522a:	af00      	add	r7, sp, #0
 800522c:	4603      	mov	r3, r0
 800522e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff ff31 	bl	800509c <__NVIC_EnableIRQ>
}
 800523a:	bf00      	nop
 800523c:	3708      	adds	r7, #8
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b082      	sub	sp, #8
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7ff ffa2 	bl	8005194 <SysTick_Config>
 8005250:	4603      	mov	r3, r0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
	...

0800525c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005266:	2300      	movs	r3, #0
 8005268:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800526a:	e17f      	b.n	800556c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	2101      	movs	r1, #1
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	fa01 f303 	lsl.w	r3, r1, r3
 8005278:	4013      	ands	r3, r2
 800527a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 8171 	beq.w	8005566 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b02      	cmp	r3, #2
 800528a:	d003      	beq.n	8005294 <HAL_GPIO_Init+0x38>
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	2b12      	cmp	r3, #18
 8005292:	d123      	bne.n	80052dc <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	08da      	lsrs	r2, r3, #3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3208      	adds	r2, #8
 800529c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	220f      	movs	r2, #15
 80052ac:	fa02 f303 	lsl.w	r3, r2, r3
 80052b0:	43db      	mvns	r3, r3
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	4013      	ands	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	691a      	ldr	r2, [r3, #16]
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	fa02 f303 	lsl.w	r3, r2, r3
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	08da      	lsrs	r2, r3, #3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	3208      	adds	r2, #8
 80052d6:	6939      	ldr	r1, [r7, #16]
 80052d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	2203      	movs	r2, #3
 80052e8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ec:	43db      	mvns	r3, r3
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	4013      	ands	r3, r2
 80052f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f003 0203 	and.w	r2, r3, #3
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	4313      	orrs	r3, r2
 8005308:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d00b      	beq.n	8005330 <HAL_GPIO_Init+0xd4>
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b02      	cmp	r3, #2
 800531e:	d007      	beq.n	8005330 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005324:	2b11      	cmp	r3, #17
 8005326:	d003      	beq.n	8005330 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	2b12      	cmp	r3, #18
 800532e:	d130      	bne.n	8005392 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	005b      	lsls	r3, r3, #1
 800533a:	2203      	movs	r2, #3
 800533c:	fa02 f303 	lsl.w	r3, r2, r3
 8005340:	43db      	mvns	r3, r3
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	4013      	ands	r3, r2
 8005346:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	68da      	ldr	r2, [r3, #12]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	005b      	lsls	r3, r3, #1
 8005350:	fa02 f303 	lsl.w	r3, r2, r3
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	4313      	orrs	r3, r2
 8005358:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005366:	2201      	movs	r2, #1
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	fa02 f303 	lsl.w	r3, r2, r3
 800536e:	43db      	mvns	r3, r3
 8005370:	693a      	ldr	r2, [r7, #16]
 8005372:	4013      	ands	r3, r2
 8005374:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	091b      	lsrs	r3, r3, #4
 800537c:	f003 0201 	and.w	r2, r3, #1
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	fa02 f303 	lsl.w	r3, r2, r3
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	4313      	orrs	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	693a      	ldr	r2, [r7, #16]
 8005390:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f003 0303 	and.w	r3, r3, #3
 800539a:	2b03      	cmp	r3, #3
 800539c:	d118      	bne.n	80053d0 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80053a4:	2201      	movs	r2, #1
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ac:	43db      	mvns	r3, r3
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	4013      	ands	r3, r2
 80053b2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	08db      	lsrs	r3, r3, #3
 80053ba:	f003 0201 	and.w	r2, r3, #1
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	fa02 f303 	lsl.w	r3, r2, r3
 80053c4:	693a      	ldr	r2, [r7, #16]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	005b      	lsls	r3, r3, #1
 80053da:	2203      	movs	r2, #3
 80053dc:	fa02 f303 	lsl.w	r3, r2, r3
 80053e0:	43db      	mvns	r3, r3
 80053e2:	693a      	ldr	r2, [r7, #16]
 80053e4:	4013      	ands	r3, r2
 80053e6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	689a      	ldr	r2, [r3, #8]
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	fa02 f303 	lsl.w	r3, r2, r3
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 80ac 	beq.w	8005566 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800540e:	4b5e      	ldr	r3, [pc, #376]	; (8005588 <HAL_GPIO_Init+0x32c>)
 8005410:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005412:	4a5d      	ldr	r2, [pc, #372]	; (8005588 <HAL_GPIO_Init+0x32c>)
 8005414:	f043 0301 	orr.w	r3, r3, #1
 8005418:	6613      	str	r3, [r2, #96]	; 0x60
 800541a:	4b5b      	ldr	r3, [pc, #364]	; (8005588 <HAL_GPIO_Init+0x32c>)
 800541c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	60bb      	str	r3, [r7, #8]
 8005424:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005426:	4a59      	ldr	r2, [pc, #356]	; (800558c <HAL_GPIO_Init+0x330>)
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	089b      	lsrs	r3, r3, #2
 800542c:	3302      	adds	r3, #2
 800542e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005432:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	220f      	movs	r2, #15
 800543e:	fa02 f303 	lsl.w	r3, r2, r3
 8005442:	43db      	mvns	r3, r3
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	4013      	ands	r3, r2
 8005448:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005450:	d025      	beq.n	800549e <HAL_GPIO_Init+0x242>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a4e      	ldr	r2, [pc, #312]	; (8005590 <HAL_GPIO_Init+0x334>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d01f      	beq.n	800549a <HAL_GPIO_Init+0x23e>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a4d      	ldr	r2, [pc, #308]	; (8005594 <HAL_GPIO_Init+0x338>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d019      	beq.n	8005496 <HAL_GPIO_Init+0x23a>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a4c      	ldr	r2, [pc, #304]	; (8005598 <HAL_GPIO_Init+0x33c>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d013      	beq.n	8005492 <HAL_GPIO_Init+0x236>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a4b      	ldr	r2, [pc, #300]	; (800559c <HAL_GPIO_Init+0x340>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d00d      	beq.n	800548e <HAL_GPIO_Init+0x232>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a4a      	ldr	r2, [pc, #296]	; (80055a0 <HAL_GPIO_Init+0x344>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d007      	beq.n	800548a <HAL_GPIO_Init+0x22e>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a49      	ldr	r2, [pc, #292]	; (80055a4 <HAL_GPIO_Init+0x348>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d101      	bne.n	8005486 <HAL_GPIO_Init+0x22a>
 8005482:	2306      	movs	r3, #6
 8005484:	e00c      	b.n	80054a0 <HAL_GPIO_Init+0x244>
 8005486:	2307      	movs	r3, #7
 8005488:	e00a      	b.n	80054a0 <HAL_GPIO_Init+0x244>
 800548a:	2305      	movs	r3, #5
 800548c:	e008      	b.n	80054a0 <HAL_GPIO_Init+0x244>
 800548e:	2304      	movs	r3, #4
 8005490:	e006      	b.n	80054a0 <HAL_GPIO_Init+0x244>
 8005492:	2303      	movs	r3, #3
 8005494:	e004      	b.n	80054a0 <HAL_GPIO_Init+0x244>
 8005496:	2302      	movs	r3, #2
 8005498:	e002      	b.n	80054a0 <HAL_GPIO_Init+0x244>
 800549a:	2301      	movs	r3, #1
 800549c:	e000      	b.n	80054a0 <HAL_GPIO_Init+0x244>
 800549e:	2300      	movs	r3, #0
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	f002 0203 	and.w	r2, r2, #3
 80054a6:	0092      	lsls	r2, r2, #2
 80054a8:	4093      	lsls	r3, r2
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80054b0:	4936      	ldr	r1, [pc, #216]	; (800558c <HAL_GPIO_Init+0x330>)
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	089b      	lsrs	r3, r3, #2
 80054b6:	3302      	adds	r3, #2
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80054be:	4b3a      	ldr	r3, [pc, #232]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	43db      	mvns	r3, r3
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	4013      	ands	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	4313      	orrs	r3, r2
 80054e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054e2:	4a31      	ldr	r2, [pc, #196]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80054e8:	4b2f      	ldr	r3, [pc, #188]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	43db      	mvns	r3, r3
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	4013      	ands	r3, r2
 80054f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d003      	beq.n	800550c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	4313      	orrs	r3, r2
 800550a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800550c:	4a26      	ldr	r2, [pc, #152]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005512:	4b25      	ldr	r3, [pc, #148]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	43db      	mvns	r3, r3
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4013      	ands	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d003      	beq.n	8005536 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	4313      	orrs	r3, r2
 8005534:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005536:	4a1c      	ldr	r2, [pc, #112]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800553c:	4b1a      	ldr	r3, [pc, #104]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	43db      	mvns	r3, r3
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	4013      	ands	r3, r2
 800554a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d003      	beq.n	8005560 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005560:	4a11      	ldr	r2, [pc, #68]	; (80055a8 <HAL_GPIO_Init+0x34c>)
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	3301      	adds	r3, #1
 800556a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	fa22 f303 	lsr.w	r3, r2, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	f47f ae78 	bne.w	800526c <HAL_GPIO_Init+0x10>
  }
}
 800557c:	bf00      	nop
 800557e:	371c      	adds	r7, #28
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	40021000 	.word	0x40021000
 800558c:	40010000 	.word	0x40010000
 8005590:	48000400 	.word	0x48000400
 8005594:	48000800 	.word	0x48000800
 8005598:	48000c00 	.word	0x48000c00
 800559c:	48001000 	.word	0x48001000
 80055a0:	48001400 	.word	0x48001400
 80055a4:	48001800 	.word	0x48001800
 80055a8:	40010400 	.word	0x40010400

080055ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	460b      	mov	r3, r1
 80055b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	691a      	ldr	r2, [r3, #16]
 80055bc:	887b      	ldrh	r3, [r7, #2]
 80055be:	4013      	ands	r3, r2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055c4:	2301      	movs	r3, #1
 80055c6:	73fb      	strb	r3, [r7, #15]
 80055c8:	e001      	b.n	80055ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055ca:	2300      	movs	r3, #0
 80055cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	807b      	strh	r3, [r7, #2]
 80055e8:	4613      	mov	r3, r2
 80055ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055ec:	787b      	ldrb	r3, [r7, #1]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055f2:	887a      	ldrh	r2, [r7, #2]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80055f8:	e002      	b.n	8005600 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055fa:	887a      	ldrh	r2, [r7, #2]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005600:	bf00      	nop
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	460b      	mov	r3, r1
 8005616:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	695a      	ldr	r2, [r3, #20]
 800561c:	887b      	ldrh	r3, [r7, #2]
 800561e:	4013      	ands	r3, r2
 8005620:	2b00      	cmp	r3, #0
 8005622:	d003      	beq.n	800562c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005624:	887a      	ldrh	r2, [r7, #2]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800562a:	e002      	b.n	8005632 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800562c:	887a      	ldrh	r2, [r7, #2]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	619a      	str	r2, [r3, #24]
}
 8005632:	bf00      	nop
 8005634:	370c      	adds	r7, #12
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800563e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005640:	b08f      	sub	sp, #60	; 0x3c
 8005642:	af0a      	add	r7, sp, #40	; 0x28
 8005644:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d101      	bne.n	8005650 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e054      	b.n	80056fa <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	d106      	bne.n	8005670 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f006 ff16 	bl	800c49c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2203      	movs	r2, #3
 8005674:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800567c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005680:	2b00      	cmp	r3, #0
 8005682:	d102      	bne.n	800568a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f005 f8aa 	bl	800a7e8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	603b      	str	r3, [r7, #0]
 800569a:	687e      	ldr	r6, [r7, #4]
 800569c:	466d      	mov	r5, sp
 800569e:	f106 0410 	add.w	r4, r6, #16
 80056a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80056ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80056b2:	1d33      	adds	r3, r6, #4
 80056b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80056b6:	6838      	ldr	r0, [r7, #0]
 80056b8:	f005 f833 	bl	800a722 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2101      	movs	r1, #1
 80056c2:	4618      	mov	r0, r3
 80056c4:	f005 f8a1 	bl	800a80a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	603b      	str	r3, [r7, #0]
 80056ce:	687e      	ldr	r6, [r7, #4]
 80056d0:	466d      	mov	r5, sp
 80056d2:	f106 0410 	add.w	r4, r6, #16
 80056d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80056de:	e894 0003 	ldmia.w	r4, {r0, r1}
 80056e2:	e885 0003 	stmia.w	r5, {r0, r1}
 80056e6:	1d33      	adds	r3, r6, #4
 80056e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80056ea:	6838      	ldr	r0, [r7, #0]
 80056ec:	f005 f9b0 	bl	800aa50 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005702 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8005702:	b590      	push	{r4, r7, lr}
 8005704:	b089      	sub	sp, #36	; 0x24
 8005706:	af04      	add	r7, sp, #16
 8005708:	6078      	str	r0, [r7, #4]
 800570a:	4608      	mov	r0, r1
 800570c:	4611      	mov	r1, r2
 800570e:	461a      	mov	r2, r3
 8005710:	4603      	mov	r3, r0
 8005712:	70fb      	strb	r3, [r7, #3]
 8005714:	460b      	mov	r3, r1
 8005716:	70bb      	strb	r3, [r7, #2]
 8005718:	4613      	mov	r3, r2
 800571a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005722:	2b01      	cmp	r3, #1
 8005724:	d101      	bne.n	800572a <HAL_HCD_HC_Init+0x28>
 8005726:	2302      	movs	r3, #2
 8005728:	e07f      	b.n	800582a <HAL_HCD_HC_Init+0x128>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8005732:	78fa      	ldrb	r2, [r7, #3]
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	00db      	lsls	r3, r3, #3
 800573e:	440b      	add	r3, r1
 8005740:	333d      	adds	r3, #61	; 0x3d
 8005742:	2200      	movs	r2, #0
 8005744:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005746:	78fa      	ldrb	r2, [r7, #3]
 8005748:	6879      	ldr	r1, [r7, #4]
 800574a:	4613      	mov	r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	440b      	add	r3, r1
 8005754:	3338      	adds	r3, #56	; 0x38
 8005756:	787a      	ldrb	r2, [r7, #1]
 8005758:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800575a:	78fa      	ldrb	r2, [r7, #3]
 800575c:	6879      	ldr	r1, [r7, #4]
 800575e:	4613      	mov	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4413      	add	r3, r2
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	440b      	add	r3, r1
 8005768:	3340      	adds	r3, #64	; 0x40
 800576a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800576c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800576e:	78fa      	ldrb	r2, [r7, #3]
 8005770:	6879      	ldr	r1, [r7, #4]
 8005772:	4613      	mov	r3, r2
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	4413      	add	r3, r2
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	440b      	add	r3, r1
 800577c:	3339      	adds	r3, #57	; 0x39
 800577e:	78fa      	ldrb	r2, [r7, #3]
 8005780:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8005782:	78fa      	ldrb	r2, [r7, #3]
 8005784:	6879      	ldr	r1, [r7, #4]
 8005786:	4613      	mov	r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	4413      	add	r3, r2
 800578c:	00db      	lsls	r3, r3, #3
 800578e:	440b      	add	r3, r1
 8005790:	333f      	adds	r3, #63	; 0x3f
 8005792:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005796:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005798:	78fa      	ldrb	r2, [r7, #3]
 800579a:	78bb      	ldrb	r3, [r7, #2]
 800579c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057a0:	b2d8      	uxtb	r0, r3
 80057a2:	6879      	ldr	r1, [r7, #4]
 80057a4:	4613      	mov	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	4413      	add	r3, r2
 80057aa:	00db      	lsls	r3, r3, #3
 80057ac:	440b      	add	r3, r1
 80057ae:	333a      	adds	r3, #58	; 0x3a
 80057b0:	4602      	mov	r2, r0
 80057b2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80057b4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	da0a      	bge.n	80057d2 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80057bc:	78fa      	ldrb	r2, [r7, #3]
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	4613      	mov	r3, r2
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	4413      	add	r3, r2
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	440b      	add	r3, r1
 80057ca:	333b      	adds	r3, #59	; 0x3b
 80057cc:	2201      	movs	r2, #1
 80057ce:	701a      	strb	r2, [r3, #0]
 80057d0:	e009      	b.n	80057e6 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80057d2:	78fa      	ldrb	r2, [r7, #3]
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	440b      	add	r3, r1
 80057e0:	333b      	adds	r3, #59	; 0x3b
 80057e2:	2200      	movs	r2, #0
 80057e4:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80057e6:	78fa      	ldrb	r2, [r7, #3]
 80057e8:	6879      	ldr	r1, [r7, #4]
 80057ea:	4613      	mov	r3, r2
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	4413      	add	r3, r2
 80057f0:	00db      	lsls	r3, r3, #3
 80057f2:	440b      	add	r3, r1
 80057f4:	333c      	adds	r3, #60	; 0x3c
 80057f6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80057fa:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6818      	ldr	r0, [r3, #0]
 8005800:	787c      	ldrb	r4, [r7, #1]
 8005802:	78ba      	ldrb	r2, [r7, #2]
 8005804:	78f9      	ldrb	r1, [r7, #3]
 8005806:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005808:	9302      	str	r3, [sp, #8]
 800580a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800580e:	9301      	str	r3, [sp, #4]
 8005810:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	4623      	mov	r3, r4
 8005818:	f005 fa1c 	bl	800ac54 <USB_HC_Init>
 800581c:	4603      	mov	r3, r0
 800581e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8005828:	7bfb      	ldrb	r3, [r7, #15]
}
 800582a:	4618      	mov	r0, r3
 800582c:	3714      	adds	r7, #20
 800582e:	46bd      	mov	sp, r7
 8005830:	bd90      	pop	{r4, r7, pc}

08005832 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b084      	sub	sp, #16
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	460b      	mov	r3, r1
 800583c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800583e:	2300      	movs	r3, #0
 8005840:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005848:	2b01      	cmp	r3, #1
 800584a:	d101      	bne.n	8005850 <HAL_HCD_HC_Halt+0x1e>
 800584c:	2302      	movs	r3, #2
 800584e:	e00f      	b.n	8005870 <HAL_HCD_HC_Halt+0x3e>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	78fa      	ldrb	r2, [r7, #3]
 800585e:	4611      	mov	r1, r2
 8005860:	4618      	mov	r0, r3
 8005862:	f005 fbfa 	bl	800b05a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800586e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	4608      	mov	r0, r1
 8005882:	4611      	mov	r1, r2
 8005884:	461a      	mov	r2, r3
 8005886:	4603      	mov	r3, r0
 8005888:	70fb      	strb	r3, [r7, #3]
 800588a:	460b      	mov	r3, r1
 800588c:	70bb      	strb	r3, [r7, #2]
 800588e:	4613      	mov	r3, r2
 8005890:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8005892:	78fa      	ldrb	r2, [r7, #3]
 8005894:	6879      	ldr	r1, [r7, #4]
 8005896:	4613      	mov	r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	4413      	add	r3, r2
 800589c:	00db      	lsls	r3, r3, #3
 800589e:	440b      	add	r3, r1
 80058a0:	333b      	adds	r3, #59	; 0x3b
 80058a2:	78ba      	ldrb	r2, [r7, #2]
 80058a4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80058a6:	78fa      	ldrb	r2, [r7, #3]
 80058a8:	6879      	ldr	r1, [r7, #4]
 80058aa:	4613      	mov	r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	4413      	add	r3, r2
 80058b0:	00db      	lsls	r3, r3, #3
 80058b2:	440b      	add	r3, r1
 80058b4:	333f      	adds	r3, #63	; 0x3f
 80058b6:	787a      	ldrb	r2, [r7, #1]
 80058b8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80058ba:	7c3b      	ldrb	r3, [r7, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10a      	bne.n	80058d6 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80058c0:	78fa      	ldrb	r2, [r7, #3]
 80058c2:	6879      	ldr	r1, [r7, #4]
 80058c4:	4613      	mov	r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4413      	add	r3, r2
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	440b      	add	r3, r1
 80058ce:	3342      	adds	r3, #66	; 0x42
 80058d0:	2203      	movs	r2, #3
 80058d2:	701a      	strb	r2, [r3, #0]
 80058d4:	e009      	b.n	80058ea <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80058d6:	78fa      	ldrb	r2, [r7, #3]
 80058d8:	6879      	ldr	r1, [r7, #4]
 80058da:	4613      	mov	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	4413      	add	r3, r2
 80058e0:	00db      	lsls	r3, r3, #3
 80058e2:	440b      	add	r3, r1
 80058e4:	3342      	adds	r3, #66	; 0x42
 80058e6:	2202      	movs	r2, #2
 80058e8:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80058ea:	787b      	ldrb	r3, [r7, #1]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	f200 80d6 	bhi.w	8005a9e <HAL_HCD_HC_SubmitRequest+0x226>
 80058f2:	a201      	add	r2, pc, #4	; (adr r2, 80058f8 <HAL_HCD_HC_SubmitRequest+0x80>)
 80058f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f8:	08005909 	.word	0x08005909
 80058fc:	08005a89 	.word	0x08005a89
 8005900:	08005975 	.word	0x08005975
 8005904:	080059ff 	.word	0x080059ff
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005908:	7c3b      	ldrb	r3, [r7, #16]
 800590a:	2b01      	cmp	r3, #1
 800590c:	f040 80c9 	bne.w	8005aa2 <HAL_HCD_HC_SubmitRequest+0x22a>
 8005910:	78bb      	ldrb	r3, [r7, #2]
 8005912:	2b00      	cmp	r3, #0
 8005914:	f040 80c5 	bne.w	8005aa2 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8005918:	8b3b      	ldrh	r3, [r7, #24]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d109      	bne.n	8005932 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800591e:	78fa      	ldrb	r2, [r7, #3]
 8005920:	6879      	ldr	r1, [r7, #4]
 8005922:	4613      	mov	r3, r2
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	4413      	add	r3, r2
 8005928:	00db      	lsls	r3, r3, #3
 800592a:	440b      	add	r3, r1
 800592c:	3351      	adds	r3, #81	; 0x51
 800592e:	2201      	movs	r2, #1
 8005930:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005932:	78fa      	ldrb	r2, [r7, #3]
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	00db      	lsls	r3, r3, #3
 800593e:	440b      	add	r3, r1
 8005940:	3351      	adds	r3, #81	; 0x51
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10a      	bne.n	800595e <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005948:	78fa      	ldrb	r2, [r7, #3]
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	4613      	mov	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4413      	add	r3, r2
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	440b      	add	r3, r1
 8005956:	3342      	adds	r3, #66	; 0x42
 8005958:	2200      	movs	r2, #0
 800595a:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800595c:	e0a1      	b.n	8005aa2 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800595e:	78fa      	ldrb	r2, [r7, #3]
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4413      	add	r3, r2
 8005968:	00db      	lsls	r3, r3, #3
 800596a:	440b      	add	r3, r1
 800596c:	3342      	adds	r3, #66	; 0x42
 800596e:	2202      	movs	r2, #2
 8005970:	701a      	strb	r2, [r3, #0]
      break;
 8005972:	e096      	b.n	8005aa2 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005974:	78bb      	ldrb	r3, [r7, #2]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d120      	bne.n	80059bc <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800597a:	78fa      	ldrb	r2, [r7, #3]
 800597c:	6879      	ldr	r1, [r7, #4]
 800597e:	4613      	mov	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	4413      	add	r3, r2
 8005984:	00db      	lsls	r3, r3, #3
 8005986:	440b      	add	r3, r1
 8005988:	3351      	adds	r3, #81	; 0x51
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10a      	bne.n	80059a6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005990:	78fa      	ldrb	r2, [r7, #3]
 8005992:	6879      	ldr	r1, [r7, #4]
 8005994:	4613      	mov	r3, r2
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	4413      	add	r3, r2
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	440b      	add	r3, r1
 800599e:	3342      	adds	r3, #66	; 0x42
 80059a0:	2200      	movs	r2, #0
 80059a2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80059a4:	e07e      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80059a6:	78fa      	ldrb	r2, [r7, #3]
 80059a8:	6879      	ldr	r1, [r7, #4]
 80059aa:	4613      	mov	r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4413      	add	r3, r2
 80059b0:	00db      	lsls	r3, r3, #3
 80059b2:	440b      	add	r3, r1
 80059b4:	3342      	adds	r3, #66	; 0x42
 80059b6:	2202      	movs	r2, #2
 80059b8:	701a      	strb	r2, [r3, #0]
      break;
 80059ba:	e073      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80059bc:	78fa      	ldrb	r2, [r7, #3]
 80059be:	6879      	ldr	r1, [r7, #4]
 80059c0:	4613      	mov	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4413      	add	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	440b      	add	r3, r1
 80059ca:	3350      	adds	r3, #80	; 0x50
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10a      	bne.n	80059e8 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80059d2:	78fa      	ldrb	r2, [r7, #3]
 80059d4:	6879      	ldr	r1, [r7, #4]
 80059d6:	4613      	mov	r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	4413      	add	r3, r2
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	440b      	add	r3, r1
 80059e0:	3342      	adds	r3, #66	; 0x42
 80059e2:	2200      	movs	r2, #0
 80059e4:	701a      	strb	r2, [r3, #0]
      break;
 80059e6:	e05d      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80059e8:	78fa      	ldrb	r2, [r7, #3]
 80059ea:	6879      	ldr	r1, [r7, #4]
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	00db      	lsls	r3, r3, #3
 80059f4:	440b      	add	r3, r1
 80059f6:	3342      	adds	r3, #66	; 0x42
 80059f8:	2202      	movs	r2, #2
 80059fa:	701a      	strb	r2, [r3, #0]
      break;
 80059fc:	e052      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80059fe:	78bb      	ldrb	r3, [r7, #2]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d120      	bne.n	8005a46 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005a04:	78fa      	ldrb	r2, [r7, #3]
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4413      	add	r3, r2
 8005a0e:	00db      	lsls	r3, r3, #3
 8005a10:	440b      	add	r3, r1
 8005a12:	3351      	adds	r3, #81	; 0x51
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d10a      	bne.n	8005a30 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005a1a:	78fa      	ldrb	r2, [r7, #3]
 8005a1c:	6879      	ldr	r1, [r7, #4]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	4413      	add	r3, r2
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	440b      	add	r3, r1
 8005a28:	3342      	adds	r3, #66	; 0x42
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005a2e:	e039      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005a30:	78fa      	ldrb	r2, [r7, #3]
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	4613      	mov	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4413      	add	r3, r2
 8005a3a:	00db      	lsls	r3, r3, #3
 8005a3c:	440b      	add	r3, r1
 8005a3e:	3342      	adds	r3, #66	; 0x42
 8005a40:	2202      	movs	r2, #2
 8005a42:	701a      	strb	r2, [r3, #0]
      break;
 8005a44:	e02e      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005a46:	78fa      	ldrb	r2, [r7, #3]
 8005a48:	6879      	ldr	r1, [r7, #4]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	00db      	lsls	r3, r3, #3
 8005a52:	440b      	add	r3, r1
 8005a54:	3350      	adds	r3, #80	; 0x50
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10a      	bne.n	8005a72 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005a5c:	78fa      	ldrb	r2, [r7, #3]
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	4613      	mov	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4413      	add	r3, r2
 8005a66:	00db      	lsls	r3, r3, #3
 8005a68:	440b      	add	r3, r1
 8005a6a:	3342      	adds	r3, #66	; 0x42
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	701a      	strb	r2, [r3, #0]
      break;
 8005a70:	e018      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005a72:	78fa      	ldrb	r2, [r7, #3]
 8005a74:	6879      	ldr	r1, [r7, #4]
 8005a76:	4613      	mov	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4413      	add	r3, r2
 8005a7c:	00db      	lsls	r3, r3, #3
 8005a7e:	440b      	add	r3, r1
 8005a80:	3342      	adds	r3, #66	; 0x42
 8005a82:	2202      	movs	r2, #2
 8005a84:	701a      	strb	r2, [r3, #0]
      break;
 8005a86:	e00d      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005a88:	78fa      	ldrb	r2, [r7, #3]
 8005a8a:	6879      	ldr	r1, [r7, #4]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	00db      	lsls	r3, r3, #3
 8005a94:	440b      	add	r3, r1
 8005a96:	3342      	adds	r3, #66	; 0x42
 8005a98:	2200      	movs	r2, #0
 8005a9a:	701a      	strb	r2, [r3, #0]
      break;
 8005a9c:	e002      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8005a9e:	bf00      	nop
 8005aa0:	e000      	b.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8005aa2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005aa4:	78fa      	ldrb	r2, [r7, #3]
 8005aa6:	6879      	ldr	r1, [r7, #4]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	440b      	add	r3, r1
 8005ab2:	3344      	adds	r3, #68	; 0x44
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005ab8:	78fa      	ldrb	r2, [r7, #3]
 8005aba:	8b39      	ldrh	r1, [r7, #24]
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	4403      	add	r3, r0
 8005ac8:	3348      	adds	r3, #72	; 0x48
 8005aca:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005acc:	78fa      	ldrb	r2, [r7, #3]
 8005ace:	6879      	ldr	r1, [r7, #4]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	4413      	add	r3, r2
 8005ad6:	00db      	lsls	r3, r3, #3
 8005ad8:	440b      	add	r3, r1
 8005ada:	335c      	adds	r3, #92	; 0x5c
 8005adc:	2200      	movs	r2, #0
 8005ade:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005ae0:	78fa      	ldrb	r2, [r7, #3]
 8005ae2:	6879      	ldr	r1, [r7, #4]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	4413      	add	r3, r2
 8005aea:	00db      	lsls	r3, r3, #3
 8005aec:	440b      	add	r3, r1
 8005aee:	334c      	adds	r3, #76	; 0x4c
 8005af0:	2200      	movs	r2, #0
 8005af2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005af4:	78fa      	ldrb	r2, [r7, #3]
 8005af6:	6879      	ldr	r1, [r7, #4]
 8005af8:	4613      	mov	r3, r2
 8005afa:	009b      	lsls	r3, r3, #2
 8005afc:	4413      	add	r3, r2
 8005afe:	00db      	lsls	r3, r3, #3
 8005b00:	440b      	add	r3, r1
 8005b02:	3339      	adds	r3, #57	; 0x39
 8005b04:	78fa      	ldrb	r2, [r7, #3]
 8005b06:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005b08:	78fa      	ldrb	r2, [r7, #3]
 8005b0a:	6879      	ldr	r1, [r7, #4]
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4413      	add	r3, r2
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	440b      	add	r3, r1
 8005b16:	335d      	adds	r3, #93	; 0x5d
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6818      	ldr	r0, [r3, #0]
 8005b20:	78fa      	ldrb	r2, [r7, #3]
 8005b22:	4613      	mov	r3, r2
 8005b24:	009b      	lsls	r3, r3, #2
 8005b26:	4413      	add	r3, r2
 8005b28:	00db      	lsls	r3, r3, #3
 8005b2a:	3338      	adds	r3, #56	; 0x38
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	4413      	add	r3, r2
 8005b30:	4619      	mov	r1, r3
 8005b32:	f005 f981 	bl	800ae38 <USB_HC_StartXfer>
 8005b36:	4603      	mov	r3, r0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3708      	adds	r7, #8
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4618      	mov	r0, r3
 8005b58:	f004 ff37 	bl	800a9ca <USB_GetMode>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	f040 80f1 	bne.w	8005d46 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f004 ff1b 	bl	800a9a4 <USB_ReadInterrupts>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f000 80e7 	beq.w	8005d44 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f004 ff12 	bl	800a9a4 <USB_ReadInterrupts>
 8005b80:	4603      	mov	r3, r0
 8005b82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b8a:	d104      	bne.n	8005b96 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005b94:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f004 ff02 	bl	800a9a4 <USB_ReadInterrupts>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ba6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005baa:	d104      	bne.n	8005bb6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005bb4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f004 fef2 	bl	800a9a4 <USB_ReadInterrupts>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005bc6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005bca:	d104      	bne.n	8005bd6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005bd4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f004 fee2 	bl	800a9a4 <USB_ReadInterrupts>
 8005be0:	4603      	mov	r3, r0
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d103      	bne.n	8005bf2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2202      	movs	r2, #2
 8005bf0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f004 fed4 	bl	800a9a4 <USB_ReadInterrupts>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c06:	d117      	bne.n	8005c38 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005c16:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005c1a:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f006 fcbf 	bl	800c5a0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2101      	movs	r1, #1
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f004 ff8f 	bl	800ab4c <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005c36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f004 feb1 	bl	800a9a4 <USB_ReadInterrupts>
 8005c42:	4603      	mov	r3, r0
 8005c44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c4c:	d102      	bne.n	8005c54 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f001 f868 	bl	8006d24 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f004 fea3 	bl	800a9a4 <USB_ReadInterrupts>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	f003 0308 	and.w	r3, r3, #8
 8005c64:	2b08      	cmp	r3, #8
 8005c66:	d106      	bne.n	8005c76 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f006 fc7d 	bl	800c568 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2208      	movs	r2, #8
 8005c74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f004 fe92 	bl	800a9a4 <USB_ReadInterrupts>
 8005c80:	4603      	mov	r3, r0
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005c8a:	d138      	bne.n	8005cfe <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f005 f9d1 	bl	800b038 <USB_HC_ReadInterrupt>
 8005c96:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005c98:	2300      	movs	r3, #0
 8005c9a:	617b      	str	r3, [r7, #20]
 8005c9c:	e025      	b.n	8005cea <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	f003 030f 	and.w	r3, r3, #15
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d018      	beq.n	8005ce4 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	015a      	lsls	r2, r3, #5
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc8:	d106      	bne.n	8005cd8 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	4619      	mov	r1, r3
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 f8b3 	bl	8005e3c <HCD_HC_IN_IRQHandler>
 8005cd6:	e005      	b.n	8005ce4 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	4619      	mov	r1, r3
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 fc1f 	bl	8006522 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	617b      	str	r3, [r7, #20]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d3d4      	bcc.n	8005c9e <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005cfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f004 fe4e 	bl	800a9a4 <USB_ReadInterrupts>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	f003 0310 	and.w	r3, r3, #16
 8005d0e:	2b10      	cmp	r3, #16
 8005d10:	d101      	bne.n	8005d16 <HAL_HCD_IRQHandler+0x1d6>
 8005d12:	2301      	movs	r3, #1
 8005d14:	e000      	b.n	8005d18 <HAL_HCD_IRQHandler+0x1d8>
 8005d16:	2300      	movs	r3, #0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d014      	beq.n	8005d46 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	699a      	ldr	r2, [r3, #24]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0210 	bic.w	r2, r2, #16
 8005d2a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 ff4d 	bl	8006bcc <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	699a      	ldr	r2, [r3, #24]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f042 0210 	orr.w	r2, r2, #16
 8005d40:	619a      	str	r2, [r3, #24]
 8005d42:	e000      	b.n	8005d46 <HAL_HCD_IRQHandler+0x206>
      return;
 8005d44:	bf00      	nop
    }
  }
}
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b082      	sub	sp, #8
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d101      	bne.n	8005d62 <HAL_HCD_Start+0x16>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e013      	b.n	8005d8a <HAL_HCD_Start+0x3e>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f004 fd29 	bl	800a7c6 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2101      	movs	r1, #1
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f004 ff20 	bl	800abc0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3708      	adds	r7, #8
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b082      	sub	sp, #8
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_HCD_Stop+0x16>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e00d      	b.n	8005dc4 <HAL_HCD_Stop+0x32>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f005 fa4f 	bl	800b258 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3708      	adds	r7, #8
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005dd8:	78fa      	ldrb	r2, [r7, #3]
 8005dda:	6879      	ldr	r1, [r7, #4]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	4413      	add	r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	440b      	add	r3, r1
 8005de6:	335c      	adds	r3, #92	; 0x5c
 8005de8:	781b      	ldrb	r3, [r3, #0]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	370c      	adds	r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005df6:	b480      	push	{r7}
 8005df8:	b083      	sub	sp, #12
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	460b      	mov	r3, r1
 8005e00:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005e02:	78fa      	ldrb	r2, [r7, #3]
 8005e04:	6879      	ldr	r1, [r7, #4]
 8005e06:	4613      	mov	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	4413      	add	r3, r2
 8005e0c:	00db      	lsls	r3, r3, #3
 8005e0e:	440b      	add	r3, r1
 8005e10:	334c      	adds	r3, #76	; 0x4c
 8005e12:	681b      	ldr	r3, [r3, #0]
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f004 ff00 	bl	800ac32 <USB_GetCurrentFrame>
 8005e32:	4603      	mov	r3, r0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3708      	adds	r7, #8
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	460b      	mov	r3, r1
 8005e46:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005e52:	78fb      	ldrb	r3, [r7, #3]
 8005e54:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	015a      	lsls	r2, r3, #5
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b04      	cmp	r3, #4
 8005e6a:	d119      	bne.n	8005ea0 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e78:	461a      	mov	r2, r3
 8005e7a:	2304      	movs	r3, #4
 8005e7c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	015a      	lsls	r2, r3, #5
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	4413      	add	r3, r2
 8005e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	0151      	lsls	r1, r2, #5
 8005e90:	693a      	ldr	r2, [r7, #16]
 8005e92:	440a      	add	r2, r1
 8005e94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e98:	f043 0302 	orr.w	r3, r3, #2
 8005e9c:	60d3      	str	r3, [r2, #12]
 8005e9e:	e095      	b.n	8005fcc <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	015a      	lsls	r2, r3, #5
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f003 0320 	and.w	r3, r3, #32
 8005eb2:	2b20      	cmp	r3, #32
 8005eb4:	d109      	bne.n	8005eca <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	015a      	lsls	r2, r3, #5
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	2320      	movs	r3, #32
 8005ec6:	6093      	str	r3, [r2, #8]
 8005ec8:	e080      	b.n	8005fcc <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d134      	bne.n	8005f4a <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	0151      	lsls	r1, r2, #5
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	440a      	add	r2, r1
 8005ef6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005efa:	f043 0302 	orr.w	r3, r3, #2
 8005efe:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005f00:	6879      	ldr	r1, [r7, #4]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	00db      	lsls	r3, r3, #3
 8005f0c:	440b      	add	r3, r1
 8005f0e:	335d      	adds	r3, #93	; 0x5d
 8005f10:	2205      	movs	r2, #5
 8005f12:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f20:	461a      	mov	r2, r3
 8005f22:	2310      	movs	r3, #16
 8005f24:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f32:	461a      	mov	r2, r3
 8005f34:	2308      	movs	r3, #8
 8005f36:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	b2d2      	uxtb	r2, r2
 8005f40:	4611      	mov	r1, r2
 8005f42:	4618      	mov	r0, r3
 8005f44:	f005 f889 	bl	800b05a <USB_HC_Halt>
 8005f48:	e040      	b.n	8005fcc <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	015a      	lsls	r2, r3, #5
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	4413      	add	r3, r2
 8005f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f60:	d134      	bne.n	8005fcc <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	015a      	lsls	r2, r3, #5
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	4413      	add	r3, r2
 8005f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	0151      	lsls	r1, r2, #5
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	440a      	add	r2, r1
 8005f78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f7c:	f043 0302 	orr.w	r3, r3, #2
 8005f80:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	b2d2      	uxtb	r2, r2
 8005f8a:	4611      	mov	r1, r2
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f005 f864 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	015a      	lsls	r2, r3, #5
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	4413      	add	r3, r2
 8005f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	2310      	movs	r3, #16
 8005fa2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005fa4:	6879      	ldr	r1, [r7, #4]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	440b      	add	r3, r1
 8005fb2:	335d      	adds	r3, #93	; 0x5d
 8005fb4:	2208      	movs	r2, #8
 8005fb6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	015a      	lsls	r2, r3, #5
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fca:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	015a      	lsls	r2, r3, #5
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fe2:	d122      	bne.n	800602a <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	015a      	lsls	r2, r3, #5
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	4413      	add	r3, r2
 8005fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	0151      	lsls	r1, r2, #5
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	440a      	add	r2, r1
 8005ffa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ffe:	f043 0302 	orr.w	r3, r3, #2
 8006002:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	b2d2      	uxtb	r2, r2
 800600c:	4611      	mov	r1, r2
 800600e:	4618      	mov	r0, r3
 8006010:	f005 f823 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	015a      	lsls	r2, r3, #5
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	4413      	add	r3, r2
 800601c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006020:	461a      	mov	r2, r3
 8006022:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006026:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8006028:	e277      	b.n	800651a <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	015a      	lsls	r2, r3, #5
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	4413      	add	r3, r2
 8006032:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b01      	cmp	r3, #1
 800603e:	f040 80a1 	bne.w	8006184 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	4613      	mov	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4413      	add	r3, r2
 800604c:	00db      	lsls	r3, r3, #3
 800604e:	440b      	add	r3, r1
 8006050:	335d      	adds	r3, #93	; 0x5d
 8006052:	2201      	movs	r2, #1
 8006054:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006056:	6879      	ldr	r1, [r7, #4]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	00db      	lsls	r3, r3, #3
 8006062:	440b      	add	r3, r1
 8006064:	3358      	adds	r3, #88	; 0x58
 8006066:	2200      	movs	r2, #0
 8006068:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	015a      	lsls	r2, r3, #5
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	4413      	add	r3, r2
 8006072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006076:	461a      	mov	r2, r3
 8006078:	2301      	movs	r3, #1
 800607a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	4613      	mov	r3, r2
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	00db      	lsls	r3, r3, #3
 8006088:	440b      	add	r3, r1
 800608a:	333f      	adds	r3, #63	; 0x3f
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00a      	beq.n	80060a8 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006092:	6879      	ldr	r1, [r7, #4]
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	4613      	mov	r3, r2
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	4413      	add	r3, r2
 800609c:	00db      	lsls	r3, r3, #3
 800609e:	440b      	add	r3, r1
 80060a0:	333f      	adds	r3, #63	; 0x3f
 80060a2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d121      	bne.n	80060ec <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	015a      	lsls	r2, r3, #5
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	4413      	add	r3, r2
 80060b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	0151      	lsls	r1, r2, #5
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	440a      	add	r2, r1
 80060be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060c2:	f043 0302 	orr.w	r3, r3, #2
 80060c6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	b2d2      	uxtb	r2, r2
 80060d0:	4611      	mov	r1, r2
 80060d2:	4618      	mov	r0, r3
 80060d4:	f004 ffc1 	bl	800b05a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e4:	461a      	mov	r2, r3
 80060e6:	2310      	movs	r3, #16
 80060e8:	6093      	str	r3, [r2, #8]
 80060ea:	e034      	b.n	8006156 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80060ec:	6879      	ldr	r1, [r7, #4]
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	4613      	mov	r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4413      	add	r3, r2
 80060f6:	00db      	lsls	r3, r3, #3
 80060f8:	440b      	add	r3, r1
 80060fa:	333f      	adds	r3, #63	; 0x3f
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	2b03      	cmp	r3, #3
 8006100:	d129      	bne.n	8006156 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	015a      	lsls	r2, r3, #5
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	4413      	add	r3, r2
 800610a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	0151      	lsls	r1, r2, #5
 8006114:	693a      	ldr	r2, [r7, #16]
 8006116:	440a      	add	r2, r1
 8006118:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800611c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006120:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006122:	6879      	ldr	r1, [r7, #4]
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	4613      	mov	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	4413      	add	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	440b      	add	r3, r1
 8006130:	335c      	adds	r3, #92	; 0x5c
 8006132:	2201      	movs	r2, #1
 8006134:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	b2d8      	uxtb	r0, r3
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	4613      	mov	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	4413      	add	r3, r2
 8006144:	00db      	lsls	r3, r3, #3
 8006146:	440b      	add	r3, r1
 8006148:	335c      	adds	r3, #92	; 0x5c
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	461a      	mov	r2, r3
 800614e:	4601      	mov	r1, r0
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f006 fa33 	bl	800c5bc <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8006156:	6879      	ldr	r1, [r7, #4]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	4613      	mov	r3, r2
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	4413      	add	r3, r2
 8006160:	00db      	lsls	r3, r3, #3
 8006162:	440b      	add	r3, r1
 8006164:	3350      	adds	r3, #80	; 0x50
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	f083 0301 	eor.w	r3, r3, #1
 800616c:	b2d8      	uxtb	r0, r3
 800616e:	6879      	ldr	r1, [r7, #4]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	4613      	mov	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	4413      	add	r3, r2
 8006178:	00db      	lsls	r3, r3, #3
 800617a:	440b      	add	r3, r1
 800617c:	3350      	adds	r3, #80	; 0x50
 800617e:	4602      	mov	r2, r0
 8006180:	701a      	strb	r2, [r3, #0]
}
 8006182:	e1ca      	b.n	800651a <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	015a      	lsls	r2, r3, #5
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	4413      	add	r3, r2
 800618c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b02      	cmp	r3, #2
 8006198:	f040 80f1 	bne.w	800637e <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	015a      	lsls	r2, r3, #5
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	4413      	add	r3, r2
 80061a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	0151      	lsls	r1, r2, #5
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	440a      	add	r2, r1
 80061b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061b6:	f023 0302 	bic.w	r3, r3, #2
 80061ba:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	4613      	mov	r3, r2
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	4413      	add	r3, r2
 80061c6:	00db      	lsls	r3, r3, #3
 80061c8:	440b      	add	r3, r1
 80061ca:	335d      	adds	r3, #93	; 0x5d
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d10a      	bne.n	80061e8 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4613      	mov	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	00db      	lsls	r3, r3, #3
 80061de:	440b      	add	r3, r1
 80061e0:	335c      	adds	r3, #92	; 0x5c
 80061e2:	2201      	movs	r2, #1
 80061e4:	701a      	strb	r2, [r3, #0]
 80061e6:	e0b0      	b.n	800634a <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80061e8:	6879      	ldr	r1, [r7, #4]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	4613      	mov	r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4413      	add	r3, r2
 80061f2:	00db      	lsls	r3, r3, #3
 80061f4:	440b      	add	r3, r1
 80061f6:	335d      	adds	r3, #93	; 0x5d
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	2b05      	cmp	r3, #5
 80061fc:	d10a      	bne.n	8006214 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80061fe:	6879      	ldr	r1, [r7, #4]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	4613      	mov	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4413      	add	r3, r2
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	440b      	add	r3, r1
 800620c:	335c      	adds	r3, #92	; 0x5c
 800620e:	2205      	movs	r2, #5
 8006210:	701a      	strb	r2, [r3, #0]
 8006212:	e09a      	b.n	800634a <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006214:	6879      	ldr	r1, [r7, #4]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	4613      	mov	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	440b      	add	r3, r1
 8006222:	335d      	adds	r3, #93	; 0x5d
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	2b06      	cmp	r3, #6
 8006228:	d00a      	beq.n	8006240 <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800622a:	6879      	ldr	r1, [r7, #4]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	4613      	mov	r3, r2
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4413      	add	r3, r2
 8006234:	00db      	lsls	r3, r3, #3
 8006236:	440b      	add	r3, r1
 8006238:	335d      	adds	r3, #93	; 0x5d
 800623a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800623c:	2b08      	cmp	r3, #8
 800623e:	d156      	bne.n	80062ee <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8006240:	6879      	ldr	r1, [r7, #4]
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	4613      	mov	r3, r2
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	4413      	add	r3, r2
 800624a:	00db      	lsls	r3, r3, #3
 800624c:	440b      	add	r3, r1
 800624e:	3358      	adds	r3, #88	; 0x58
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	1c59      	adds	r1, r3, #1
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4613      	mov	r3, r2
 800625a:	009b      	lsls	r3, r3, #2
 800625c:	4413      	add	r3, r2
 800625e:	00db      	lsls	r3, r3, #3
 8006260:	4403      	add	r3, r0
 8006262:	3358      	adds	r3, #88	; 0x58
 8006264:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006266:	6879      	ldr	r1, [r7, #4]
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	4613      	mov	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4413      	add	r3, r2
 8006270:	00db      	lsls	r3, r3, #3
 8006272:	440b      	add	r3, r1
 8006274:	3358      	adds	r3, #88	; 0x58
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2b03      	cmp	r3, #3
 800627a:	d914      	bls.n	80062a6 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800627c:	6879      	ldr	r1, [r7, #4]
 800627e:	68fa      	ldr	r2, [r7, #12]
 8006280:	4613      	mov	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	4413      	add	r3, r2
 8006286:	00db      	lsls	r3, r3, #3
 8006288:	440b      	add	r3, r1
 800628a:	3358      	adds	r3, #88	; 0x58
 800628c:	2200      	movs	r2, #0
 800628e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006290:	6879      	ldr	r1, [r7, #4]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	4613      	mov	r3, r2
 8006296:	009b      	lsls	r3, r3, #2
 8006298:	4413      	add	r3, r2
 800629a:	00db      	lsls	r3, r3, #3
 800629c:	440b      	add	r3, r1
 800629e:	335c      	adds	r3, #92	; 0x5c
 80062a0:	2204      	movs	r2, #4
 80062a2:	701a      	strb	r2, [r3, #0]
 80062a4:	e009      	b.n	80062ba <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80062a6:	6879      	ldr	r1, [r7, #4]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	4613      	mov	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	00db      	lsls	r3, r3, #3
 80062b2:	440b      	add	r3, r1
 80062b4:	335c      	adds	r3, #92	; 0x5c
 80062b6:	2202      	movs	r2, #2
 80062b8:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	015a      	lsls	r2, r3, #5
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	4413      	add	r3, r2
 80062c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80062d0:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80062d8:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	015a      	lsls	r2, r3, #5
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	4413      	add	r3, r2
 80062e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062e6:	461a      	mov	r2, r3
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	e02d      	b.n	800634a <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80062ee:	6879      	ldr	r1, [r7, #4]
 80062f0:	68fa      	ldr	r2, [r7, #12]
 80062f2:	4613      	mov	r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	4413      	add	r3, r2
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	440b      	add	r3, r1
 80062fc:	335d      	adds	r3, #93	; 0x5d
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	2b03      	cmp	r3, #3
 8006302:	d122      	bne.n	800634a <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006304:	6879      	ldr	r1, [r7, #4]
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	4613      	mov	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	00db      	lsls	r3, r3, #3
 8006310:	440b      	add	r3, r1
 8006312:	335c      	adds	r3, #92	; 0x5c
 8006314:	2202      	movs	r2, #2
 8006316:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	015a      	lsls	r2, r3, #5
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	4413      	add	r3, r2
 8006320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800632e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006336:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	015a      	lsls	r2, r3, #5
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	4413      	add	r3, r2
 8006340:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006344:	461a      	mov	r2, r3
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	4413      	add	r3, r2
 8006352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006356:	461a      	mov	r2, r3
 8006358:	2302      	movs	r3, #2
 800635a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	b2d8      	uxtb	r0, r3
 8006360:	6879      	ldr	r1, [r7, #4]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	00db      	lsls	r3, r3, #3
 800636c:	440b      	add	r3, r1
 800636e:	335c      	adds	r3, #92	; 0x5c
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	461a      	mov	r2, r3
 8006374:	4601      	mov	r1, r0
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f006 f920 	bl	800c5bc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800637c:	e0cd      	b.n	800651a <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	015a      	lsls	r2, r3, #5
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	4413      	add	r3, r2
 8006386:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006390:	2b80      	cmp	r3, #128	; 0x80
 8006392:	d13e      	bne.n	8006412 <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	015a      	lsls	r2, r3, #5
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	4413      	add	r3, r2
 800639c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	0151      	lsls	r1, r2, #5
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	440a      	add	r2, r1
 80063aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063ae:	f043 0302 	orr.w	r3, r3, #2
 80063b2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80063b4:	6879      	ldr	r1, [r7, #4]
 80063b6:	68fa      	ldr	r2, [r7, #12]
 80063b8:	4613      	mov	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4413      	add	r3, r2
 80063be:	00db      	lsls	r3, r3, #3
 80063c0:	440b      	add	r3, r1
 80063c2:	3358      	adds	r3, #88	; 0x58
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	1c59      	adds	r1, r3, #1
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	4613      	mov	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4413      	add	r3, r2
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	4403      	add	r3, r0
 80063d6:	3358      	adds	r3, #88	; 0x58
 80063d8:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80063da:	6879      	ldr	r1, [r7, #4]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	4613      	mov	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4413      	add	r3, r2
 80063e4:	00db      	lsls	r3, r3, #3
 80063e6:	440b      	add	r3, r1
 80063e8:	335d      	adds	r3, #93	; 0x5d
 80063ea:	2206      	movs	r2, #6
 80063ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	b2d2      	uxtb	r2, r2
 80063f6:	4611      	mov	r1, r2
 80063f8:	4618      	mov	r0, r3
 80063fa:	f004 fe2e 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	015a      	lsls	r2, r3, #5
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	4413      	add	r3, r2
 8006406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800640a:	461a      	mov	r2, r3
 800640c:	2380      	movs	r3, #128	; 0x80
 800640e:	6093      	str	r3, [r2, #8]
}
 8006410:	e083      	b.n	800651a <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	015a      	lsls	r2, r3, #5
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	4413      	add	r3, r2
 800641a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f003 0310 	and.w	r3, r3, #16
 8006424:	2b10      	cmp	r3, #16
 8006426:	d178      	bne.n	800651a <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006428:	6879      	ldr	r1, [r7, #4]
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	440b      	add	r3, r1
 8006436:	333f      	adds	r3, #63	; 0x3f
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	2b03      	cmp	r3, #3
 800643c:	d122      	bne.n	8006484 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800643e:	6879      	ldr	r1, [r7, #4]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	4613      	mov	r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	4413      	add	r3, r2
 8006448:	00db      	lsls	r3, r3, #3
 800644a:	440b      	add	r3, r1
 800644c:	3358      	adds	r3, #88	; 0x58
 800644e:	2200      	movs	r2, #0
 8006450:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	4413      	add	r3, r2
 800645a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	0151      	lsls	r1, r2, #5
 8006464:	693a      	ldr	r2, [r7, #16]
 8006466:	440a      	add	r2, r1
 8006468:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800646c:	f043 0302 	orr.w	r3, r3, #2
 8006470:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	b2d2      	uxtb	r2, r2
 800647a:	4611      	mov	r1, r2
 800647c:	4618      	mov	r0, r3
 800647e:	f004 fdec 	bl	800b05a <USB_HC_Halt>
 8006482:	e041      	b.n	8006508 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006484:	6879      	ldr	r1, [r7, #4]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	4613      	mov	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4413      	add	r3, r2
 800648e:	00db      	lsls	r3, r3, #3
 8006490:	440b      	add	r3, r1
 8006492:	333f      	adds	r3, #63	; 0x3f
 8006494:	781b      	ldrb	r3, [r3, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800649a:	6879      	ldr	r1, [r7, #4]
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	4613      	mov	r3, r2
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	4413      	add	r3, r2
 80064a4:	00db      	lsls	r3, r3, #3
 80064a6:	440b      	add	r3, r1
 80064a8:	333f      	adds	r3, #63	; 0x3f
 80064aa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d12b      	bne.n	8006508 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80064b0:	6879      	ldr	r1, [r7, #4]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	4613      	mov	r3, r2
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	4413      	add	r3, r2
 80064ba:	00db      	lsls	r3, r3, #3
 80064bc:	440b      	add	r3, r1
 80064be:	3358      	adds	r3, #88	; 0x58
 80064c0:	2200      	movs	r2, #0
 80064c2:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80064c4:	6879      	ldr	r1, [r7, #4]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	4613      	mov	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	4413      	add	r3, r2
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	440b      	add	r3, r1
 80064d2:	335d      	adds	r3, #93	; 0x5d
 80064d4:	2203      	movs	r2, #3
 80064d6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	015a      	lsls	r2, r3, #5
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	4413      	add	r3, r2
 80064e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	0151      	lsls	r1, r2, #5
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	440a      	add	r2, r1
 80064ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064f2:	f043 0302 	orr.w	r3, r3, #2
 80064f6:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	b2d2      	uxtb	r2, r2
 8006500:	4611      	mov	r1, r2
 8006502:	4618      	mov	r0, r3
 8006504:	f004 fda9 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	015a      	lsls	r2, r3, #5
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	4413      	add	r3, r2
 8006510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006514:	461a      	mov	r2, r3
 8006516:	2310      	movs	r3, #16
 8006518:	6093      	str	r3, [r2, #8]
}
 800651a:	bf00      	nop
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006522:	b580      	push	{r7, lr}
 8006524:	b086      	sub	sp, #24
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
 800652a:	460b      	mov	r3, r1
 800652c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006538:	78fb      	ldrb	r3, [r7, #3]
 800653a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	015a      	lsls	r2, r3, #5
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	4413      	add	r3, r2
 8006544:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b04      	cmp	r3, #4
 8006550:	d119      	bne.n	8006586 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	015a      	lsls	r2, r3, #5
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	4413      	add	r3, r2
 800655a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800655e:	461a      	mov	r2, r3
 8006560:	2304      	movs	r3, #4
 8006562:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	015a      	lsls	r2, r3, #5
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	4413      	add	r3, r2
 800656c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	0151      	lsls	r1, r2, #5
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	440a      	add	r2, r1
 800657a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800657e:	f043 0302 	orr.w	r3, r3, #2
 8006582:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8006584:	e31e      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	015a      	lsls	r2, r3, #5
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	4413      	add	r3, r2
 800658e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f003 0320 	and.w	r3, r3, #32
 8006598:	2b20      	cmp	r3, #32
 800659a:	d141      	bne.n	8006620 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	015a      	lsls	r2, r3, #5
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	4413      	add	r3, r2
 80065a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065a8:	461a      	mov	r2, r3
 80065aa:	2320      	movs	r3, #32
 80065ac:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80065ae:	6879      	ldr	r1, [r7, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	4613      	mov	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	00db      	lsls	r3, r3, #3
 80065ba:	440b      	add	r3, r1
 80065bc:	333d      	adds	r3, #61	; 0x3d
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	f040 82ff 	bne.w	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 80065c6:	6879      	ldr	r1, [r7, #4]
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	4613      	mov	r3, r2
 80065cc:	009b      	lsls	r3, r3, #2
 80065ce:	4413      	add	r3, r2
 80065d0:	00db      	lsls	r3, r3, #3
 80065d2:	440b      	add	r3, r1
 80065d4:	333d      	adds	r3, #61	; 0x3d
 80065d6:	2200      	movs	r2, #0
 80065d8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80065da:	6879      	ldr	r1, [r7, #4]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	4613      	mov	r3, r2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	4413      	add	r3, r2
 80065e4:	00db      	lsls	r3, r3, #3
 80065e6:	440b      	add	r3, r1
 80065e8:	335c      	adds	r3, #92	; 0x5c
 80065ea:	2202      	movs	r2, #2
 80065ec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	015a      	lsls	r2, r3, #5
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	4413      	add	r3, r2
 80065f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	0151      	lsls	r1, r2, #5
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	440a      	add	r2, r1
 8006604:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006608:	f043 0302 	orr.w	r3, r3, #2
 800660c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	b2d2      	uxtb	r2, r2
 8006616:	4611      	mov	r1, r2
 8006618:	4618      	mov	r0, r3
 800661a:	f004 fd1e 	bl	800b05a <USB_HC_Halt>
}
 800661e:	e2d1      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	015a      	lsls	r2, r3, #5
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	4413      	add	r3, r2
 8006628:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006632:	2b40      	cmp	r3, #64	; 0x40
 8006634:	d13f      	bne.n	80066b6 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8006636:	6879      	ldr	r1, [r7, #4]
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	4613      	mov	r3, r2
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	4413      	add	r3, r2
 8006640:	00db      	lsls	r3, r3, #3
 8006642:	440b      	add	r3, r1
 8006644:	335d      	adds	r3, #93	; 0x5d
 8006646:	2204      	movs	r2, #4
 8006648:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800664a:	6879      	ldr	r1, [r7, #4]
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	4613      	mov	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4413      	add	r3, r2
 8006654:	00db      	lsls	r3, r3, #3
 8006656:	440b      	add	r3, r1
 8006658:	333d      	adds	r3, #61	; 0x3d
 800665a:	2201      	movs	r2, #1
 800665c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800665e:	6879      	ldr	r1, [r7, #4]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	4613      	mov	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	440b      	add	r3, r1
 800666c:	3358      	adds	r3, #88	; 0x58
 800666e:	2200      	movs	r2, #0
 8006670:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	015a      	lsls	r2, r3, #5
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	4413      	add	r3, r2
 800667a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	0151      	lsls	r1, r2, #5
 8006684:	693a      	ldr	r2, [r7, #16]
 8006686:	440a      	add	r2, r1
 8006688:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800668c:	f043 0302 	orr.w	r3, r3, #2
 8006690:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68fa      	ldr	r2, [r7, #12]
 8006698:	b2d2      	uxtb	r2, r2
 800669a:	4611      	mov	r1, r2
 800669c:	4618      	mov	r0, r3
 800669e:	f004 fcdc 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	015a      	lsls	r2, r3, #5
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	4413      	add	r3, r2
 80066aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ae:	461a      	mov	r2, r3
 80066b0:	2340      	movs	r3, #64	; 0x40
 80066b2:	6093      	str	r3, [r2, #8]
}
 80066b4:	e286      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	015a      	lsls	r2, r3, #5
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	4413      	add	r3, r2
 80066be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066cc:	d122      	bne.n	8006714 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	015a      	lsls	r2, r3, #5
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	4413      	add	r3, r2
 80066d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	0151      	lsls	r1, r2, #5
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	440a      	add	r2, r1
 80066e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066e8:	f043 0302 	orr.w	r3, r3, #2
 80066ec:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68fa      	ldr	r2, [r7, #12]
 80066f4:	b2d2      	uxtb	r2, r2
 80066f6:	4611      	mov	r1, r2
 80066f8:	4618      	mov	r0, r3
 80066fa:	f004 fcae 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	4413      	add	r3, r2
 8006706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800670a:	461a      	mov	r2, r3
 800670c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006710:	6093      	str	r3, [r2, #8]
}
 8006712:	e257      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	015a      	lsls	r2, r3, #5
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	4413      	add	r3, r2
 800671c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f003 0301 	and.w	r3, r3, #1
 8006726:	2b01      	cmp	r3, #1
 8006728:	d135      	bne.n	8006796 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800672a:	6879      	ldr	r1, [r7, #4]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	4613      	mov	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	4413      	add	r3, r2
 8006734:	00db      	lsls	r3, r3, #3
 8006736:	440b      	add	r3, r1
 8006738:	3358      	adds	r3, #88	; 0x58
 800673a:	2200      	movs	r2, #0
 800673c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	4413      	add	r3, r2
 8006746:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	68fa      	ldr	r2, [r7, #12]
 800674e:	0151      	lsls	r1, r2, #5
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	440a      	add	r2, r1
 8006754:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006758:	f043 0302 	orr.w	r3, r3, #2
 800675c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	b2d2      	uxtb	r2, r2
 8006766:	4611      	mov	r1, r2
 8006768:	4618      	mov	r0, r3
 800676a:	f004 fc76 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	015a      	lsls	r2, r3, #5
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	4413      	add	r3, r2
 8006776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800677a:	461a      	mov	r2, r3
 800677c:	2301      	movs	r3, #1
 800677e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8006780:	6879      	ldr	r1, [r7, #4]
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	4613      	mov	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4413      	add	r3, r2
 800678a:	00db      	lsls	r3, r3, #3
 800678c:	440b      	add	r3, r1
 800678e:	335d      	adds	r3, #93	; 0x5d
 8006790:	2201      	movs	r2, #1
 8006792:	701a      	strb	r2, [r3, #0]
}
 8006794:	e216      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	015a      	lsls	r2, r3, #5
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	4413      	add	r3, r2
 800679e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f003 0308 	and.w	r3, r3, #8
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d12b      	bne.n	8006804 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067b8:	461a      	mov	r2, r3
 80067ba:	2308      	movs	r3, #8
 80067bc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	015a      	lsls	r2, r3, #5
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	4413      	add	r3, r2
 80067c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	0151      	lsls	r1, r2, #5
 80067d0:	693a      	ldr	r2, [r7, #16]
 80067d2:	440a      	add	r2, r1
 80067d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067d8:	f043 0302 	orr.w	r3, r3, #2
 80067dc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	b2d2      	uxtb	r2, r2
 80067e6:	4611      	mov	r1, r2
 80067e8:	4618      	mov	r0, r3
 80067ea:	f004 fc36 	bl	800b05a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	4613      	mov	r3, r2
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	4413      	add	r3, r2
 80067f8:	00db      	lsls	r3, r3, #3
 80067fa:	440b      	add	r3, r1
 80067fc:	335d      	adds	r3, #93	; 0x5d
 80067fe:	2205      	movs	r2, #5
 8006800:	701a      	strb	r2, [r3, #0]
}
 8006802:	e1df      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	015a      	lsls	r2, r3, #5
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	4413      	add	r3, r2
 800680c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	f003 0310 	and.w	r3, r3, #16
 8006816:	2b10      	cmp	r3, #16
 8006818:	d135      	bne.n	8006886 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	4613      	mov	r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	4413      	add	r3, r2
 8006824:	00db      	lsls	r3, r3, #3
 8006826:	440b      	add	r3, r1
 8006828:	3358      	adds	r3, #88	; 0x58
 800682a:	2200      	movs	r2, #0
 800682c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800682e:	6879      	ldr	r1, [r7, #4]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	4613      	mov	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	440b      	add	r3, r1
 800683c:	335d      	adds	r3, #93	; 0x5d
 800683e:	2203      	movs	r2, #3
 8006840:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	015a      	lsls	r2, r3, #5
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	4413      	add	r3, r2
 800684a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	0151      	lsls	r1, r2, #5
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	440a      	add	r2, r1
 8006858:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800685c:	f043 0302 	orr.w	r3, r3, #2
 8006860:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	b2d2      	uxtb	r2, r2
 800686a:	4611      	mov	r1, r2
 800686c:	4618      	mov	r0, r3
 800686e:	f004 fbf4 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	015a      	lsls	r2, r3, #5
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	4413      	add	r3, r2
 800687a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800687e:	461a      	mov	r2, r3
 8006880:	2310      	movs	r3, #16
 8006882:	6093      	str	r3, [r2, #8]
}
 8006884:	e19e      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	015a      	lsls	r2, r3, #5
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	4413      	add	r3, r2
 800688e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006898:	2b80      	cmp	r3, #128	; 0x80
 800689a:	d12b      	bne.n	80068f4 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	015a      	lsls	r2, r3, #5
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	4413      	add	r3, r2
 80068a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	0151      	lsls	r1, r2, #5
 80068ae:	693a      	ldr	r2, [r7, #16]
 80068b0:	440a      	add	r2, r1
 80068b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068b6:	f043 0302 	orr.w	r3, r3, #2
 80068ba:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	b2d2      	uxtb	r2, r2
 80068c4:	4611      	mov	r1, r2
 80068c6:	4618      	mov	r0, r3
 80068c8:	f004 fbc7 	bl	800b05a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80068cc:	6879      	ldr	r1, [r7, #4]
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	4613      	mov	r3, r2
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	4413      	add	r3, r2
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	440b      	add	r3, r1
 80068da:	335d      	adds	r3, #93	; 0x5d
 80068dc:	2206      	movs	r2, #6
 80068de:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	015a      	lsls	r2, r3, #5
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	4413      	add	r3, r2
 80068e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ec:	461a      	mov	r2, r3
 80068ee:	2380      	movs	r3, #128	; 0x80
 80068f0:	6093      	str	r3, [r2, #8]
}
 80068f2:	e167      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800690a:	d135      	bne.n	8006978 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	015a      	lsls	r2, r3, #5
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	4413      	add	r3, r2
 8006914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	0151      	lsls	r1, r2, #5
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	440a      	add	r2, r1
 8006922:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006926:	f043 0302 	orr.w	r3, r3, #2
 800692a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	b2d2      	uxtb	r2, r2
 8006934:	4611      	mov	r1, r2
 8006936:	4618      	mov	r0, r3
 8006938:	f004 fb8f 	bl	800b05a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	4413      	add	r3, r2
 8006944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006948:	461a      	mov	r2, r3
 800694a:	2310      	movs	r3, #16
 800694c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	4413      	add	r3, r2
 8006956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800695a:	461a      	mov	r2, r3
 800695c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006960:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006962:	6879      	ldr	r1, [r7, #4]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	4613      	mov	r3, r2
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	4413      	add	r3, r2
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	440b      	add	r3, r1
 8006970:	335d      	adds	r3, #93	; 0x5d
 8006972:	2208      	movs	r2, #8
 8006974:	701a      	strb	r2, [r3, #0]
}
 8006976:	e125      	b.n	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	015a      	lsls	r2, r3, #5
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	4413      	add	r3, r2
 8006980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b02      	cmp	r3, #2
 800698c:	f040 811a 	bne.w	8006bc4 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	015a      	lsls	r2, r3, #5
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	4413      	add	r3, r2
 8006998:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	0151      	lsls	r1, r2, #5
 80069a2:	693a      	ldr	r2, [r7, #16]
 80069a4:	440a      	add	r2, r1
 80069a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80069aa:	f023 0302 	bic.w	r3, r3, #2
 80069ae:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80069b0:	6879      	ldr	r1, [r7, #4]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4613      	mov	r3, r2
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	4413      	add	r3, r2
 80069ba:	00db      	lsls	r3, r3, #3
 80069bc:	440b      	add	r3, r1
 80069be:	335d      	adds	r3, #93	; 0x5d
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d137      	bne.n	8006a36 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80069c6:	6879      	ldr	r1, [r7, #4]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	4613      	mov	r3, r2
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	4413      	add	r3, r2
 80069d0:	00db      	lsls	r3, r3, #3
 80069d2:	440b      	add	r3, r1
 80069d4:	335c      	adds	r3, #92	; 0x5c
 80069d6:	2201      	movs	r2, #1
 80069d8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80069da:	6879      	ldr	r1, [r7, #4]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	4613      	mov	r3, r2
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	4413      	add	r3, r2
 80069e4:	00db      	lsls	r3, r3, #3
 80069e6:	440b      	add	r3, r1
 80069e8:	333f      	adds	r3, #63	; 0x3f
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d00b      	beq.n	8006a08 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	4613      	mov	r3, r2
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	00db      	lsls	r3, r3, #3
 80069fc:	440b      	add	r3, r1
 80069fe:	333f      	adds	r3, #63	; 0x3f
 8006a00:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006a02:	2b03      	cmp	r3, #3
 8006a04:	f040 80c5 	bne.w	8006b92 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8006a08:	6879      	ldr	r1, [r7, #4]
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4413      	add	r3, r2
 8006a12:	00db      	lsls	r3, r3, #3
 8006a14:	440b      	add	r3, r1
 8006a16:	3351      	adds	r3, #81	; 0x51
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	f083 0301 	eor.w	r3, r3, #1
 8006a1e:	b2d8      	uxtb	r0, r3
 8006a20:	6879      	ldr	r1, [r7, #4]
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	4613      	mov	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4413      	add	r3, r2
 8006a2a:	00db      	lsls	r3, r3, #3
 8006a2c:	440b      	add	r3, r1
 8006a2e:	3351      	adds	r3, #81	; 0x51
 8006a30:	4602      	mov	r2, r0
 8006a32:	701a      	strb	r2, [r3, #0]
 8006a34:	e0ad      	b.n	8006b92 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006a36:	6879      	ldr	r1, [r7, #4]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	4613      	mov	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	4413      	add	r3, r2
 8006a40:	00db      	lsls	r3, r3, #3
 8006a42:	440b      	add	r3, r1
 8006a44:	335d      	adds	r3, #93	; 0x5d
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	2b03      	cmp	r3, #3
 8006a4a:	d10a      	bne.n	8006a62 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006a4c:	6879      	ldr	r1, [r7, #4]
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	4613      	mov	r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	4413      	add	r3, r2
 8006a56:	00db      	lsls	r3, r3, #3
 8006a58:	440b      	add	r3, r1
 8006a5a:	335c      	adds	r3, #92	; 0x5c
 8006a5c:	2202      	movs	r2, #2
 8006a5e:	701a      	strb	r2, [r3, #0]
 8006a60:	e097      	b.n	8006b92 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006a62:	6879      	ldr	r1, [r7, #4]
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	4613      	mov	r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	4413      	add	r3, r2
 8006a6c:	00db      	lsls	r3, r3, #3
 8006a6e:	440b      	add	r3, r1
 8006a70:	335d      	adds	r3, #93	; 0x5d
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	d10a      	bne.n	8006a8e <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006a78:	6879      	ldr	r1, [r7, #4]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	4613      	mov	r3, r2
 8006a7e:	009b      	lsls	r3, r3, #2
 8006a80:	4413      	add	r3, r2
 8006a82:	00db      	lsls	r3, r3, #3
 8006a84:	440b      	add	r3, r1
 8006a86:	335c      	adds	r3, #92	; 0x5c
 8006a88:	2202      	movs	r2, #2
 8006a8a:	701a      	strb	r2, [r3, #0]
 8006a8c:	e081      	b.n	8006b92 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006a8e:	6879      	ldr	r1, [r7, #4]
 8006a90:	68fa      	ldr	r2, [r7, #12]
 8006a92:	4613      	mov	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4413      	add	r3, r2
 8006a98:	00db      	lsls	r3, r3, #3
 8006a9a:	440b      	add	r3, r1
 8006a9c:	335d      	adds	r3, #93	; 0x5d
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b05      	cmp	r3, #5
 8006aa2:	d10a      	bne.n	8006aba <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006aa4:	6879      	ldr	r1, [r7, #4]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	4413      	add	r3, r2
 8006aae:	00db      	lsls	r3, r3, #3
 8006ab0:	440b      	add	r3, r1
 8006ab2:	335c      	adds	r3, #92	; 0x5c
 8006ab4:	2205      	movs	r2, #5
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	e06b      	b.n	8006b92 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006aba:	6879      	ldr	r1, [r7, #4]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4413      	add	r3, r2
 8006ac4:	00db      	lsls	r3, r3, #3
 8006ac6:	440b      	add	r3, r1
 8006ac8:	335d      	adds	r3, #93	; 0x5d
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	2b06      	cmp	r3, #6
 8006ace:	d00a      	beq.n	8006ae6 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006ad0:	6879      	ldr	r1, [r7, #4]
 8006ad2:	68fa      	ldr	r2, [r7, #12]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	4413      	add	r3, r2
 8006ada:	00db      	lsls	r3, r3, #3
 8006adc:	440b      	add	r3, r1
 8006ade:	335d      	adds	r3, #93	; 0x5d
 8006ae0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006ae2:	2b08      	cmp	r3, #8
 8006ae4:	d155      	bne.n	8006b92 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8006ae6:	6879      	ldr	r1, [r7, #4]
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	4613      	mov	r3, r2
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	4413      	add	r3, r2
 8006af0:	00db      	lsls	r3, r3, #3
 8006af2:	440b      	add	r3, r1
 8006af4:	3358      	adds	r3, #88	; 0x58
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	1c59      	adds	r1, r3, #1
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	4613      	mov	r3, r2
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	4413      	add	r3, r2
 8006b04:	00db      	lsls	r3, r3, #3
 8006b06:	4403      	add	r3, r0
 8006b08:	3358      	adds	r3, #88	; 0x58
 8006b0a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	4613      	mov	r3, r2
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	4413      	add	r3, r2
 8006b16:	00db      	lsls	r3, r3, #3
 8006b18:	440b      	add	r3, r1
 8006b1a:	3358      	adds	r3, #88	; 0x58
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b03      	cmp	r3, #3
 8006b20:	d914      	bls.n	8006b4c <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	4613      	mov	r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	00db      	lsls	r3, r3, #3
 8006b2e:	440b      	add	r3, r1
 8006b30:	3358      	adds	r3, #88	; 0x58
 8006b32:	2200      	movs	r2, #0
 8006b34:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	4413      	add	r3, r2
 8006b40:	00db      	lsls	r3, r3, #3
 8006b42:	440b      	add	r3, r1
 8006b44:	335c      	adds	r3, #92	; 0x5c
 8006b46:	2204      	movs	r2, #4
 8006b48:	701a      	strb	r2, [r3, #0]
 8006b4a:	e009      	b.n	8006b60 <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006b4c:	6879      	ldr	r1, [r7, #4]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	4613      	mov	r3, r2
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	4413      	add	r3, r2
 8006b56:	00db      	lsls	r3, r3, #3
 8006b58:	440b      	add	r3, r1
 8006b5a:	335c      	adds	r3, #92	; 0x5c
 8006b5c:	2202      	movs	r2, #2
 8006b5e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	015a      	lsls	r2, r3, #5
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	4413      	add	r3, r2
 8006b68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b76:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b7e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	015a      	lsls	r2, r3, #5
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	4413      	add	r3, r2
 8006b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	015a      	lsls	r2, r3, #5
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	4413      	add	r3, r2
 8006b9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	2302      	movs	r3, #2
 8006ba2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	b2d8      	uxtb	r0, r3
 8006ba8:	6879      	ldr	r1, [r7, #4]
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	4613      	mov	r3, r2
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	4413      	add	r3, r2
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	440b      	add	r3, r1
 8006bb6:	335c      	adds	r3, #92	; 0x5c
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	461a      	mov	r2, r3
 8006bbc:	4601      	mov	r1, r0
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f005 fcfc 	bl	800c5bc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006bc4:	bf00      	nop
 8006bc6:	3718      	adds	r7, #24
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b08a      	sub	sp, #40	; 0x28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	f003 030f 	and.w	r3, r3, #15
 8006bec:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	0c5b      	lsrs	r3, r3, #17
 8006bf2:	f003 030f 	and.w	r3, r3, #15
 8006bf6:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	091b      	lsrs	r3, r3, #4
 8006bfc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c00:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d003      	beq.n	8006c10 <HCD_RXQLVL_IRQHandler+0x44>
 8006c08:	2b05      	cmp	r3, #5
 8006c0a:	f000 8082 	beq.w	8006d12 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006c0e:	e083      	b.n	8006d18 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d07f      	beq.n	8006d16 <HCD_RXQLVL_IRQHandler+0x14a>
 8006c16:	6879      	ldr	r1, [r7, #4]
 8006c18:	69ba      	ldr	r2, [r7, #24]
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	00db      	lsls	r3, r3, #3
 8006c22:	440b      	add	r3, r1
 8006c24:	3344      	adds	r3, #68	; 0x44
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d074      	beq.n	8006d16 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6818      	ldr	r0, [r3, #0]
 8006c30:	6879      	ldr	r1, [r7, #4]
 8006c32:	69ba      	ldr	r2, [r7, #24]
 8006c34:	4613      	mov	r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	4413      	add	r3, r2
 8006c3a:	00db      	lsls	r3, r3, #3
 8006c3c:	440b      	add	r3, r1
 8006c3e:	3344      	adds	r3, #68	; 0x44
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	b292      	uxth	r2, r2
 8006c46:	4619      	mov	r1, r3
 8006c48:	f003 fe83 	bl	800a952 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006c4c:	6879      	ldr	r1, [r7, #4]
 8006c4e:	69ba      	ldr	r2, [r7, #24]
 8006c50:	4613      	mov	r3, r2
 8006c52:	009b      	lsls	r3, r3, #2
 8006c54:	4413      	add	r3, r2
 8006c56:	00db      	lsls	r3, r3, #3
 8006c58:	440b      	add	r3, r1
 8006c5a:	3344      	adds	r3, #68	; 0x44
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	18d1      	adds	r1, r2, r3
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	69ba      	ldr	r2, [r7, #24]
 8006c66:	4613      	mov	r3, r2
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	4413      	add	r3, r2
 8006c6c:	00db      	lsls	r3, r3, #3
 8006c6e:	4403      	add	r3, r0
 8006c70:	3344      	adds	r3, #68	; 0x44
 8006c72:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8006c74:	6879      	ldr	r1, [r7, #4]
 8006c76:	69ba      	ldr	r2, [r7, #24]
 8006c78:	4613      	mov	r3, r2
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	440b      	add	r3, r1
 8006c82:	334c      	adds	r3, #76	; 0x4c
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	18d1      	adds	r1, r2, r3
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	69ba      	ldr	r2, [r7, #24]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	4413      	add	r3, r2
 8006c94:	00db      	lsls	r3, r3, #3
 8006c96:	4403      	add	r3, r0
 8006c98:	334c      	adds	r3, #76	; 0x4c
 8006c9a:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8006c9c:	69bb      	ldr	r3, [r7, #24]
 8006c9e:	015a      	lsls	r2, r3, #5
 8006ca0:	6a3b      	ldr	r3, [r7, #32]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ca8:	691a      	ldr	r2, [r3, #16]
 8006caa:	4b1d      	ldr	r3, [pc, #116]	; (8006d20 <HCD_RXQLVL_IRQHandler+0x154>)
 8006cac:	4013      	ands	r3, r2
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d031      	beq.n	8006d16 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	015a      	lsls	r2, r3, #5
 8006cb6:	6a3b      	ldr	r3, [r7, #32]
 8006cb8:	4413      	add	r3, r2
 8006cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006cc8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006cd0:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	015a      	lsls	r2, r3, #5
 8006cd6:	6a3b      	ldr	r3, [r7, #32]
 8006cd8:	4413      	add	r3, r2
 8006cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cde:	461a      	mov	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8006ce4:	6879      	ldr	r1, [r7, #4]
 8006ce6:	69ba      	ldr	r2, [r7, #24]
 8006ce8:	4613      	mov	r3, r2
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	4413      	add	r3, r2
 8006cee:	00db      	lsls	r3, r3, #3
 8006cf0:	440b      	add	r3, r1
 8006cf2:	3350      	adds	r3, #80	; 0x50
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	f083 0301 	eor.w	r3, r3, #1
 8006cfa:	b2d8      	uxtb	r0, r3
 8006cfc:	6879      	ldr	r1, [r7, #4]
 8006cfe:	69ba      	ldr	r2, [r7, #24]
 8006d00:	4613      	mov	r3, r2
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	4413      	add	r3, r2
 8006d06:	00db      	lsls	r3, r3, #3
 8006d08:	440b      	add	r3, r1
 8006d0a:	3350      	adds	r3, #80	; 0x50
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	701a      	strb	r2, [r3, #0]
      break;
 8006d10:	e001      	b.n	8006d16 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8006d12:	bf00      	nop
 8006d14:	e000      	b.n	8006d18 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8006d16:	bf00      	nop
  }
}
 8006d18:	bf00      	nop
 8006d1a:	3728      	adds	r7, #40	; 0x28
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	1ff80000 	.word	0x1ff80000

08006d24 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b086      	sub	sp, #24
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006d50:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d113      	bne.n	8006d84 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d10a      	bne.n	8006d7c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	699a      	ldr	r2, [r3, #24]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8006d74:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f005 fc04 	bl	800c584 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f043 0302 	orr.w	r3, r3, #2
 8006d82:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f003 0308 	and.w	r3, r3, #8
 8006d8a:	2b08      	cmp	r3, #8
 8006d8c:	d147      	bne.n	8006e1e <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	f043 0308 	orr.w	r3, r3, #8
 8006d94:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f003 0304 	and.w	r3, r3, #4
 8006d9c:	2b04      	cmp	r3, #4
 8006d9e:	d129      	bne.n	8006df4 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d113      	bne.n	8006dd0 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006dae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006db2:	d106      	bne.n	8006dc2 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2102      	movs	r1, #2
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f003 fec6 	bl	800ab4c <USB_InitFSLSPClkSel>
 8006dc0:	e011      	b.n	8006de6 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2101      	movs	r1, #1
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f003 febf 	bl	800ab4c <USB_InitFSLSPClkSel>
 8006dce:	e00a      	b.n	8006de6 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	68db      	ldr	r3, [r3, #12]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d106      	bne.n	8006de6 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006dde:	461a      	mov	r2, r3
 8006de0:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006de4:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f005 fbf6 	bl	800c5d8 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f005 fbc9 	bl	800c584 <HAL_HCD_Connect_Callback>
 8006df2:	e014      	b.n	8006e1e <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f005 fbfd 	bl	800c5f4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006e08:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006e0c:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	699a      	ldr	r2, [r3, #24]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006e1c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f003 0320 	and.w	r3, r3, #32
 8006e24:	2b20      	cmp	r3, #32
 8006e26:	d103      	bne.n	8006e30 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	f043 0320 	orr.w	r3, r3, #32
 8006e2e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006e36:	461a      	mov	r2, r3
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	6013      	str	r3, [r2, #0]
}
 8006e3c:	bf00      	nop
 8006e3e:	3718      	adds	r7, #24
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b082      	sub	sp, #8
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e081      	b.n	8006f5a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d106      	bne.n	8006e70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f7fb fa00 	bl	8002270 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2224      	movs	r2, #36	; 0x24
 8006e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f022 0201 	bic.w	r2, r2, #1
 8006e86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006e94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	689a      	ldr	r2, [r3, #8]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ea4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d107      	bne.n	8006ebe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	689a      	ldr	r2, [r3, #8]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006eba:	609a      	str	r2, [r3, #8]
 8006ebc:	e006      	b.n	8006ecc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	689a      	ldr	r2, [r3, #8]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006eca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d104      	bne.n	8006ede <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006edc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	6812      	ldr	r2, [r2, #0]
 8006ee8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006eec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ef0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68da      	ldr	r2, [r3, #12]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006f00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	691a      	ldr	r2, [r3, #16]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	ea42 0103 	orr.w	r1, r2, r3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	021a      	lsls	r2, r3, #8
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	430a      	orrs	r2, r1
 8006f1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	69d9      	ldr	r1, [r3, #28]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a1a      	ldr	r2, [r3, #32]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	430a      	orrs	r2, r1
 8006f2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f042 0201 	orr.w	r2, r2, #1
 8006f3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2220      	movs	r2, #32
 8006f46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3708      	adds	r7, #8
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b083      	sub	sp, #12
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
 8006f6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b20      	cmp	r3, #32
 8006f76:	d138      	bne.n	8006fea <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d101      	bne.n	8006f86 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006f82:	2302      	movs	r3, #2
 8006f84:	e032      	b.n	8006fec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2224      	movs	r2, #36	; 0x24
 8006f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f022 0201 	bic.w	r2, r2, #1
 8006fa4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006fb4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	6819      	ldr	r1, [r3, #0]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 0201 	orr.w	r2, r2, #1
 8006fd4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2220      	movs	r2, #32
 8006fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	e000      	b.n	8006fec <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fea:	2302      	movs	r3, #2
  }
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b20      	cmp	r3, #32
 800700c:	d139      	bne.n	8007082 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007014:	2b01      	cmp	r3, #1
 8007016:	d101      	bne.n	800701c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007018:	2302      	movs	r3, #2
 800701a:	e033      	b.n	8007084 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2224      	movs	r2, #36	; 0x24
 8007028:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f022 0201 	bic.w	r2, r2, #1
 800703a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800704a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	021b      	lsls	r3, r3, #8
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	4313      	orrs	r3, r2
 8007054:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f042 0201 	orr.w	r2, r2, #1
 800706c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2220      	movs	r2, #32
 8007072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800707e:	2300      	movs	r3, #0
 8007080:	e000      	b.n	8007084 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007082:	2302      	movs	r3, #2
  }
}
 8007084:	4618      	mov	r0, r3
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e0af      	b.n	8007202 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f7fb f94e 	bl	8002358 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2202      	movs	r2, #2
 80070c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f022 0201 	bic.w	r2, r2, #1
 80070d2:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80070d4:	2300      	movs	r3, #0
 80070d6:	617b      	str	r3, [r7, #20]
 80070d8:	e00a      	b.n	80070f0 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	3304      	adds	r3, #4
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	4413      	add	r3, r2
 80070e6:	2200      	movs	r2, #0
 80070e8:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	3301      	adds	r3, #1
 80070ee:	617b      	str	r3, [r7, #20]
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	2b0f      	cmp	r3, #15
 80070f4:	d9f1      	bls.n	80070da <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	689a      	ldr	r2, [r3, #8]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f042 0204 	orr.w	r2, r2, #4
 8007104:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	685a      	ldr	r2, [r3, #4]
 800710c:	4b3f      	ldr	r3, [pc, #252]	; (800720c <HAL_LCD_Init+0x17c>)
 800710e:	4013      	ands	r3, r2
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	6851      	ldr	r1, [r2, #4]
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	6892      	ldr	r2, [r2, #8]
 8007118:	4311      	orrs	r1, r2
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800711e:	4311      	orrs	r1, r2
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007124:	4311      	orrs	r1, r2
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	69d2      	ldr	r2, [r2, #28]
 800712a:	4311      	orrs	r1, r2
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6a12      	ldr	r2, [r2, #32]
 8007130:	4311      	orrs	r1, r2
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	6992      	ldr	r2, [r2, #24]
 8007136:	4311      	orrs	r1, r2
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800713c:	4311      	orrs	r1, r2
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	6812      	ldr	r2, [r2, #0]
 8007142:	430b      	orrs	r3, r1
 8007144:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f94c 	bl	80073e4 <LCD_WaitForSynchro>
 800714c:	4603      	mov	r3, r0
 800714e:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8007150:	7cfb      	ldrb	r3, [r7, #19]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <HAL_LCD_Init+0xca>
  {
    return status;
 8007156:	7cfb      	ldrb	r3, [r7, #19]
 8007158:	e053      	b.n	8007202 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	68da      	ldr	r2, [r3, #12]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	691b      	ldr	r3, [r3, #16]
 800716c:	431a      	orrs	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	695b      	ldr	r3, [r3, #20]
 8007172:	431a      	orrs	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007178:	431a      	orrs	r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	430a      	orrs	r2, r1
 8007180:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f042 0201 	orr.w	r2, r2, #1
 8007190:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007192:	f7fc f9c5 	bl	8003520 <HAL_GetTick>
 8007196:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8007198:	e00c      	b.n	80071b4 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800719a:	f7fc f9c1 	bl	8003520 <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071a8:	d904      	bls.n	80071b4 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2208      	movs	r2, #8
 80071ae:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80071b0:	2303      	movs	r3, #3
 80071b2:	e026      	b.n	8007202 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d1eb      	bne.n	800719a <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80071c2:	f7fc f9ad 	bl	8003520 <HAL_GetTick>
 80071c6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80071c8:	e00c      	b.n	80071e4 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80071ca:	f7fc f9a9 	bl	8003520 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071d8:	d904      	bls.n	80071e4 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2210      	movs	r2, #16
 80071de:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80071e0:	2303      	movs	r3, #3
 80071e2:	e00e      	b.n	8007202 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	f003 0310 	and.w	r3, r3, #16
 80071ee:	2b10      	cmp	r3, #16
 80071f0:	d1eb      	bne.n	80071ca <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8007200:	7cfb      	ldrb	r3, [r7, #19]
}
 8007202:	4618      	mov	r0, r3
 8007204:	3718      	adds	r7, #24
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	fc00000e 	.word	0xfc00000e

08007210 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
 800721c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007224:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8007226:	7dfb      	ldrb	r3, [r7, #23]
 8007228:	2b01      	cmp	r3, #1
 800722a:	d002      	beq.n	8007232 <HAL_LCD_Write+0x22>
 800722c:	7dfb      	ldrb	r3, [r7, #23]
 800722e:	2b02      	cmp	r3, #2
 8007230:	d144      	bne.n	80072bc <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007238:	b2db      	uxtb	r3, r3
 800723a:	2b01      	cmp	r3, #1
 800723c:	d12a      	bne.n	8007294 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007244:	2b01      	cmp	r3, #1
 8007246:	d101      	bne.n	800724c <HAL_LCD_Write+0x3c>
 8007248:	2302      	movs	r3, #2
 800724a:	e038      	b.n	80072be <HAL_LCD_Write+0xae>
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2202      	movs	r2, #2
 8007258:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800725c:	f7fc f960 	bl	8003520 <HAL_GetTick>
 8007260:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007262:	e010      	b.n	8007286 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007264:	f7fc f95c 	bl	8003520 <HAL_GetTick>
 8007268:	4602      	mov	r2, r0
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	1ad3      	subs	r3, r2, r3
 800726e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007272:	d908      	bls.n	8007286 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2202      	movs	r2, #2
 8007278:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e01b      	b.n	80072be <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f003 0304 	and.w	r3, r3, #4
 8007290:	2b04      	cmp	r3, #4
 8007292:	d0e7      	beq.n	8007264 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	3304      	adds	r3, #4
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	685a      	ldr	r2, [r3, #4]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	401a      	ands	r2, r3
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6819      	ldr	r1, [r3, #0]
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	431a      	orrs	r2, r3
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	3304      	adds	r3, #4
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	440b      	add	r3, r1
 80072b6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80072b8:	2300      	movs	r3, #0
 80072ba:	e000      	b.n	80072be <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
  }
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3718      	adds	r7, #24
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}

080072c6 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80072c6:	b580      	push	{r7, lr}
 80072c8:	b086      	sub	sp, #24
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072d8:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80072da:	7cbb      	ldrb	r3, [r7, #18]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d002      	beq.n	80072e6 <HAL_LCD_Clear+0x20>
 80072e0:	7cbb      	ldrb	r3, [r7, #18]
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d140      	bne.n	8007368 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d101      	bne.n	80072f4 <HAL_LCD_Clear+0x2e>
 80072f0:	2302      	movs	r3, #2
 80072f2:	e03a      	b.n	800736a <HAL_LCD_Clear+0xa4>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2202      	movs	r2, #2
 8007300:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8007304:	f7fc f90c 	bl	8003520 <HAL_GetTick>
 8007308:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800730a:	e010      	b.n	800732e <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800730c:	f7fc f908 	bl	8003520 <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800731a:	d908      	bls.n	800732e <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	e01d      	b.n	800736a <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	f003 0304 	and.w	r3, r3, #4
 8007338:	2b04      	cmp	r3, #4
 800733a:	d0e7      	beq.n	800730c <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800733c:	2300      	movs	r3, #0
 800733e:	617b      	str	r3, [r7, #20]
 8007340:	e00a      	b.n	8007358 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	3304      	adds	r3, #4
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	4413      	add	r3, r2
 800734e:	2200      	movs	r2, #0
 8007350:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	3301      	adds	r3, #1
 8007356:	617b      	str	r3, [r7, #20]
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	2b0f      	cmp	r3, #15
 800735c:	d9f1      	bls.n	8007342 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f807 	bl	8007372 <HAL_LCD_UpdateDisplayRequest>
 8007364:	4603      	mov	r3, r0
 8007366:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8007368:	7cfb      	ldrb	r3, [r7, #19]
}
 800736a:	4618      	mov	r0, r3
 800736c:	3718      	adds	r7, #24
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b084      	sub	sp, #16
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2208      	movs	r2, #8
 8007380:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	689a      	ldr	r2, [r3, #8]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f042 0204 	orr.w	r2, r2, #4
 8007390:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007392:	f7fc f8c5 	bl	8003520 <HAL_GetTick>
 8007396:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8007398:	e010      	b.n	80073bc <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800739a:	f7fc f8c1 	bl	8003520 <HAL_GetTick>
 800739e:	4602      	mov	r2, r0
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	1ad3      	subs	r3, r2, r3
 80073a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80073a8:	d908      	bls.n	80073bc <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2204      	movs	r2, #4
 80073ae:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e00f      	b.n	80073dc <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f003 0308 	and.w	r3, r3, #8
 80073c6:	2b08      	cmp	r3, #8
 80073c8:	d1e7      	bne.n	800739a <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3710      	adds	r7, #16
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80073ec:	f7fc f898 	bl	8003520 <HAL_GetTick>
 80073f0:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80073f2:	e00c      	b.n	800740e <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80073f4:	f7fc f894 	bl	8003520 <HAL_GetTick>
 80073f8:	4602      	mov	r2, r0
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007402:	d904      	bls.n	800740e <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e007      	b.n	800741e <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	f003 0320 	and.w	r3, r3, #32
 8007418:	2b20      	cmp	r3, #32
 800741a:	d1eb      	bne.n	80073f4 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3710      	adds	r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
	...

08007428 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007428:	b480      	push	{r7}
 800742a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800742c:	4b05      	ldr	r3, [pc, #20]	; (8007444 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a04      	ldr	r2, [pc, #16]	; (8007444 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007436:	6013      	str	r3, [r2, #0]
}
 8007438:	bf00      	nop
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	40007000 	.word	0x40007000

08007448 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007448:	b480      	push	{r7}
 800744a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800744c:	4b04      	ldr	r3, [pc, #16]	; (8007460 <HAL_PWREx_GetVoltageRange+0x18>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007454:	4618      	mov	r0, r3
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	40007000 	.word	0x40007000

08007464 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007472:	d130      	bne.n	80074d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007474:	4b23      	ldr	r3, [pc, #140]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800747c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007480:	d038      	beq.n	80074f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007482:	4b20      	ldr	r3, [pc, #128]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800748a:	4a1e      	ldr	r2, [pc, #120]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800748c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007490:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007492:	4b1d      	ldr	r3, [pc, #116]	; (8007508 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2232      	movs	r2, #50	; 0x32
 8007498:	fb02 f303 	mul.w	r3, r2, r3
 800749c:	4a1b      	ldr	r2, [pc, #108]	; (800750c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800749e:	fba2 2303 	umull	r2, r3, r2, r3
 80074a2:	0c9b      	lsrs	r3, r3, #18
 80074a4:	3301      	adds	r3, #1
 80074a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80074a8:	e002      	b.n	80074b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	3b01      	subs	r3, #1
 80074ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80074b0:	4b14      	ldr	r3, [pc, #80]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074bc:	d102      	bne.n	80074c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1f2      	bne.n	80074aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80074c4:	4b0f      	ldr	r3, [pc, #60]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074c6:	695b      	ldr	r3, [r3, #20]
 80074c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074d0:	d110      	bne.n	80074f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e00f      	b.n	80074f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80074d6:	4b0b      	ldr	r3, [pc, #44]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80074de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074e2:	d007      	beq.n	80074f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80074e4:	4b07      	ldr	r3, [pc, #28]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80074ec:	4a05      	ldr	r2, [pc, #20]	; (8007504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80074ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80074f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80074f4:	2300      	movs	r3, #0
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3714      	adds	r7, #20
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	40007000 	.word	0x40007000
 8007508:	20000008 	.word	0x20000008
 800750c:	431bde83 	.word	0x431bde83

08007510 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8007510:	b480      	push	{r7}
 8007512:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8007514:	4b05      	ldr	r3, [pc, #20]	; (800752c <HAL_PWREx_EnableVddUSB+0x1c>)
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	4a04      	ldr	r2, [pc, #16]	; (800752c <HAL_PWREx_EnableVddUSB+0x1c>)
 800751a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800751e:	6053      	str	r3, [r2, #4]
}
 8007520:	bf00      	nop
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	40007000 	.word	0x40007000

08007530 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af02      	add	r7, sp, #8
 8007536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007538:	f7fb fff2 	bl	8003520 <HAL_GetTick>
 800753c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d101      	bne.n	8007548 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e06f      	b.n	8007628 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800754e:	b2db      	uxtb	r3, r3
 8007550:	2b01      	cmp	r3, #1
 8007552:	d101      	bne.n	8007558 <HAL_QSPI_Init+0x28>
 8007554:	2302      	movs	r3, #2
 8007556:	e067      	b.n	8007628 <HAL_QSPI_Init+0xf8>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b00      	cmp	r3, #0
 800756a:	d10b      	bne.n	8007584 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7fa ff91 	bl	800249c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800757a:	f241 3188 	movw	r1, #5000	; 0x1388
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 f858 	bl	8007634 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	3b01      	subs	r3, #1
 8007594:	021a      	lsls	r2, r3, #8
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a2:	9300      	str	r3, [sp, #0]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2200      	movs	r2, #0
 80075a8:	2120      	movs	r1, #32
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 f850 	bl	8007650 <QSPI_WaitFlagStateUntilTimeout>
 80075b0:	4603      	mov	r3, r0
 80075b2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80075b4:	7afb      	ldrb	r3, [r7, #11]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d131      	bne.n	800761e <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80075c4:	f023 0310 	bic.w	r3, r3, #16
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	6852      	ldr	r2, [r2, #4]
 80075cc:	0611      	lsls	r1, r2, #24
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	68d2      	ldr	r2, [r2, #12]
 80075d2:	4311      	orrs	r1, r2
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	6812      	ldr	r2, [r2, #0]
 80075d8:	430b      	orrs	r3, r1
 80075da:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685a      	ldr	r2, [r3, #4]
 80075e2:	4b13      	ldr	r3, [pc, #76]	; (8007630 <HAL_QSPI_Init+0x100>)
 80075e4:	4013      	ands	r3, r2
 80075e6:	687a      	ldr	r2, [r7, #4]
 80075e8:	6912      	ldr	r2, [r2, #16]
 80075ea:	0411      	lsls	r1, r2, #16
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	6952      	ldr	r2, [r2, #20]
 80075f0:	4311      	orrs	r1, r2
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	6992      	ldr	r2, [r2, #24]
 80075f6:	4311      	orrs	r1, r2
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	6812      	ldr	r2, [r2, #0]
 80075fc:	430b      	orrs	r3, r1
 80075fe:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f042 0201 	orr.w	r2, r2, #1
 800760e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2201      	movs	r2, #1
 800761a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8007626:	7afb      	ldrb	r3, [r7, #11]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3710      	adds	r7, #16
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	ffe0f8fe 	.word	0xffe0f8fe

08007634 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	683a      	ldr	r2, [r7, #0]
 8007642:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007644:	bf00      	nop
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	4613      	mov	r3, r2
 800765e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007660:	e01a      	b.n	8007698 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007662:	69bb      	ldr	r3, [r7, #24]
 8007664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007668:	d016      	beq.n	8007698 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800766a:	f7fb ff59 	bl	8003520 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	69ba      	ldr	r2, [r7, #24]
 8007676:	429a      	cmp	r2, r3
 8007678:	d302      	bcc.n	8007680 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10b      	bne.n	8007698 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2204      	movs	r2, #4
 8007684:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800768c:	f043 0201 	orr.w	r2, r3, #1
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	e00e      	b.n	80076b6 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	689a      	ldr	r2, [r3, #8]
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	4013      	ands	r3, r2
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	bf14      	ite	ne
 80076a6:	2301      	movne	r3, #1
 80076a8:	2300      	moveq	r3, #0
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	461a      	mov	r2, r3
 80076ae:	79fb      	ldrb	r3, [r7, #7]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d1d6      	bne.n	8007662 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}
	...

080076c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b088      	sub	sp, #32
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e39d      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80076d2:	4ba4      	ldr	r3, [pc, #656]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f003 030c 	and.w	r3, r3, #12
 80076da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80076dc:	4ba1      	ldr	r3, [pc, #644]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f003 0303 	and.w	r3, r3, #3
 80076e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f003 0310 	and.w	r3, r3, #16
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f000 80e1 	beq.w	80078b6 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d007      	beq.n	800770a <HAL_RCC_OscConfig+0x4a>
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	2b0c      	cmp	r3, #12
 80076fe:	f040 8088 	bne.w	8007812 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	2b01      	cmp	r3, #1
 8007706:	f040 8084 	bne.w	8007812 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800770a:	4b96      	ldr	r3, [pc, #600]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0302 	and.w	r3, r3, #2
 8007712:	2b00      	cmp	r3, #0
 8007714:	d005      	beq.n	8007722 <HAL_RCC_OscConfig+0x62>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	699b      	ldr	r3, [r3, #24]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d101      	bne.n	8007722 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e375      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6a1a      	ldr	r2, [r3, #32]
 8007726:	4b8f      	ldr	r3, [pc, #572]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 0308 	and.w	r3, r3, #8
 800772e:	2b00      	cmp	r3, #0
 8007730:	d004      	beq.n	800773c <HAL_RCC_OscConfig+0x7c>
 8007732:	4b8c      	ldr	r3, [pc, #560]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800773a:	e005      	b.n	8007748 <HAL_RCC_OscConfig+0x88>
 800773c:	4b89      	ldr	r3, [pc, #548]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800773e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007742:	091b      	lsrs	r3, r3, #4
 8007744:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007748:	4293      	cmp	r3, r2
 800774a:	d223      	bcs.n	8007794 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6a1b      	ldr	r3, [r3, #32]
 8007750:	4618      	mov	r0, r3
 8007752:	f000 fd09 	bl	8008168 <RCC_SetFlashLatencyFromMSIRange>
 8007756:	4603      	mov	r3, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d001      	beq.n	8007760 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e356      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007760:	4b80      	ldr	r3, [pc, #512]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a7f      	ldr	r2, [pc, #508]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007766:	f043 0308 	orr.w	r3, r3, #8
 800776a:	6013      	str	r3, [r2, #0]
 800776c:	4b7d      	ldr	r3, [pc, #500]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6a1b      	ldr	r3, [r3, #32]
 8007778:	497a      	ldr	r1, [pc, #488]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800777a:	4313      	orrs	r3, r2
 800777c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800777e:	4b79      	ldr	r3, [pc, #484]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	69db      	ldr	r3, [r3, #28]
 800778a:	021b      	lsls	r3, r3, #8
 800778c:	4975      	ldr	r1, [pc, #468]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800778e:	4313      	orrs	r3, r2
 8007790:	604b      	str	r3, [r1, #4]
 8007792:	e022      	b.n	80077da <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007794:	4b73      	ldr	r3, [pc, #460]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a72      	ldr	r2, [pc, #456]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800779a:	f043 0308 	orr.w	r3, r3, #8
 800779e:	6013      	str	r3, [r2, #0]
 80077a0:	4b70      	ldr	r3, [pc, #448]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a1b      	ldr	r3, [r3, #32]
 80077ac:	496d      	ldr	r1, [pc, #436]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80077ae:	4313      	orrs	r3, r2
 80077b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80077b2:	4b6c      	ldr	r3, [pc, #432]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	69db      	ldr	r3, [r3, #28]
 80077be:	021b      	lsls	r3, r3, #8
 80077c0:	4968      	ldr	r1, [pc, #416]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80077c2:	4313      	orrs	r3, r2
 80077c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 fccc 	bl	8008168 <RCC_SetFlashLatencyFromMSIRange>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e319      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80077da:	f000 fc03 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 80077de:	4601      	mov	r1, r0
 80077e0:	4b60      	ldr	r3, [pc, #384]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	091b      	lsrs	r3, r3, #4
 80077e6:	f003 030f 	and.w	r3, r3, #15
 80077ea:	4a5f      	ldr	r2, [pc, #380]	; (8007968 <HAL_RCC_OscConfig+0x2a8>)
 80077ec:	5cd3      	ldrb	r3, [r2, r3]
 80077ee:	f003 031f 	and.w	r3, r3, #31
 80077f2:	fa21 f303 	lsr.w	r3, r1, r3
 80077f6:	4a5d      	ldr	r2, [pc, #372]	; (800796c <HAL_RCC_OscConfig+0x2ac>)
 80077f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80077fa:	4b5d      	ldr	r3, [pc, #372]	; (8007970 <HAL_RCC_OscConfig+0x2b0>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4618      	mov	r0, r3
 8007800:	f7fb fe42 	bl	8003488 <HAL_InitTick>
 8007804:	4603      	mov	r3, r0
 8007806:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007808:	7bfb      	ldrb	r3, [r7, #15]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d052      	beq.n	80078b4 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 800780e:	7bfb      	ldrb	r3, [r7, #15]
 8007810:	e2fd      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d032      	beq.n	8007880 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800781a:	4b52      	ldr	r3, [pc, #328]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a51      	ldr	r2, [pc, #324]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007820:	f043 0301 	orr.w	r3, r3, #1
 8007824:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007826:	f7fb fe7b 	bl	8003520 <HAL_GetTick>
 800782a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800782c:	e008      	b.n	8007840 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800782e:	f7fb fe77 	bl	8003520 <HAL_GetTick>
 8007832:	4602      	mov	r2, r0
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	1ad3      	subs	r3, r2, r3
 8007838:	2b02      	cmp	r3, #2
 800783a:	d901      	bls.n	8007840 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e2e6      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007840:	4b48      	ldr	r3, [pc, #288]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 0302 	and.w	r3, r3, #2
 8007848:	2b00      	cmp	r3, #0
 800784a:	d0f0      	beq.n	800782e <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800784c:	4b45      	ldr	r3, [pc, #276]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a44      	ldr	r2, [pc, #272]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007852:	f043 0308 	orr.w	r3, r3, #8
 8007856:	6013      	str	r3, [r2, #0]
 8007858:	4b42      	ldr	r3, [pc, #264]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6a1b      	ldr	r3, [r3, #32]
 8007864:	493f      	ldr	r1, [pc, #252]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007866:	4313      	orrs	r3, r2
 8007868:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800786a:	4b3e      	ldr	r3, [pc, #248]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	69db      	ldr	r3, [r3, #28]
 8007876:	021b      	lsls	r3, r3, #8
 8007878:	493a      	ldr	r1, [pc, #232]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800787a:	4313      	orrs	r3, r2
 800787c:	604b      	str	r3, [r1, #4]
 800787e:	e01a      	b.n	80078b6 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007880:	4b38      	ldr	r3, [pc, #224]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a37      	ldr	r2, [pc, #220]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007886:	f023 0301 	bic.w	r3, r3, #1
 800788a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800788c:	f7fb fe48 	bl	8003520 <HAL_GetTick>
 8007890:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007892:	e008      	b.n	80078a6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007894:	f7fb fe44 	bl	8003520 <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d901      	bls.n	80078a6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e2b3      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80078a6:	4b2f      	ldr	r3, [pc, #188]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1f0      	bne.n	8007894 <HAL_RCC_OscConfig+0x1d4>
 80078b2:	e000      	b.n	80078b6 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80078b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0301 	and.w	r3, r3, #1
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d074      	beq.n	80079ac <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	2b08      	cmp	r3, #8
 80078c6:	d005      	beq.n	80078d4 <HAL_RCC_OscConfig+0x214>
 80078c8:	69bb      	ldr	r3, [r7, #24]
 80078ca:	2b0c      	cmp	r3, #12
 80078cc:	d10e      	bne.n	80078ec <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	2b03      	cmp	r3, #3
 80078d2:	d10b      	bne.n	80078ec <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078d4:	4b23      	ldr	r3, [pc, #140]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d064      	beq.n	80079aa <HAL_RCC_OscConfig+0x2ea>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d160      	bne.n	80079aa <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	e290      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078f4:	d106      	bne.n	8007904 <HAL_RCC_OscConfig+0x244>
 80078f6:	4b1b      	ldr	r3, [pc, #108]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a1a      	ldr	r2, [pc, #104]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 80078fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007900:	6013      	str	r3, [r2, #0]
 8007902:	e01d      	b.n	8007940 <HAL_RCC_OscConfig+0x280>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800790c:	d10c      	bne.n	8007928 <HAL_RCC_OscConfig+0x268>
 800790e:	4b15      	ldr	r3, [pc, #84]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a14      	ldr	r2, [pc, #80]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007914:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007918:	6013      	str	r3, [r2, #0]
 800791a:	4b12      	ldr	r3, [pc, #72]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a11      	ldr	r2, [pc, #68]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007924:	6013      	str	r3, [r2, #0]
 8007926:	e00b      	b.n	8007940 <HAL_RCC_OscConfig+0x280>
 8007928:	4b0e      	ldr	r3, [pc, #56]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a0d      	ldr	r2, [pc, #52]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800792e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	4b0b      	ldr	r3, [pc, #44]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a0a      	ldr	r2, [pc, #40]	; (8007964 <HAL_RCC_OscConfig+0x2a4>)
 800793a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800793e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d01c      	beq.n	8007982 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007948:	f7fb fdea 	bl	8003520 <HAL_GetTick>
 800794c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800794e:	e011      	b.n	8007974 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007950:	f7fb fde6 	bl	8003520 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	2b64      	cmp	r3, #100	; 0x64
 800795c:	d90a      	bls.n	8007974 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800795e:	2303      	movs	r3, #3
 8007960:	e255      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
 8007962:	bf00      	nop
 8007964:	40021000 	.word	0x40021000
 8007968:	08010b20 	.word	0x08010b20
 800796c:	20000008 	.word	0x20000008
 8007970:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007974:	4bae      	ldr	r3, [pc, #696]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800797c:	2b00      	cmp	r3, #0
 800797e:	d0e7      	beq.n	8007950 <HAL_RCC_OscConfig+0x290>
 8007980:	e014      	b.n	80079ac <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007982:	f7fb fdcd 	bl	8003520 <HAL_GetTick>
 8007986:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007988:	e008      	b.n	800799c <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800798a:	f7fb fdc9 	bl	8003520 <HAL_GetTick>
 800798e:	4602      	mov	r2, r0
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	1ad3      	subs	r3, r2, r3
 8007994:	2b64      	cmp	r3, #100	; 0x64
 8007996:	d901      	bls.n	800799c <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e238      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800799c:	4ba4      	ldr	r3, [pc, #656]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d1f0      	bne.n	800798a <HAL_RCC_OscConfig+0x2ca>
 80079a8:	e000      	b.n	80079ac <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079aa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f003 0302 	and.w	r3, r3, #2
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d060      	beq.n	8007a7a <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	2b04      	cmp	r3, #4
 80079bc:	d005      	beq.n	80079ca <HAL_RCC_OscConfig+0x30a>
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	2b0c      	cmp	r3, #12
 80079c2:	d119      	bne.n	80079f8 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	2b02      	cmp	r3, #2
 80079c8:	d116      	bne.n	80079f8 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80079ca:	4b99      	ldr	r3, [pc, #612]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d005      	beq.n	80079e2 <HAL_RCC_OscConfig+0x322>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e215      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079e2:	4b93      	ldr	r3, [pc, #588]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	061b      	lsls	r3, r3, #24
 80079f0:	498f      	ldr	r1, [pc, #572]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 80079f2:	4313      	orrs	r3, r2
 80079f4:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80079f6:	e040      	b.n	8007a7a <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d023      	beq.n	8007a48 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a00:	4b8b      	ldr	r3, [pc, #556]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a8a      	ldr	r2, [pc, #552]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a0c:	f7fb fd88 	bl	8003520 <HAL_GetTick>
 8007a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a12:	e008      	b.n	8007a26 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a14:	f7fb fd84 	bl	8003520 <HAL_GetTick>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	1ad3      	subs	r3, r2, r3
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	d901      	bls.n	8007a26 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8007a22:	2303      	movs	r3, #3
 8007a24:	e1f3      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a26:	4b82      	ldr	r3, [pc, #520]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d0f0      	beq.n	8007a14 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a32:	4b7f      	ldr	r3, [pc, #508]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	061b      	lsls	r3, r3, #24
 8007a40:	497b      	ldr	r1, [pc, #492]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a42:	4313      	orrs	r3, r2
 8007a44:	604b      	str	r3, [r1, #4]
 8007a46:	e018      	b.n	8007a7a <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007a48:	4b79      	ldr	r3, [pc, #484]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a78      	ldr	r2, [pc, #480]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a54:	f7fb fd64 	bl	8003520 <HAL_GetTick>
 8007a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007a5a:	e008      	b.n	8007a6e <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a5c:	f7fb fd60 	bl	8003520 <HAL_GetTick>
 8007a60:	4602      	mov	r2, r0
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d901      	bls.n	8007a6e <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e1cf      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007a6e:	4b70      	ldr	r3, [pc, #448]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1f0      	bne.n	8007a5c <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0308 	and.w	r3, r3, #8
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d03c      	beq.n	8007b00 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d01c      	beq.n	8007ac8 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a8e:	4b68      	ldr	r3, [pc, #416]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a94:	4a66      	ldr	r2, [pc, #408]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007a96:	f043 0301 	orr.w	r3, r3, #1
 8007a9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a9e:	f7fb fd3f 	bl	8003520 <HAL_GetTick>
 8007aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007aa4:	e008      	b.n	8007ab8 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007aa6:	f7fb fd3b 	bl	8003520 <HAL_GetTick>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	1ad3      	subs	r3, r2, r3
 8007ab0:	2b02      	cmp	r3, #2
 8007ab2:	d901      	bls.n	8007ab8 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8007ab4:	2303      	movs	r3, #3
 8007ab6:	e1aa      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007ab8:	4b5d      	ldr	r3, [pc, #372]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007abe:	f003 0302 	and.w	r3, r3, #2
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d0ef      	beq.n	8007aa6 <HAL_RCC_OscConfig+0x3e6>
 8007ac6:	e01b      	b.n	8007b00 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ac8:	4b59      	ldr	r3, [pc, #356]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ace:	4a58      	ldr	r2, [pc, #352]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007ad0:	f023 0301 	bic.w	r3, r3, #1
 8007ad4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ad8:	f7fb fd22 	bl	8003520 <HAL_GetTick>
 8007adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007ade:	e008      	b.n	8007af2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ae0:	f7fb fd1e 	bl	8003520 <HAL_GetTick>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	1ad3      	subs	r3, r2, r3
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d901      	bls.n	8007af2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	e18d      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007af2:	4b4f      	ldr	r3, [pc, #316]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007af8:	f003 0302 	and.w	r3, r3, #2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d1ef      	bne.n	8007ae0 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 0304 	and.w	r3, r3, #4
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 80a5 	beq.w	8007c58 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007b12:	4b47      	ldr	r3, [pc, #284]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007b14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10d      	bne.n	8007b3a <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b1e:	4b44      	ldr	r3, [pc, #272]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b22:	4a43      	ldr	r2, [pc, #268]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b28:	6593      	str	r3, [r2, #88]	; 0x58
 8007b2a:	4b41      	ldr	r3, [pc, #260]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b32:	60bb      	str	r3, [r7, #8]
 8007b34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b36:	2301      	movs	r3, #1
 8007b38:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b3a:	4b3e      	ldr	r3, [pc, #248]	; (8007c34 <HAL_RCC_OscConfig+0x574>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d118      	bne.n	8007b78 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b46:	4b3b      	ldr	r3, [pc, #236]	; (8007c34 <HAL_RCC_OscConfig+0x574>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a3a      	ldr	r2, [pc, #232]	; (8007c34 <HAL_RCC_OscConfig+0x574>)
 8007b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b52:	f7fb fce5 	bl	8003520 <HAL_GetTick>
 8007b56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b58:	e008      	b.n	8007b6c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b5a:	f7fb fce1 	bl	8003520 <HAL_GetTick>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	1ad3      	subs	r3, r2, r3
 8007b64:	2b02      	cmp	r3, #2
 8007b66:	d901      	bls.n	8007b6c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	e150      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b6c:	4b31      	ldr	r3, [pc, #196]	; (8007c34 <HAL_RCC_OscConfig+0x574>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d0f0      	beq.n	8007b5a <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d108      	bne.n	8007b92 <HAL_RCC_OscConfig+0x4d2>
 8007b80:	4b2b      	ldr	r3, [pc, #172]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b86:	4a2a      	ldr	r2, [pc, #168]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007b88:	f043 0301 	orr.w	r3, r3, #1
 8007b8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007b90:	e024      	b.n	8007bdc <HAL_RCC_OscConfig+0x51c>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	2b05      	cmp	r3, #5
 8007b98:	d110      	bne.n	8007bbc <HAL_RCC_OscConfig+0x4fc>
 8007b9a:	4b25      	ldr	r3, [pc, #148]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ba0:	4a23      	ldr	r2, [pc, #140]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007ba2:	f043 0304 	orr.w	r3, r3, #4
 8007ba6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007baa:	4b21      	ldr	r3, [pc, #132]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bb0:	4a1f      	ldr	r2, [pc, #124]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007bb2:	f043 0301 	orr.w	r3, r3, #1
 8007bb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007bba:	e00f      	b.n	8007bdc <HAL_RCC_OscConfig+0x51c>
 8007bbc:	4b1c      	ldr	r3, [pc, #112]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bc2:	4a1b      	ldr	r2, [pc, #108]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007bc4:	f023 0301 	bic.w	r3, r3, #1
 8007bc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007bcc:	4b18      	ldr	r3, [pc, #96]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bd2:	4a17      	ldr	r2, [pc, #92]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007bd4:	f023 0304 	bic.w	r3, r3, #4
 8007bd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d016      	beq.n	8007c12 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007be4:	f7fb fc9c 	bl	8003520 <HAL_GetTick>
 8007be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007bea:	e00a      	b.n	8007c02 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bec:	f7fb fc98 	bl	8003520 <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d901      	bls.n	8007c02 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8007bfe:	2303      	movs	r3, #3
 8007c00:	e105      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c02:	4b0b      	ldr	r3, [pc, #44]	; (8007c30 <HAL_RCC_OscConfig+0x570>)
 8007c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d0ed      	beq.n	8007bec <HAL_RCC_OscConfig+0x52c>
 8007c10:	e019      	b.n	8007c46 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c12:	f7fb fc85 	bl	8003520 <HAL_GetTick>
 8007c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007c18:	e00e      	b.n	8007c38 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c1a:	f7fb fc81 	bl	8003520 <HAL_GetTick>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	1ad3      	subs	r3, r2, r3
 8007c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d905      	bls.n	8007c38 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e0ee      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
 8007c30:	40021000 	.word	0x40021000
 8007c34:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007c38:	4b77      	ldr	r3, [pc, #476]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c3e:	f003 0302 	and.w	r3, r3, #2
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1e9      	bne.n	8007c1a <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007c46:	7ffb      	ldrb	r3, [r7, #31]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d105      	bne.n	8007c58 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c4c:	4b72      	ldr	r3, [pc, #456]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c50:	4a71      	ldr	r2, [pc, #452]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007c52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c56:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 80d5 	beq.w	8007e0c <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	2b0c      	cmp	r3, #12
 8007c66:	f000 808e 	beq.w	8007d86 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d15b      	bne.n	8007d2a <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c72:	4b69      	ldr	r3, [pc, #420]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a68      	ldr	r2, [pc, #416]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007c78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c7e:	f7fb fc4f 	bl	8003520 <HAL_GetTick>
 8007c82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c84:	e008      	b.n	8007c98 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c86:	f7fb fc4b 	bl	8003520 <HAL_GetTick>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	2b02      	cmp	r3, #2
 8007c92:	d901      	bls.n	8007c98 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8007c94:	2303      	movs	r3, #3
 8007c96:	e0ba      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c98:	4b5f      	ldr	r3, [pc, #380]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d1f0      	bne.n	8007c86 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ca4:	4b5c      	ldr	r3, [pc, #368]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007ca6:	68da      	ldr	r2, [r3, #12]
 8007ca8:	4b5c      	ldr	r3, [pc, #368]	; (8007e1c <HAL_RCC_OscConfig+0x75c>)
 8007caa:	4013      	ands	r3, r2
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007cb4:	3a01      	subs	r2, #1
 8007cb6:	0112      	lsls	r2, r2, #4
 8007cb8:	4311      	orrs	r1, r2
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007cbe:	0212      	lsls	r2, r2, #8
 8007cc0:	4311      	orrs	r1, r2
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007cc6:	0852      	lsrs	r2, r2, #1
 8007cc8:	3a01      	subs	r2, #1
 8007cca:	0552      	lsls	r2, r2, #21
 8007ccc:	4311      	orrs	r1, r2
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007cd2:	0852      	lsrs	r2, r2, #1
 8007cd4:	3a01      	subs	r2, #1
 8007cd6:	0652      	lsls	r2, r2, #25
 8007cd8:	4311      	orrs	r1, r2
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007cde:	0912      	lsrs	r2, r2, #4
 8007ce0:	0452      	lsls	r2, r2, #17
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	494c      	ldr	r1, [pc, #304]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cea:	4b4b      	ldr	r3, [pc, #300]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a4a      	ldr	r2, [pc, #296]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007cf0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007cf4:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007cf6:	4b48      	ldr	r3, [pc, #288]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	4a47      	ldr	r2, [pc, #284]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007cfc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d00:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d02:	f7fb fc0d 	bl	8003520 <HAL_GetTick>
 8007d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d08:	e008      	b.n	8007d1c <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d0a:	f7fb fc09 	bl	8003520 <HAL_GetTick>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	1ad3      	subs	r3, r2, r3
 8007d14:	2b02      	cmp	r3, #2
 8007d16:	d901      	bls.n	8007d1c <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8007d18:	2303      	movs	r3, #3
 8007d1a:	e078      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d1c:	4b3e      	ldr	r3, [pc, #248]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d0f0      	beq.n	8007d0a <HAL_RCC_OscConfig+0x64a>
 8007d28:	e070      	b.n	8007e0c <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d2a:	4b3b      	ldr	r3, [pc, #236]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a3a      	ldr	r2, [pc, #232]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d34:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8007d36:	4b38      	ldr	r3, [pc, #224]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d105      	bne.n	8007d4e <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007d42:	4b35      	ldr	r3, [pc, #212]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	4a34      	ldr	r2, [pc, #208]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d48:	f023 0303 	bic.w	r3, r3, #3
 8007d4c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007d4e:	4b32      	ldr	r3, [pc, #200]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	4a31      	ldr	r2, [pc, #196]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d54:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007d58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d5c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d5e:	f7fb fbdf 	bl	8003520 <HAL_GetTick>
 8007d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d64:	e008      	b.n	8007d78 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d66:	f7fb fbdb 	bl	8003520 <HAL_GetTick>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	1ad3      	subs	r3, r2, r3
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d901      	bls.n	8007d78 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8007d74:	2303      	movs	r3, #3
 8007d76:	e04a      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d78:	4b27      	ldr	r3, [pc, #156]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d1f0      	bne.n	8007d66 <HAL_RCC_OscConfig+0x6a6>
 8007d84:	e042      	b.n	8007e0c <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d101      	bne.n	8007d92 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e03d      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8007d92:	4b21      	ldr	r3, [pc, #132]	; (8007e18 <HAL_RCC_OscConfig+0x758>)
 8007d94:	68db      	ldr	r3, [r3, #12]
 8007d96:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	f003 0203 	and.w	r2, r3, #3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d130      	bne.n	8007e08 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db0:	3b01      	subs	r3, #1
 8007db2:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d127      	bne.n	8007e08 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dc2:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d11f      	bne.n	8007e08 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007dd2:	2a07      	cmp	r2, #7
 8007dd4:	bf14      	ite	ne
 8007dd6:	2201      	movne	r2, #1
 8007dd8:	2200      	moveq	r2, #0
 8007dda:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d113      	bne.n	8007e08 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dea:	085b      	lsrs	r3, r3, #1
 8007dec:	3b01      	subs	r3, #1
 8007dee:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d109      	bne.n	8007e08 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfe:	085b      	lsrs	r3, r3, #1
 8007e00:	3b01      	subs	r3, #1
 8007e02:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d001      	beq.n	8007e0c <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e000      	b.n	8007e0e <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8007e0c:	2300      	movs	r3, #0
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3720      	adds	r7, #32
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	40021000 	.word	0x40021000
 8007e1c:	f99d808c 	.word	0xf99d808c

08007e20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d101      	bne.n	8007e34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	e0c8      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007e34:	4b66      	ldr	r3, [pc, #408]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f003 0307 	and.w	r3, r3, #7
 8007e3c:	683a      	ldr	r2, [r7, #0]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d910      	bls.n	8007e64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e42:	4b63      	ldr	r3, [pc, #396]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f023 0207 	bic.w	r2, r3, #7
 8007e4a:	4961      	ldr	r1, [pc, #388]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e52:	4b5f      	ldr	r3, [pc, #380]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	683a      	ldr	r2, [r7, #0]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d001      	beq.n	8007e64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e0b0      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f003 0301 	and.w	r3, r3, #1
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d04c      	beq.n	8007f0a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	2b03      	cmp	r3, #3
 8007e76:	d107      	bne.n	8007e88 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e78:	4b56      	ldr	r3, [pc, #344]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d121      	bne.n	8007ec8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e09e      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d107      	bne.n	8007ea0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e90:	4b50      	ldr	r3, [pc, #320]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d115      	bne.n	8007ec8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e092      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d107      	bne.n	8007eb8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007ea8:	4b4a      	ldr	r3, [pc, #296]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d109      	bne.n	8007ec8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e086      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007eb8:	4b46      	ldr	r3, [pc, #280]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e07e      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007ec8:	4b42      	ldr	r3, [pc, #264]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f023 0203 	bic.w	r2, r3, #3
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	493f      	ldr	r1, [pc, #252]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007eda:	f7fb fb21 	bl	8003520 <HAL_GetTick>
 8007ede:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ee0:	e00a      	b.n	8007ef8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ee2:	f7fb fb1d 	bl	8003520 <HAL_GetTick>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	1ad3      	subs	r3, r2, r3
 8007eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d901      	bls.n	8007ef8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007ef4:	2303      	movs	r3, #3
 8007ef6:	e066      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ef8:	4b36      	ldr	r3, [pc, #216]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	f003 020c 	and.w	r2, r3, #12
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d1eb      	bne.n	8007ee2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f003 0302 	and.w	r3, r3, #2
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d008      	beq.n	8007f28 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f16:	4b2f      	ldr	r3, [pc, #188]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	492c      	ldr	r1, [pc, #176]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007f24:	4313      	orrs	r3, r2
 8007f26:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007f28:	4b29      	ldr	r3, [pc, #164]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 0307 	and.w	r3, r3, #7
 8007f30:	683a      	ldr	r2, [r7, #0]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d210      	bcs.n	8007f58 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f36:	4b26      	ldr	r3, [pc, #152]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f023 0207 	bic.w	r2, r3, #7
 8007f3e:	4924      	ldr	r1, [pc, #144]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f46:	4b22      	ldr	r3, [pc, #136]	; (8007fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f003 0307 	and.w	r3, r3, #7
 8007f4e:	683a      	ldr	r2, [r7, #0]
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d001      	beq.n	8007f58 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007f54:	2301      	movs	r3, #1
 8007f56:	e036      	b.n	8007fc6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f003 0304 	and.w	r3, r3, #4
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d008      	beq.n	8007f76 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f64:	4b1b      	ldr	r3, [pc, #108]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	4918      	ldr	r1, [pc, #96]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007f72:	4313      	orrs	r3, r2
 8007f74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f003 0308 	and.w	r3, r3, #8
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d009      	beq.n	8007f96 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f82:	4b14      	ldr	r3, [pc, #80]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	00db      	lsls	r3, r3, #3
 8007f90:	4910      	ldr	r1, [pc, #64]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007f92:	4313      	orrs	r3, r2
 8007f94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f96:	f000 f825 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8007f9a:	4601      	mov	r1, r0
 8007f9c:	4b0d      	ldr	r3, [pc, #52]	; (8007fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	091b      	lsrs	r3, r3, #4
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	4a0c      	ldr	r2, [pc, #48]	; (8007fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8007fa8:	5cd3      	ldrb	r3, [r2, r3]
 8007faa:	f003 031f 	and.w	r3, r3, #31
 8007fae:	fa21 f303 	lsr.w	r3, r1, r3
 8007fb2:	4a0a      	ldr	r2, [pc, #40]	; (8007fdc <HAL_RCC_ClockConfig+0x1bc>)
 8007fb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007fb6:	4b0a      	ldr	r3, [pc, #40]	; (8007fe0 <HAL_RCC_ClockConfig+0x1c0>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f7fb fa64 	bl	8003488 <HAL_InitTick>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	72fb      	strb	r3, [r7, #11]

  return status;
 8007fc4:	7afb      	ldrb	r3, [r7, #11]
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3710      	adds	r7, #16
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	40022000 	.word	0x40022000
 8007fd4:	40021000 	.word	0x40021000
 8007fd8:	08010b20 	.word	0x08010b20
 8007fdc:	20000008 	.word	0x20000008
 8007fe0:	20000020 	.word	0x20000020

08007fe4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b089      	sub	sp, #36	; 0x24
 8007fe8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007fea:	2300      	movs	r3, #0
 8007fec:	61fb      	str	r3, [r7, #28]
 8007fee:	2300      	movs	r3, #0
 8007ff0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ff2:	4b3d      	ldr	r3, [pc, #244]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	f003 030c 	and.w	r3, r3, #12
 8007ffa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ffc:	4b3a      	ldr	r3, [pc, #232]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8007ffe:	68db      	ldr	r3, [r3, #12]
 8008000:	f003 0303 	and.w	r3, r3, #3
 8008004:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d005      	beq.n	8008018 <HAL_RCC_GetSysClockFreq+0x34>
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	2b0c      	cmp	r3, #12
 8008010:	d121      	bne.n	8008056 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d11e      	bne.n	8008056 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008018:	4b33      	ldr	r3, [pc, #204]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 0308 	and.w	r3, r3, #8
 8008020:	2b00      	cmp	r3, #0
 8008022:	d107      	bne.n	8008034 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008024:	4b30      	ldr	r3, [pc, #192]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8008026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800802a:	0a1b      	lsrs	r3, r3, #8
 800802c:	f003 030f 	and.w	r3, r3, #15
 8008030:	61fb      	str	r3, [r7, #28]
 8008032:	e005      	b.n	8008040 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008034:	4b2c      	ldr	r3, [pc, #176]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	091b      	lsrs	r3, r3, #4
 800803a:	f003 030f 	and.w	r3, r3, #15
 800803e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008040:	4a2a      	ldr	r2, [pc, #168]	; (80080ec <HAL_RCC_GetSysClockFreq+0x108>)
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008048:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10d      	bne.n	800806c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008050:	69fb      	ldr	r3, [r7, #28]
 8008052:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008054:	e00a      	b.n	800806c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	2b04      	cmp	r3, #4
 800805a:	d102      	bne.n	8008062 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800805c:	4b24      	ldr	r3, [pc, #144]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800805e:	61bb      	str	r3, [r7, #24]
 8008060:	e004      	b.n	800806c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	2b08      	cmp	r3, #8
 8008066:	d101      	bne.n	800806c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008068:	4b22      	ldr	r3, [pc, #136]	; (80080f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800806a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	2b0c      	cmp	r3, #12
 8008070:	d133      	bne.n	80080da <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008072:	4b1d      	ldr	r3, [pc, #116]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	f003 0303 	and.w	r3, r3, #3
 800807a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	2b02      	cmp	r3, #2
 8008080:	d002      	beq.n	8008088 <HAL_RCC_GetSysClockFreq+0xa4>
 8008082:	2b03      	cmp	r3, #3
 8008084:	d003      	beq.n	800808e <HAL_RCC_GetSysClockFreq+0xaa>
 8008086:	e005      	b.n	8008094 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008088:	4b19      	ldr	r3, [pc, #100]	; (80080f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800808a:	617b      	str	r3, [r7, #20]
      break;
 800808c:	e005      	b.n	800809a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800808e:	4b19      	ldr	r3, [pc, #100]	; (80080f4 <HAL_RCC_GetSysClockFreq+0x110>)
 8008090:	617b      	str	r3, [r7, #20]
      break;
 8008092:	e002      	b.n	800809a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	617b      	str	r3, [r7, #20]
      break;
 8008098:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800809a:	4b13      	ldr	r3, [pc, #76]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	091b      	lsrs	r3, r3, #4
 80080a0:	f003 0307 	and.w	r3, r3, #7
 80080a4:	3301      	adds	r3, #1
 80080a6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80080a8:	4b0f      	ldr	r3, [pc, #60]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	0a1b      	lsrs	r3, r3, #8
 80080ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	fb02 f203 	mul.w	r2, r2, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80080be:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80080c0:	4b09      	ldr	r3, [pc, #36]	; (80080e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	0e5b      	lsrs	r3, r3, #25
 80080c6:	f003 0303 	and.w	r3, r3, #3
 80080ca:	3301      	adds	r3, #1
 80080cc:	005b      	lsls	r3, r3, #1
 80080ce:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80080d8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80080da:	69bb      	ldr	r3, [r7, #24]
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3724      	adds	r7, #36	; 0x24
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr
 80080e8:	40021000 	.word	0x40021000
 80080ec:	08010b38 	.word	0x08010b38
 80080f0:	00f42400 	.word	0x00f42400
 80080f4:	007a1200 	.word	0x007a1200

080080f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80080f8:	b480      	push	{r7}
 80080fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80080fc:	4b03      	ldr	r3, [pc, #12]	; (800810c <HAL_RCC_GetHCLKFreq+0x14>)
 80080fe:	681b      	ldr	r3, [r3, #0]
}
 8008100:	4618      	mov	r0, r3
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	20000008 	.word	0x20000008

08008110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008114:	f7ff fff0 	bl	80080f8 <HAL_RCC_GetHCLKFreq>
 8008118:	4601      	mov	r1, r0
 800811a:	4b06      	ldr	r3, [pc, #24]	; (8008134 <HAL_RCC_GetPCLK1Freq+0x24>)
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	0a1b      	lsrs	r3, r3, #8
 8008120:	f003 0307 	and.w	r3, r3, #7
 8008124:	4a04      	ldr	r2, [pc, #16]	; (8008138 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008126:	5cd3      	ldrb	r3, [r2, r3]
 8008128:	f003 031f 	and.w	r3, r3, #31
 800812c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008130:	4618      	mov	r0, r3
 8008132:	bd80      	pop	{r7, pc}
 8008134:	40021000 	.word	0x40021000
 8008138:	08010b30 	.word	0x08010b30

0800813c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008140:	f7ff ffda 	bl	80080f8 <HAL_RCC_GetHCLKFreq>
 8008144:	4601      	mov	r1, r0
 8008146:	4b06      	ldr	r3, [pc, #24]	; (8008160 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	0adb      	lsrs	r3, r3, #11
 800814c:	f003 0307 	and.w	r3, r3, #7
 8008150:	4a04      	ldr	r2, [pc, #16]	; (8008164 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008152:	5cd3      	ldrb	r3, [r2, r3]
 8008154:	f003 031f 	and.w	r3, r3, #31
 8008158:	fa21 f303 	lsr.w	r3, r1, r3
}
 800815c:	4618      	mov	r0, r3
 800815e:	bd80      	pop	{r7, pc}
 8008160:	40021000 	.word	0x40021000
 8008164:	08010b30 	.word	0x08010b30

08008168 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b086      	sub	sp, #24
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008170:	2300      	movs	r3, #0
 8008172:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008174:	4b2a      	ldr	r3, [pc, #168]	; (8008220 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800817c:	2b00      	cmp	r3, #0
 800817e:	d003      	beq.n	8008188 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008180:	f7ff f962 	bl	8007448 <HAL_PWREx_GetVoltageRange>
 8008184:	6178      	str	r0, [r7, #20]
 8008186:	e014      	b.n	80081b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008188:	4b25      	ldr	r3, [pc, #148]	; (8008220 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800818a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800818c:	4a24      	ldr	r2, [pc, #144]	; (8008220 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800818e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008192:	6593      	str	r3, [r2, #88]	; 0x58
 8008194:	4b22      	ldr	r3, [pc, #136]	; (8008220 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800819c:	60fb      	str	r3, [r7, #12]
 800819e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80081a0:	f7ff f952 	bl	8007448 <HAL_PWREx_GetVoltageRange>
 80081a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80081a6:	4b1e      	ldr	r3, [pc, #120]	; (8008220 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081aa:	4a1d      	ldr	r2, [pc, #116]	; (8008220 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80081ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081b0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081b8:	d10b      	bne.n	80081d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b80      	cmp	r3, #128	; 0x80
 80081be:	d919      	bls.n	80081f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2ba0      	cmp	r3, #160	; 0xa0
 80081c4:	d902      	bls.n	80081cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80081c6:	2302      	movs	r3, #2
 80081c8:	613b      	str	r3, [r7, #16]
 80081ca:	e013      	b.n	80081f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80081cc:	2301      	movs	r3, #1
 80081ce:	613b      	str	r3, [r7, #16]
 80081d0:	e010      	b.n	80081f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2b80      	cmp	r3, #128	; 0x80
 80081d6:	d902      	bls.n	80081de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80081d8:	2303      	movs	r3, #3
 80081da:	613b      	str	r3, [r7, #16]
 80081dc:	e00a      	b.n	80081f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2b80      	cmp	r3, #128	; 0x80
 80081e2:	d102      	bne.n	80081ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80081e4:	2302      	movs	r3, #2
 80081e6:	613b      	str	r3, [r7, #16]
 80081e8:	e004      	b.n	80081f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2b70      	cmp	r3, #112	; 0x70
 80081ee:	d101      	bne.n	80081f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80081f0:	2301      	movs	r3, #1
 80081f2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80081f4:	4b0b      	ldr	r3, [pc, #44]	; (8008224 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f023 0207 	bic.w	r2, r3, #7
 80081fc:	4909      	ldr	r1, [pc, #36]	; (8008224 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	4313      	orrs	r3, r2
 8008202:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008204:	4b07      	ldr	r3, [pc, #28]	; (8008224 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 0307 	and.w	r3, r3, #7
 800820c:	693a      	ldr	r2, [r7, #16]
 800820e:	429a      	cmp	r2, r3
 8008210:	d001      	beq.n	8008216 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e000      	b.n	8008218 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008216:	2300      	movs	r3, #0
}
 8008218:	4618      	mov	r0, r3
 800821a:	3718      	adds	r7, #24
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	40021000 	.word	0x40021000
 8008224:	40022000 	.word	0x40022000

08008228 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b086      	sub	sp, #24
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008230:	2300      	movs	r3, #0
 8008232:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008234:	2300      	movs	r3, #0
 8008236:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008240:	2b00      	cmp	r3, #0
 8008242:	d03f      	beq.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008248:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800824c:	d01c      	beq.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800824e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008252:	d802      	bhi.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8008254:	2b00      	cmp	r3, #0
 8008256:	d00e      	beq.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8008258:	e01f      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x72>
 800825a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800825e:	d003      	beq.n	8008268 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8008260:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008264:	d01c      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8008266:	e018      	b.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008268:	4b85      	ldr	r3, [pc, #532]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	4a84      	ldr	r2, [pc, #528]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800826e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008272:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008274:	e015      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	3304      	adds	r3, #4
 800827a:	2100      	movs	r1, #0
 800827c:	4618      	mov	r0, r3
 800827e:	f000 ff41 	bl	8009104 <RCCEx_PLLSAI1_Config>
 8008282:	4603      	mov	r3, r0
 8008284:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008286:	e00c      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	3320      	adds	r3, #32
 800828c:	2100      	movs	r1, #0
 800828e:	4618      	mov	r0, r3
 8008290:	f001 f828 	bl	80092e4 <RCCEx_PLLSAI2_Config>
 8008294:	4603      	mov	r3, r0
 8008296:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008298:	e003      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	74fb      	strb	r3, [r7, #19]
      break;
 800829e:	e000      	b.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80082a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082a2:	7cfb      	ldrb	r3, [r7, #19]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d10b      	bne.n	80082c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80082a8:	4b75      	ldr	r3, [pc, #468]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80082aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082b6:	4972      	ldr	r1, [pc, #456]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80082be:	e001      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082c0:	7cfb      	ldrb	r3, [r7, #19]
 80082c2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d03f      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082d8:	d01c      	beq.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80082da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082de:	d802      	bhi.n	80082e6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d00e      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80082e4:	e01f      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80082e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082ea:	d003      	beq.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80082ec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80082f0:	d01c      	beq.n	800832c <HAL_RCCEx_PeriphCLKConfig+0x104>
 80082f2:	e018      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80082f4:	4b62      	ldr	r3, [pc, #392]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	4a61      	ldr	r2, [pc, #388]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80082fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008300:	e015      	b.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	3304      	adds	r3, #4
 8008306:	2100      	movs	r1, #0
 8008308:	4618      	mov	r0, r3
 800830a:	f000 fefb 	bl	8009104 <RCCEx_PLLSAI1_Config>
 800830e:	4603      	mov	r3, r0
 8008310:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008312:	e00c      	b.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	3320      	adds	r3, #32
 8008318:	2100      	movs	r1, #0
 800831a:	4618      	mov	r0, r3
 800831c:	f000 ffe2 	bl	80092e4 <RCCEx_PLLSAI2_Config>
 8008320:	4603      	mov	r3, r0
 8008322:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008324:	e003      	b.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008326:	2301      	movs	r3, #1
 8008328:	74fb      	strb	r3, [r7, #19]
      break;
 800832a:	e000      	b.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800832c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800832e:	7cfb      	ldrb	r3, [r7, #19]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d10b      	bne.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008334:	4b52      	ldr	r3, [pc, #328]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800833a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008342:	494f      	ldr	r1, [pc, #316]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008344:	4313      	orrs	r3, r2
 8008346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800834a:	e001      	b.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800834c:	7cfb      	ldrb	r3, [r7, #19]
 800834e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008358:	2b00      	cmp	r3, #0
 800835a:	f000 80a0 	beq.w	800849e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800835e:	2300      	movs	r3, #0
 8008360:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008362:	4b47      	ldr	r3, [pc, #284]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d101      	bne.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800836e:	2301      	movs	r3, #1
 8008370:	e000      	b.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8008372:	2300      	movs	r3, #0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00d      	beq.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008378:	4b41      	ldr	r3, [pc, #260]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800837a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800837c:	4a40      	ldr	r2, [pc, #256]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800837e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008382:	6593      	str	r3, [r2, #88]	; 0x58
 8008384:	4b3e      	ldr	r3, [pc, #248]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800838c:	60bb      	str	r3, [r7, #8]
 800838e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008390:	2301      	movs	r3, #1
 8008392:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008394:	4b3b      	ldr	r3, [pc, #236]	; (8008484 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a3a      	ldr	r2, [pc, #232]	; (8008484 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800839a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800839e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80083a0:	f7fb f8be 	bl	8003520 <HAL_GetTick>
 80083a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80083a6:	e009      	b.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083a8:	f7fb f8ba 	bl	8003520 <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d902      	bls.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	74fb      	strb	r3, [r7, #19]
        break;
 80083ba:	e005      	b.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80083bc:	4b31      	ldr	r3, [pc, #196]	; (8008484 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d0ef      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80083c8:	7cfb      	ldrb	r3, [r7, #19]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d15c      	bne.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80083ce:	4b2c      	ldr	r3, [pc, #176]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80083d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d01f      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083e6:	697a      	ldr	r2, [r7, #20]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d019      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80083ec:	4b24      	ldr	r3, [pc, #144]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80083ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80083f8:	4b21      	ldr	r3, [pc, #132]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80083fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083fe:	4a20      	ldr	r2, [pc, #128]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008408:	4b1d      	ldr	r3, [pc, #116]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800840a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800840e:	4a1c      	ldr	r2, [pc, #112]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008414:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008418:	4a19      	ldr	r2, [pc, #100]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b00      	cmp	r3, #0
 8008428:	d016      	beq.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800842a:	f7fb f879 	bl	8003520 <HAL_GetTick>
 800842e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008430:	e00b      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008432:	f7fb f875 	bl	8003520 <HAL_GetTick>
 8008436:	4602      	mov	r2, r0
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	1ad3      	subs	r3, r2, r3
 800843c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008440:	4293      	cmp	r3, r2
 8008442:	d902      	bls.n	800844a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8008444:	2303      	movs	r3, #3
 8008446:	74fb      	strb	r3, [r7, #19]
            break;
 8008448:	e006      	b.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800844a:	4b0d      	ldr	r3, [pc, #52]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800844c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d0ec      	beq.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8008458:	7cfb      	ldrb	r3, [r7, #19]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10c      	bne.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800845e:	4b08      	ldr	r3, [pc, #32]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008464:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800846e:	4904      	ldr	r1, [pc, #16]	; (8008480 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008470:	4313      	orrs	r3, r2
 8008472:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008476:	e009      	b.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008478:	7cfb      	ldrb	r3, [r7, #19]
 800847a:	74bb      	strb	r3, [r7, #18]
 800847c:	e006      	b.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x264>
 800847e:	bf00      	nop
 8008480:	40021000 	.word	0x40021000
 8008484:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008488:	7cfb      	ldrb	r3, [r7, #19]
 800848a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800848c:	7c7b      	ldrb	r3, [r7, #17]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d105      	bne.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008492:	4b9e      	ldr	r3, [pc, #632]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008496:	4a9d      	ldr	r2, [pc, #628]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800849c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00a      	beq.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80084aa:	4b98      	ldr	r3, [pc, #608]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80084ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084b0:	f023 0203 	bic.w	r2, r3, #3
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b8:	4994      	ldr	r1, [pc, #592]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80084ba:	4313      	orrs	r3, r2
 80084bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0302 	and.w	r3, r3, #2
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00a      	beq.n	80084e2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80084cc:	4b8f      	ldr	r3, [pc, #572]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80084ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084d2:	f023 020c 	bic.w	r2, r3, #12
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084da:	498c      	ldr	r1, [pc, #560]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80084dc:	4313      	orrs	r3, r2
 80084de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f003 0304 	and.w	r3, r3, #4
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00a      	beq.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80084ee:	4b87      	ldr	r3, [pc, #540]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80084f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fc:	4983      	ldr	r1, [pc, #524]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80084fe:	4313      	orrs	r3, r2
 8008500:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f003 0308 	and.w	r3, r3, #8
 800850c:	2b00      	cmp	r3, #0
 800850e:	d00a      	beq.n	8008526 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008510:	4b7e      	ldr	r3, [pc, #504]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008516:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800851e:	497b      	ldr	r1, [pc, #492]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008520:	4313      	orrs	r3, r2
 8008522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f003 0310 	and.w	r3, r3, #16
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00a      	beq.n	8008548 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008532:	4b76      	ldr	r3, [pc, #472]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008538:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008540:	4972      	ldr	r1, [pc, #456]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008542:	4313      	orrs	r3, r2
 8008544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f003 0320 	and.w	r3, r3, #32
 8008550:	2b00      	cmp	r3, #0
 8008552:	d00a      	beq.n	800856a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008554:	4b6d      	ldr	r3, [pc, #436]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800855a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008562:	496a      	ldr	r1, [pc, #424]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008564:	4313      	orrs	r3, r2
 8008566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008572:	2b00      	cmp	r3, #0
 8008574:	d00a      	beq.n	800858c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008576:	4b65      	ldr	r3, [pc, #404]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800857c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008584:	4961      	ldr	r1, [pc, #388]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008586:	4313      	orrs	r3, r2
 8008588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00a      	beq.n	80085ae <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008598:	4b5c      	ldr	r3, [pc, #368]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800859a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800859e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085a6:	4959      	ldr	r1, [pc, #356]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80085a8:	4313      	orrs	r3, r2
 80085aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00a      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80085ba:	4b54      	ldr	r3, [pc, #336]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80085bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085c8:	4950      	ldr	r1, [pc, #320]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80085ca:	4313      	orrs	r3, r2
 80085cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d00a      	beq.n	80085f2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80085dc:	4b4b      	ldr	r3, [pc, #300]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80085de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085ea:	4948      	ldr	r1, [pc, #288]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80085ec:	4313      	orrs	r3, r2
 80085ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00a      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80085fe:	4b43      	ldr	r3, [pc, #268]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008604:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800860c:	493f      	ldr	r1, [pc, #252]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800860e:	4313      	orrs	r3, r2
 8008610:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800861c:	2b00      	cmp	r3, #0
 800861e:	d028      	beq.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008620:	4b3a      	ldr	r3, [pc, #232]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008626:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800862e:	4937      	ldr	r1, [pc, #220]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008630:	4313      	orrs	r3, r2
 8008632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800863a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800863e:	d106      	bne.n	800864e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008640:	4b32      	ldr	r3, [pc, #200]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	4a31      	ldr	r2, [pc, #196]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008646:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800864a:	60d3      	str	r3, [r2, #12]
 800864c:	e011      	b.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008652:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008656:	d10c      	bne.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3304      	adds	r3, #4
 800865c:	2101      	movs	r1, #1
 800865e:	4618      	mov	r0, r3
 8008660:	f000 fd50 	bl	8009104 <RCCEx_PLLSAI1_Config>
 8008664:	4603      	mov	r3, r0
 8008666:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008668:	7cfb      	ldrb	r3, [r7, #19]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d001      	beq.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800866e:	7cfb      	ldrb	r3, [r7, #19]
 8008670:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800867a:	2b00      	cmp	r3, #0
 800867c:	d028      	beq.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800867e:	4b23      	ldr	r3, [pc, #140]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008684:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800868c:	491f      	ldr	r1, [pc, #124]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800868e:	4313      	orrs	r3, r2
 8008690:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008698:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800869c:	d106      	bne.n	80086ac <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800869e:	4b1b      	ldr	r3, [pc, #108]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	4a1a      	ldr	r2, [pc, #104]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80086a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086a8:	60d3      	str	r3, [r2, #12]
 80086aa:	e011      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80086b4:	d10c      	bne.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	3304      	adds	r3, #4
 80086ba:	2101      	movs	r1, #1
 80086bc:	4618      	mov	r0, r3
 80086be:	f000 fd21 	bl	8009104 <RCCEx_PLLSAI1_Config>
 80086c2:	4603      	mov	r3, r0
 80086c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80086c6:	7cfb      	ldrb	r3, [r7, #19]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d001      	beq.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80086cc:	7cfb      	ldrb	r3, [r7, #19]
 80086ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d02b      	beq.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80086dc:	4b0b      	ldr	r3, [pc, #44]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80086de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086ea:	4908      	ldr	r1, [pc, #32]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80086ec:	4313      	orrs	r3, r2
 80086ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086fa:	d109      	bne.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086fc:	4b03      	ldr	r3, [pc, #12]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	4a02      	ldr	r2, [pc, #8]	; (800870c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008702:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008706:	60d3      	str	r3, [r2, #12]
 8008708:	e014      	b.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800870a:	bf00      	nop
 800870c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008714:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008718:	d10c      	bne.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	3304      	adds	r3, #4
 800871e:	2101      	movs	r1, #1
 8008720:	4618      	mov	r0, r3
 8008722:	f000 fcef 	bl	8009104 <RCCEx_PLLSAI1_Config>
 8008726:	4603      	mov	r3, r0
 8008728:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800872a:	7cfb      	ldrb	r3, [r7, #19]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d001      	beq.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8008730:	7cfb      	ldrb	r3, [r7, #19]
 8008732:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d02f      	beq.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008740:	4b2b      	ldr	r3, [pc, #172]	; (80087f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008746:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800874e:	4928      	ldr	r1, [pc, #160]	; (80087f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008750:	4313      	orrs	r3, r2
 8008752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800875a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800875e:	d10d      	bne.n	800877c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	3304      	adds	r3, #4
 8008764:	2102      	movs	r1, #2
 8008766:	4618      	mov	r0, r3
 8008768:	f000 fccc 	bl	8009104 <RCCEx_PLLSAI1_Config>
 800876c:	4603      	mov	r3, r0
 800876e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008770:	7cfb      	ldrb	r3, [r7, #19]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d014      	beq.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8008776:	7cfb      	ldrb	r3, [r7, #19]
 8008778:	74bb      	strb	r3, [r7, #18]
 800877a:	e011      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008780:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008784:	d10c      	bne.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	3320      	adds	r3, #32
 800878a:	2102      	movs	r1, #2
 800878c:	4618      	mov	r0, r3
 800878e:	f000 fda9 	bl	80092e4 <RCCEx_PLLSAI2_Config>
 8008792:	4603      	mov	r3, r0
 8008794:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008796:	7cfb      	ldrb	r3, [r7, #19]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d001      	beq.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800879c:	7cfb      	ldrb	r3, [r7, #19]
 800879e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00a      	beq.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80087ac:	4b10      	ldr	r3, [pc, #64]	; (80087f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80087ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087b2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087ba:	490d      	ldr	r1, [pc, #52]	; (80087f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80087bc:	4313      	orrs	r3, r2
 80087be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00b      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80087ce:	4b08      	ldr	r3, [pc, #32]	; (80087f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80087d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80087de:	4904      	ldr	r1, [pc, #16]	; (80087f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80087e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3718      	adds	r7, #24
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}
 80087f0:	40021000 	.word	0x40021000

080087f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b088      	sub	sp, #32
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80087fc:	2300      	movs	r3, #0
 80087fe:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008806:	d137      	bne.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008808:	4bb8      	ldr	r3, [pc, #736]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800880a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800880e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008812:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800881a:	d014      	beq.n	8008846 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800881c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008820:	d01e      	beq.n	8008860 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8008822:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008826:	d001      	beq.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8008828:	f000 bc53 	b.w	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800882c:	4baf      	ldr	r3, [pc, #700]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800882e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008832:	f003 0302 	and.w	r3, r3, #2
 8008836:	2b02      	cmp	r3, #2
 8008838:	f040 8446 	bne.w	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 800883c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008840:	61fb      	str	r3, [r7, #28]
      break;
 8008842:	f000 bc41 	b.w	80090c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008846:	4ba9      	ldr	r3, [pc, #676]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008848:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800884c:	f003 0302 	and.w	r3, r3, #2
 8008850:	2b02      	cmp	r3, #2
 8008852:	f040 843b 	bne.w	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 8008856:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800885a:	61fb      	str	r3, [r7, #28]
      break;
 800885c:	f000 bc36 	b.w	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008860:	4ba2      	ldr	r3, [pc, #648]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008868:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800886c:	f040 8430 	bne.w	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 8008870:	4b9f      	ldr	r3, [pc, #636]	; (8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8008872:	61fb      	str	r3, [r7, #28]
      break;
 8008874:	f000 bc2c 	b.w	80090d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008878:	4b9c      	ldr	r3, [pc, #624]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800887a:	68db      	ldr	r3, [r3, #12]
 800887c:	f003 0303 	and.w	r3, r3, #3
 8008880:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	2b02      	cmp	r3, #2
 8008886:	d023      	beq.n	80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008888:	2b03      	cmp	r3, #3
 800888a:	d02e      	beq.n	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800888c:	2b01      	cmp	r3, #1
 800888e:	d139      	bne.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008890:	4b96      	ldr	r3, [pc, #600]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 0302 	and.w	r3, r3, #2
 8008898:	2b02      	cmp	r3, #2
 800889a:	d116      	bne.n	80088ca <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800889c:	4b93      	ldr	r3, [pc, #588]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f003 0308 	and.w	r3, r3, #8
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d005      	beq.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 80088a8:	4b90      	ldr	r3, [pc, #576]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	091b      	lsrs	r3, r3, #4
 80088ae:	f003 030f 	and.w	r3, r3, #15
 80088b2:	e005      	b.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80088b4:	4b8d      	ldr	r3, [pc, #564]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80088b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80088ba:	0a1b      	lsrs	r3, r3, #8
 80088bc:	f003 030f 	and.w	r3, r3, #15
 80088c0:	4a8c      	ldr	r2, [pc, #560]	; (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80088c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088c6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80088c8:	e01f      	b.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80088ca:	2300      	movs	r3, #0
 80088cc:	61bb      	str	r3, [r7, #24]
      break;
 80088ce:	e01c      	b.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80088d0:	4b86      	ldr	r3, [pc, #536]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088dc:	d102      	bne.n	80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 80088de:	4b86      	ldr	r3, [pc, #536]	; (8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80088e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80088e2:	e012      	b.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80088e4:	2300      	movs	r3, #0
 80088e6:	61bb      	str	r3, [r7, #24]
      break;
 80088e8:	e00f      	b.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80088ea:	4b80      	ldr	r3, [pc, #512]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088f6:	d102      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 80088f8:	4b80      	ldr	r3, [pc, #512]	; (8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80088fa:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80088fc:	e005      	b.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80088fe:	2300      	movs	r3, #0
 8008900:	61bb      	str	r3, [r7, #24]
      break;
 8008902:	e002      	b.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8008904:	2300      	movs	r3, #0
 8008906:	61bb      	str	r3, [r7, #24]
      break;
 8008908:	bf00      	nop
    }

    switch(PeriphClk)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008910:	f000 8337 	beq.w	8008f82 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8008914:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008918:	d825      	bhi.n	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 800891a:	2b10      	cmp	r3, #16
 800891c:	f000 81df 	beq.w	8008cde <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008920:	2b10      	cmp	r3, #16
 8008922:	d80f      	bhi.n	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8008924:	2b02      	cmp	r3, #2
 8008926:	f000 8128 	beq.w	8008b7a <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 800892a:	2b02      	cmp	r3, #2
 800892c:	d803      	bhi.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 800892e:	2b01      	cmp	r3, #1
 8008930:	f000 80ec 	beq.w	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8008934:	e3cd      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008936:	2b04      	cmp	r3, #4
 8008938:	f000 8169 	beq.w	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 800893c:	2b08      	cmp	r3, #8
 800893e:	f000 819a 	beq.w	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8008942:	e3c6      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008944:	2b40      	cmp	r3, #64	; 0x40
 8008946:	f000 82b3 	beq.w	8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 800894a:	2b40      	cmp	r3, #64	; 0x40
 800894c:	d803      	bhi.n	8008956 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800894e:	2b20      	cmp	r3, #32
 8008950:	f000 81fd 	beq.w	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8008954:	e3bd      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008956:	2b80      	cmp	r3, #128	; 0x80
 8008958:	f000 82cd 	beq.w	8008ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800895c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008960:	f000 82ec 	beq.w	8008f3c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8008964:	e3b5      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008966:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800896a:	f000 822d 	beq.w	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800896e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008972:	d811      	bhi.n	8008998 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8008974:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008978:	d021      	beq.n	80089be <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 800897a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800897e:	d804      	bhi.n	800898a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008984:	f000 833e 	beq.w	8009004 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8008988:	e3a3      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 800898a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800898e:	d01d      	beq.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8008990:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008994:	d021      	beq.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8008996:	e39c      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800899c:	f000 8277 	beq.w	8008e8e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 80089a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089a4:	d804      	bhi.n	80089b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80089a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089aa:	f000 8371 	beq.w	8009090 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 80089ae:	e390      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80089b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80089b4:	d011      	beq.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80089b6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80089ba:	d00e      	beq.n	80089da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 80089bc:	e389      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80089be:	69b9      	ldr	r1, [r7, #24]
 80089c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80089c4:	f000 fd68 	bl	8009498 <RCCEx_GetSAIxPeriphCLKFreq>
 80089c8:	61f8      	str	r0, [r7, #28]
      break;
 80089ca:	e382      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80089cc:	69b9      	ldr	r1, [r7, #24]
 80089ce:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80089d2:	f000 fd61 	bl	8009498 <RCCEx_GetSAIxPeriphCLKFreq>
 80089d6:	61f8      	str	r0, [r7, #28]
      break;
 80089d8:	e37b      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80089da:	4b44      	ldr	r3, [pc, #272]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80089dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089e0:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80089e4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089ec:	d023      	beq.n	8008a36 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 80089ee:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80089f2:	d003      	beq.n	80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80089f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80089f8:	d04a      	beq.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 80089fa:	e086      	b.n	8008b0a <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80089fc:	4b3b      	ldr	r3, [pc, #236]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d17b      	bne.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008a08:	4b38      	ldr	r3, [pc, #224]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f003 0308 	and.w	r3, r3, #8
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d005      	beq.n	8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8008a14:	4b35      	ldr	r3, [pc, #212]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	091b      	lsrs	r3, r3, #4
 8008a1a:	f003 030f 	and.w	r3, r3, #15
 8008a1e:	e005      	b.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8008a20:	4b32      	ldr	r3, [pc, #200]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a26:	0a1b      	lsrs	r3, r3, #8
 8008a28:	f003 030f 	and.w	r3, r3, #15
 8008a2c:	4a31      	ldr	r2, [pc, #196]	; (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8008a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a32:	61fb      	str	r3, [r7, #28]
          break;
 8008a34:	e064      	b.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008a36:	4b2d      	ldr	r3, [pc, #180]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008a42:	d15f      	bne.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8008a44:	4b29      	ldr	r3, [pc, #164]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a50:	d158      	bne.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008a52:	4b26      	ldr	r3, [pc, #152]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	0a1b      	lsrs	r3, r3, #8
 8008a58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a5c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008a5e:	69bb      	ldr	r3, [r7, #24]
 8008a60:	68fa      	ldr	r2, [r7, #12]
 8008a62:	fb02 f203 	mul.w	r2, r2, r3
 8008a66:	4b21      	ldr	r3, [pc, #132]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a68:	68db      	ldr	r3, [r3, #12]
 8008a6a:	091b      	lsrs	r3, r3, #4
 8008a6c:	f003 0307 	and.w	r3, r3, #7
 8008a70:	3301      	adds	r3, #1
 8008a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a76:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8008a78:	4b1c      	ldr	r3, [pc, #112]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	0d5b      	lsrs	r3, r3, #21
 8008a7e:	f003 0303 	and.w	r3, r3, #3
 8008a82:	3301      	adds	r3, #1
 8008a84:	005b      	lsls	r3, r3, #1
 8008a86:	69ba      	ldr	r2, [r7, #24]
 8008a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a8c:	61fb      	str	r3, [r7, #28]
          break;
 8008a8e:	e039      	b.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8008a90:	4b16      	ldr	r3, [pc, #88]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a9c:	d134      	bne.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8008a9e:	4b13      	ldr	r3, [pc, #76]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008aa0:	691b      	ldr	r3, [r3, #16]
 8008aa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008aa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008aaa:	d12d      	bne.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008aac:	4b0f      	ldr	r3, [pc, #60]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	0a1b      	lsrs	r3, r3, #8
 8008ab2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ab6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	fb02 f203 	mul.w	r2, r2, r3
 8008ac0:	4b0a      	ldr	r3, [pc, #40]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	091b      	lsrs	r3, r3, #4
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	3301      	adds	r3, #1
 8008acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8008ad2:	4b06      	ldr	r3, [pc, #24]	; (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	0d5b      	lsrs	r3, r3, #21
 8008ad8:	f003 0303 	and.w	r3, r3, #3
 8008adc:	3301      	adds	r3, #1
 8008ade:	005b      	lsls	r3, r3, #1
 8008ae0:	69ba      	ldr	r2, [r7, #24]
 8008ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ae6:	61fb      	str	r3, [r7, #28]
          break;
 8008ae8:	e00e      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8008aea:	bf00      	nop
 8008aec:	40021000 	.word	0x40021000
 8008af0:	0003d090 	.word	0x0003d090
 8008af4:	08010b38 	.word	0x08010b38
 8008af8:	00f42400 	.word	0x00f42400
 8008afc:	007a1200 	.word	0x007a1200
          break;
 8008b00:	bf00      	nop
 8008b02:	e2e6      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008b04:	bf00      	nop
 8008b06:	e2e4      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008b08:	bf00      	nop
        break;
 8008b0a:	e2e2      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008b0c:	4bac      	ldr	r3, [pc, #688]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b12:	f003 0303 	and.w	r3, r3, #3
 8008b16:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	2b03      	cmp	r3, #3
 8008b1c:	d827      	bhi.n	8008b6e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8008b1e:	a201      	add	r2, pc, #4	; (adr r2, 8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8008b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b24:	08008b35 	.word	0x08008b35
 8008b28:	08008b3d 	.word	0x08008b3d
 8008b2c:	08008b45 	.word	0x08008b45
 8008b30:	08008b59 	.word	0x08008b59
          frequency = HAL_RCC_GetPCLK2Freq();
 8008b34:	f7ff fb02 	bl	800813c <HAL_RCC_GetPCLK2Freq>
 8008b38:	61f8      	str	r0, [r7, #28]
          break;
 8008b3a:	e01d      	b.n	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b3c:	f7ff fa52 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008b40:	61f8      	str	r0, [r7, #28]
          break;
 8008b42:	e019      	b.n	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b44:	4b9e      	ldr	r3, [pc, #632]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b50:	d10f      	bne.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 8008b52:	4b9c      	ldr	r3, [pc, #624]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008b54:	61fb      	str	r3, [r7, #28]
          break;
 8008b56:	e00c      	b.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008b58:	4b99      	ldr	r3, [pc, #612]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b5e:	f003 0302 	and.w	r3, r3, #2
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	d107      	bne.n	8008b76 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8008b66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b6a:	61fb      	str	r3, [r7, #28]
          break;
 8008b6c:	e003      	b.n	8008b76 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 8008b6e:	bf00      	nop
 8008b70:	e2af      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008b72:	bf00      	nop
 8008b74:	e2ad      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008b76:	bf00      	nop
        break;
 8008b78:	e2ab      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008b7a:	4b91      	ldr	r3, [pc, #580]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b80:	f003 030c 	and.w	r3, r3, #12
 8008b84:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	2b0c      	cmp	r3, #12
 8008b8a:	d83a      	bhi.n	8008c02 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8008b8c:	a201      	add	r2, pc, #4	; (adr r2, 8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 8008b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b92:	bf00      	nop
 8008b94:	08008bc9 	.word	0x08008bc9
 8008b98:	08008c03 	.word	0x08008c03
 8008b9c:	08008c03 	.word	0x08008c03
 8008ba0:	08008c03 	.word	0x08008c03
 8008ba4:	08008bd1 	.word	0x08008bd1
 8008ba8:	08008c03 	.word	0x08008c03
 8008bac:	08008c03 	.word	0x08008c03
 8008bb0:	08008c03 	.word	0x08008c03
 8008bb4:	08008bd9 	.word	0x08008bd9
 8008bb8:	08008c03 	.word	0x08008c03
 8008bbc:	08008c03 	.word	0x08008c03
 8008bc0:	08008c03 	.word	0x08008c03
 8008bc4:	08008bed 	.word	0x08008bed
          frequency = HAL_RCC_GetPCLK1Freq();
 8008bc8:	f7ff faa2 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008bcc:	61f8      	str	r0, [r7, #28]
          break;
 8008bce:	e01d      	b.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8008bd0:	f7ff fa08 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008bd4:	61f8      	str	r0, [r7, #28]
          break;
 8008bd6:	e019      	b.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008bd8:	4b79      	ldr	r3, [pc, #484]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008be4:	d10f      	bne.n	8008c06 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 8008be6:	4b77      	ldr	r3, [pc, #476]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008be8:	61fb      	str	r3, [r7, #28]
          break;
 8008bea:	e00c      	b.n	8008c06 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008bec:	4b74      	ldr	r3, [pc, #464]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bf2:	f003 0302 	and.w	r3, r3, #2
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	d107      	bne.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 8008bfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008bfe:	61fb      	str	r3, [r7, #28]
          break;
 8008c00:	e003      	b.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8008c02:	bf00      	nop
 8008c04:	e265      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008c06:	bf00      	nop
 8008c08:	e263      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008c0a:	bf00      	nop
        break;
 8008c0c:	e261      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008c0e:	4b6c      	ldr	r3, [pc, #432]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008c18:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	2b10      	cmp	r3, #16
 8008c1e:	d00d      	beq.n	8008c3c <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 8008c20:	2b10      	cmp	r3, #16
 8008c22:	d802      	bhi.n	8008c2a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d005      	beq.n	8008c34 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8008c28:	e024      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8008c2a:	2b20      	cmp	r3, #32
 8008c2c:	d00a      	beq.n	8008c44 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8008c2e:	2b30      	cmp	r3, #48	; 0x30
 8008c30:	d012      	beq.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 8008c32:	e01f      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c34:	f7ff fa6c 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008c38:	61f8      	str	r0, [r7, #28]
          break;
 8008c3a:	e01b      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8008c3c:	f7ff f9d2 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008c40:	61f8      	str	r0, [r7, #28]
          break;
 8008c42:	e017      	b.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c44:	4b5e      	ldr	r3, [pc, #376]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c50:	d10d      	bne.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 8008c52:	4b5c      	ldr	r3, [pc, #368]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008c54:	61fb      	str	r3, [r7, #28]
          break;
 8008c56:	e00a      	b.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008c58:	4b59      	ldr	r3, [pc, #356]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c5e:	f003 0302 	and.w	r3, r3, #2
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d105      	bne.n	8008c72 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8008c66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c6a:	61fb      	str	r3, [r7, #28]
          break;
 8008c6c:	e001      	b.n	8008c72 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8008c6e:	bf00      	nop
 8008c70:	e22f      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008c72:	bf00      	nop
        break;
 8008c74:	e22d      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008c76:	4b52      	ldr	r3, [pc, #328]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008c80:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	2b40      	cmp	r3, #64	; 0x40
 8008c86:	d00d      	beq.n	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 8008c88:	2b40      	cmp	r3, #64	; 0x40
 8008c8a:	d802      	bhi.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d005      	beq.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 8008c90:	e024      	b.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 8008c92:	2b80      	cmp	r3, #128	; 0x80
 8008c94:	d00a      	beq.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8008c96:	2bc0      	cmp	r3, #192	; 0xc0
 8008c98:	d012      	beq.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 8008c9a:	e01f      	b.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c9c:	f7ff fa38 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008ca0:	61f8      	str	r0, [r7, #28]
          break;
 8008ca2:	e01b      	b.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 8008ca4:	f7ff f99e 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008ca8:	61f8      	str	r0, [r7, #28]
          break;
 8008caa:	e017      	b.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008cac:	4b44      	ldr	r3, [pc, #272]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cb8:	d10d      	bne.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 8008cba:	4b42      	ldr	r3, [pc, #264]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008cbc:	61fb      	str	r3, [r7, #28]
          break;
 8008cbe:	e00a      	b.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008cc0:	4b3f      	ldr	r3, [pc, #252]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cc6:	f003 0302 	and.w	r3, r3, #2
 8008cca:	2b02      	cmp	r3, #2
 8008ccc:	d105      	bne.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8008cce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008cd2:	61fb      	str	r3, [r7, #28]
          break;
 8008cd4:	e001      	b.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8008cd6:	bf00      	nop
 8008cd8:	e1fb      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008cda:	bf00      	nop
        break;
 8008cdc:	e1f9      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008cde:	4b38      	ldr	r3, [pc, #224]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ce4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ce8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cf0:	d010      	beq.n	8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8008cf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cf6:	d802      	bhi.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d007      	beq.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8008cfc:	e026      	b.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8008cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d02:	d00b      	beq.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8008d04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d08:	d012      	beq.n	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 8008d0a:	e01f      	b.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d0c:	f7ff fa00 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008d10:	61f8      	str	r0, [r7, #28]
          break;
 8008d12:	e01b      	b.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d14:	f7ff f966 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008d18:	61f8      	str	r0, [r7, #28]
          break;
 8008d1a:	e017      	b.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d1c:	4b28      	ldr	r3, [pc, #160]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d28:	d10d      	bne.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8008d2a:	4b26      	ldr	r3, [pc, #152]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008d2c:	61fb      	str	r3, [r7, #28]
          break;
 8008d2e:	e00a      	b.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008d30:	4b23      	ldr	r3, [pc, #140]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d36:	f003 0302 	and.w	r3, r3, #2
 8008d3a:	2b02      	cmp	r3, #2
 8008d3c:	d105      	bne.n	8008d4a <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 8008d3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d42:	61fb      	str	r3, [r7, #28]
          break;
 8008d44:	e001      	b.n	8008d4a <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8008d46:	bf00      	nop
 8008d48:	e1c3      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008d4a:	bf00      	nop
        break;
 8008d4c:	e1c1      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008d4e:	4b1c      	ldr	r3, [pc, #112]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008d58:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d60:	d010      	beq.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8008d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d66:	d802      	bhi.n	8008d6e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d007      	beq.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8008d6c:	e026      	b.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 8008d6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d72:	d00b      	beq.n	8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8008d74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d78:	d012      	beq.n	8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 8008d7a:	e01f      	b.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008d7c:	f7ff f9c8 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008d80:	61f8      	str	r0, [r7, #28]
          break;
 8008d82:	e01b      	b.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d84:	f7ff f92e 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008d88:	61f8      	str	r0, [r7, #28]
          break;
 8008d8a:	e017      	b.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d8c:	4b0c      	ldr	r3, [pc, #48]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d98:	d10d      	bne.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 8008d9a:	4b0a      	ldr	r3, [pc, #40]	; (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008d9c:	61fb      	str	r3, [r7, #28]
          break;
 8008d9e:	e00a      	b.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008da0:	4b07      	ldr	r3, [pc, #28]	; (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008da6:	f003 0302 	and.w	r3, r3, #2
 8008daa:	2b02      	cmp	r3, #2
 8008dac:	d105      	bne.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 8008dae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008db2:	61fb      	str	r3, [r7, #28]
          break;
 8008db4:	e001      	b.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 8008db6:	bf00      	nop
 8008db8:	e18b      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008dba:	bf00      	nop
        break;
 8008dbc:	e189      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008dbe:	bf00      	nop
 8008dc0:	40021000 	.word	0x40021000
 8008dc4:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008dc8:	4bae      	ldr	r3, [pc, #696]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008dd2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008dda:	d02f      	beq.n	8008e3c <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8008ddc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008de0:	d003      	beq.n	8008dea <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008de2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008de6:	d004      	beq.n	8008df2 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 8008de8:	e050      	b.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 8008dea:	f7ff f8fb 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008dee:	61f8      	str	r0, [r7, #28]
          break;
 8008df0:	e04c      	b.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8008df2:	4ba4      	ldr	r3, [pc, #656]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d043      	beq.n	8008e86 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008dfe:	4ba1      	ldr	r3, [pc, #644]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	0a1b      	lsrs	r3, r3, #8
 8008e04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e08:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	68fa      	ldr	r2, [r7, #12]
 8008e0e:	fb02 f203 	mul.w	r2, r2, r3
 8008e12:	4b9c      	ldr	r3, [pc, #624]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	091b      	lsrs	r3, r3, #4
 8008e18:	f003 0307 	and.w	r3, r3, #7
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e22:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8008e24:	4b97      	ldr	r3, [pc, #604]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e26:	691b      	ldr	r3, [r3, #16]
 8008e28:	0e5b      	lsrs	r3, r3, #25
 8008e2a:	f003 0303 	and.w	r3, r3, #3
 8008e2e:	3301      	adds	r3, #1
 8008e30:	005b      	lsls	r3, r3, #1
 8008e32:	69ba      	ldr	r2, [r7, #24]
 8008e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e38:	61fb      	str	r3, [r7, #28]
          break;
 8008e3a:	e024      	b.n	8008e86 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8008e3c:	4b91      	ldr	r3, [pc, #580]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e3e:	695b      	ldr	r3, [r3, #20]
 8008e40:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d020      	beq.n	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8008e48:	4b8e      	ldr	r3, [pc, #568]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e4a:	695b      	ldr	r3, [r3, #20]
 8008e4c:	0a1b      	lsrs	r3, r3, #8
 8008e4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e52:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	68fa      	ldr	r2, [r7, #12]
 8008e58:	fb02 f203 	mul.w	r2, r2, r3
 8008e5c:	4b89      	ldr	r3, [pc, #548]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e5e:	68db      	ldr	r3, [r3, #12]
 8008e60:	091b      	lsrs	r3, r3, #4
 8008e62:	f003 0307 	and.w	r3, r3, #7
 8008e66:	3301      	adds	r3, #1
 8008e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e6c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8008e6e:	4b85      	ldr	r3, [pc, #532]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e70:	695b      	ldr	r3, [r3, #20]
 8008e72:	0e5b      	lsrs	r3, r3, #25
 8008e74:	f003 0303 	and.w	r3, r3, #3
 8008e78:	3301      	adds	r3, #1
 8008e7a:	005b      	lsls	r3, r3, #1
 8008e7c:	69ba      	ldr	r2, [r7, #24]
 8008e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e82:	61fb      	str	r3, [r7, #28]
          break;
 8008e84:	e001      	b.n	8008e8a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8008e86:	bf00      	nop
 8008e88:	e123      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008e8a:	bf00      	nop
        break;
 8008e8c:	e121      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8008e8e:	4b7d      	ldr	r3, [pc, #500]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e98:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d103      	bne.n	8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8008ea0:	f7ff f94c 	bl	800813c <HAL_RCC_GetPCLK2Freq>
 8008ea4:	61f8      	str	r0, [r7, #28]
        break;
 8008ea6:	e114      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8008ea8:	f7ff f89c 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008eac:	61f8      	str	r0, [r7, #28]
        break;
 8008eae:	e110      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008eb0:	4b74      	ldr	r3, [pc, #464]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008eb6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008eba:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ec2:	d009      	beq.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8008ec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ec8:	d00a      	beq.n	8008ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d000      	beq.n	8008ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8008ece:	e011      	b.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008ed0:	f7ff f91e 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008ed4:	61f8      	str	r0, [r7, #28]
          break;
 8008ed6:	e00d      	b.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 8008ed8:	f7ff f884 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008edc:	61f8      	str	r0, [r7, #28]
          break;
 8008ede:	e009      	b.n	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ee0:	4b68      	ldr	r3, [pc, #416]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008eec:	d101      	bne.n	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8008eee:	4b66      	ldr	r3, [pc, #408]	; (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008ef0:	61fb      	str	r3, [r7, #28]
          break;
 8008ef2:	bf00      	nop
        break;
 8008ef4:	e0ed      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008ef6:	4b63      	ldr	r3, [pc, #396]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008efc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008f00:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008f08:	d009      	beq.n	8008f1e <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8008f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f0e:	d00a      	beq.n	8008f26 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d000      	beq.n	8008f16 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8008f14:	e011      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f16:	f7ff f8fb 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008f1a:	61f8      	str	r0, [r7, #28]
          break;
 8008f1c:	e00d      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8008f1e:	f7ff f861 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008f22:	61f8      	str	r0, [r7, #28]
          break;
 8008f24:	e009      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008f26:	4b57      	ldr	r3, [pc, #348]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f32:	d101      	bne.n	8008f38 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8008f34:	4b54      	ldr	r3, [pc, #336]	; (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008f36:	61fb      	str	r3, [r7, #28]
          break;
 8008f38:	bf00      	nop
        break;
 8008f3a:	e0ca      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008f3c:	4b51      	ldr	r3, [pc, #324]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008f46:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f4e:	d009      	beq.n	8008f64 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008f50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008f54:	d00a      	beq.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d000      	beq.n	8008f5c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8008f5a:	e011      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f5c:	f7ff f8d8 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008f60:	61f8      	str	r0, [r7, #28]
          break;
 8008f62:	e00d      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008f64:	f7ff f83e 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 8008f68:	61f8      	str	r0, [r7, #28]
          break;
 8008f6a:	e009      	b.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008f6c:	4b45      	ldr	r3, [pc, #276]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f78:	d101      	bne.n	8008f7e <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 8008f7a:	4b43      	ldr	r3, [pc, #268]	; (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008f7c:	61fb      	str	r3, [r7, #28]
          break;
 8008f7e:	bf00      	nop
        break;
 8008f80:	e0a7      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008f82:	4b40      	ldr	r3, [pc, #256]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f88:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008f8c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008f94:	d010      	beq.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8008f96:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008f9a:	d802      	bhi.n	8008fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d007      	beq.n	8008fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8008fa0:	e02f      	b.n	8009002 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 8008fa2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008fa6:	d012      	beq.n	8008fce <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8008fa8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008fac:	d019      	beq.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8008fae:	e028      	b.n	8009002 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008fb0:	f7ff f8ae 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8008fb4:	61f8      	str	r0, [r7, #28]
          break;
 8008fb6:	e024      	b.n	8009002 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008fb8:	4b32      	ldr	r3, [pc, #200]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008fbe:	f003 0302 	and.w	r3, r3, #2
 8008fc2:	2b02      	cmp	r3, #2
 8008fc4:	d118      	bne.n	8008ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 8008fc6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008fca:	61fb      	str	r3, [r7, #28]
          break;
 8008fcc:	e014      	b.n	8008ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008fce:	4b2d      	ldr	r3, [pc, #180]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fda:	d10f      	bne.n	8008ffc <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8008fdc:	4b2a      	ldr	r3, [pc, #168]	; (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008fde:	61fb      	str	r3, [r7, #28]
          break;
 8008fe0:	e00c      	b.n	8008ffc <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008fe2:	4b28      	ldr	r3, [pc, #160]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fe8:	f003 0302 	and.w	r3, r3, #2
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d107      	bne.n	8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8008ff0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ff4:	61fb      	str	r3, [r7, #28]
          break;
 8008ff6:	e003      	b.n	8009000 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 8008ff8:	bf00      	nop
 8008ffa:	e06a      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008ffc:	bf00      	nop
 8008ffe:	e068      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8009000:	bf00      	nop
        break;
 8009002:	e066      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009004:	4b1f      	ldr	r3, [pc, #124]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8009006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800900a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800900e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009016:	d010      	beq.n	800903a <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8009018:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800901c:	d802      	bhi.n	8009024 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 800901e:	2b00      	cmp	r3, #0
 8009020:	d007      	beq.n	8009032 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8009022:	e034      	b.n	800908e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8009024:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009028:	d012      	beq.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 800902a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800902e:	d019      	beq.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8009030:	e02d      	b.n	800908e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8009032:	f7ff f86d 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 8009036:	61f8      	str	r0, [r7, #28]
          break;
 8009038:	e029      	b.n	800908e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800903a:	4b12      	ldr	r3, [pc, #72]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800903c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009040:	f003 0302 	and.w	r3, r3, #2
 8009044:	2b02      	cmp	r3, #2
 8009046:	d118      	bne.n	800907a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 8009048:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800904c:	61fb      	str	r3, [r7, #28]
          break;
 800904e:	e014      	b.n	800907a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009050:	4b0c      	ldr	r3, [pc, #48]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800905c:	d10f      	bne.n	800907e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 800905e:	4b0a      	ldr	r3, [pc, #40]	; (8009088 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8009060:	61fb      	str	r3, [r7, #28]
          break;
 8009062:	e00c      	b.n	800907e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009064:	4b07      	ldr	r3, [pc, #28]	; (8009084 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8009066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800906a:	f003 0302 	and.w	r3, r3, #2
 800906e:	2b02      	cmp	r3, #2
 8009070:	d10c      	bne.n	800908c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8009072:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009076:	61fb      	str	r3, [r7, #28]
          break;
 8009078:	e008      	b.n	800908c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 800907a:	bf00      	nop
 800907c:	e029      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800907e:	bf00      	nop
 8009080:	e027      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8009082:	bf00      	nop
 8009084:	40021000 	.word	0x40021000
 8009088:	00f42400 	.word	0x00f42400
          break;
 800908c:	bf00      	nop
        break;
 800908e:	e020      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8009090:	4b12      	ldr	r3, [pc, #72]	; (80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8009092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009096:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800909a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d003      	beq.n	80090aa <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 80090a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090a6:	d004      	beq.n	80090b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 80090a8:	e00d      	b.n	80090c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 80090aa:	f7ff f831 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 80090ae:	61f8      	str	r0, [r7, #28]
          break;
 80090b0:	e009      	b.n	80090c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80090b2:	4b0a      	ldr	r3, [pc, #40]	; (80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090be:	d101      	bne.n	80090c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 80090c0:	4b07      	ldr	r3, [pc, #28]	; (80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 80090c2:	61fb      	str	r3, [r7, #28]
          break;
 80090c4:	bf00      	nop
        break;
 80090c6:	e004      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80090c8:	bf00      	nop
 80090ca:	e002      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80090cc:	bf00      	nop
 80090ce:	e000      	b.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 80090d0:	bf00      	nop
    }
  }

  return(frequency);
 80090d2:	69fb      	ldr	r3, [r7, #28]
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3720      	adds	r7, #32
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	40021000 	.word	0x40021000
 80090e0:	00f42400 	.word	0x00f42400

080090e4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80090e4:	b480      	push	{r7}
 80090e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80090e8:	4b05      	ldr	r3, [pc, #20]	; (8009100 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a04      	ldr	r2, [pc, #16]	; (8009100 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80090ee:	f043 0304 	orr.w	r3, r3, #4
 80090f2:	6013      	str	r3, [r2, #0]
}
 80090f4:	bf00      	nop
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	40021000 	.word	0x40021000

08009104 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800910e:	2300      	movs	r3, #0
 8009110:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009112:	4b73      	ldr	r3, [pc, #460]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009114:	68db      	ldr	r3, [r3, #12]
 8009116:	f003 0303 	and.w	r3, r3, #3
 800911a:	2b00      	cmp	r3, #0
 800911c:	d018      	beq.n	8009150 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800911e:	4b70      	ldr	r3, [pc, #448]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	f003 0203 	and.w	r2, r3, #3
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	429a      	cmp	r2, r3
 800912c:	d10d      	bne.n	800914a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
       ||
 8009132:	2b00      	cmp	r3, #0
 8009134:	d009      	beq.n	800914a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8009136:	4b6a      	ldr	r3, [pc, #424]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	091b      	lsrs	r3, r3, #4
 800913c:	f003 0307 	and.w	r3, r3, #7
 8009140:	1c5a      	adds	r2, r3, #1
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	685b      	ldr	r3, [r3, #4]
       ||
 8009146:	429a      	cmp	r2, r3
 8009148:	d044      	beq.n	80091d4 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	73fb      	strb	r3, [r7, #15]
 800914e:	e041      	b.n	80091d4 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	2b02      	cmp	r3, #2
 8009156:	d00c      	beq.n	8009172 <RCCEx_PLLSAI1_Config+0x6e>
 8009158:	2b03      	cmp	r3, #3
 800915a:	d013      	beq.n	8009184 <RCCEx_PLLSAI1_Config+0x80>
 800915c:	2b01      	cmp	r3, #1
 800915e:	d120      	bne.n	80091a2 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009160:	4b5f      	ldr	r3, [pc, #380]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f003 0302 	and.w	r3, r3, #2
 8009168:	2b00      	cmp	r3, #0
 800916a:	d11d      	bne.n	80091a8 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009170:	e01a      	b.n	80091a8 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8009172:	4b5b      	ldr	r3, [pc, #364]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800917a:	2b00      	cmp	r3, #0
 800917c:	d116      	bne.n	80091ac <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800917e:	2301      	movs	r3, #1
 8009180:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009182:	e013      	b.n	80091ac <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8009184:	4b56      	ldr	r3, [pc, #344]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800918c:	2b00      	cmp	r3, #0
 800918e:	d10f      	bne.n	80091b0 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8009190:	4b53      	ldr	r3, [pc, #332]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009198:	2b00      	cmp	r3, #0
 800919a:	d109      	bne.n	80091b0 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80091a0:	e006      	b.n	80091b0 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	73fb      	strb	r3, [r7, #15]
      break;
 80091a6:	e004      	b.n	80091b2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80091a8:	bf00      	nop
 80091aa:	e002      	b.n	80091b2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80091ac:	bf00      	nop
 80091ae:	e000      	b.n	80091b2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80091b0:	bf00      	nop
    }

    if(status == HAL_OK)
 80091b2:	7bfb      	ldrb	r3, [r7, #15]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d10d      	bne.n	80091d4 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80091b8:	4b49      	ldr	r3, [pc, #292]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6819      	ldr	r1, [r3, #0]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	3b01      	subs	r3, #1
 80091ca:	011b      	lsls	r3, r3, #4
 80091cc:	430b      	orrs	r3, r1
 80091ce:	4944      	ldr	r1, [pc, #272]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80091d0:	4313      	orrs	r3, r2
 80091d2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d17d      	bne.n	80092d6 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80091da:	4b41      	ldr	r3, [pc, #260]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a40      	ldr	r2, [pc, #256]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80091e0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80091e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091e6:	f7fa f99b 	bl	8003520 <HAL_GetTick>
 80091ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80091ec:	e009      	b.n	8009202 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80091ee:	f7fa f997 	bl	8003520 <HAL_GetTick>
 80091f2:	4602      	mov	r2, r0
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	1ad3      	subs	r3, r2, r3
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d902      	bls.n	8009202 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80091fc:	2303      	movs	r3, #3
 80091fe:	73fb      	strb	r3, [r7, #15]
        break;
 8009200:	e005      	b.n	800920e <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009202:	4b37      	ldr	r3, [pc, #220]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1ef      	bne.n	80091ee <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800920e:	7bfb      	ldrb	r3, [r7, #15]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d160      	bne.n	80092d6 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d111      	bne.n	800923e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800921a:	4b31      	ldr	r3, [pc, #196]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800921c:	691b      	ldr	r3, [r3, #16]
 800921e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8009222:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	6892      	ldr	r2, [r2, #8]
 800922a:	0211      	lsls	r1, r2, #8
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	68d2      	ldr	r2, [r2, #12]
 8009230:	0912      	lsrs	r2, r2, #4
 8009232:	0452      	lsls	r2, r2, #17
 8009234:	430a      	orrs	r2, r1
 8009236:	492a      	ldr	r1, [pc, #168]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009238:	4313      	orrs	r3, r2
 800923a:	610b      	str	r3, [r1, #16]
 800923c:	e027      	b.n	800928e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	2b01      	cmp	r3, #1
 8009242:	d112      	bne.n	800926a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009244:	4b26      	ldr	r3, [pc, #152]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800924c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	6892      	ldr	r2, [r2, #8]
 8009254:	0211      	lsls	r1, r2, #8
 8009256:	687a      	ldr	r2, [r7, #4]
 8009258:	6912      	ldr	r2, [r2, #16]
 800925a:	0852      	lsrs	r2, r2, #1
 800925c:	3a01      	subs	r2, #1
 800925e:	0552      	lsls	r2, r2, #21
 8009260:	430a      	orrs	r2, r1
 8009262:	491f      	ldr	r1, [pc, #124]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009264:	4313      	orrs	r3, r2
 8009266:	610b      	str	r3, [r1, #16]
 8009268:	e011      	b.n	800928e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800926a:	4b1d      	ldr	r3, [pc, #116]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8009272:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	6892      	ldr	r2, [r2, #8]
 800927a:	0211      	lsls	r1, r2, #8
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	6952      	ldr	r2, [r2, #20]
 8009280:	0852      	lsrs	r2, r2, #1
 8009282:	3a01      	subs	r2, #1
 8009284:	0652      	lsls	r2, r2, #25
 8009286:	430a      	orrs	r2, r1
 8009288:	4915      	ldr	r1, [pc, #84]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800928a:	4313      	orrs	r3, r2
 800928c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800928e:	4b14      	ldr	r3, [pc, #80]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a13      	ldr	r2, [pc, #76]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8009294:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009298:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800929a:	f7fa f941 	bl	8003520 <HAL_GetTick>
 800929e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80092a0:	e009      	b.n	80092b6 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80092a2:	f7fa f93d 	bl	8003520 <HAL_GetTick>
 80092a6:	4602      	mov	r2, r0
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	2b02      	cmp	r3, #2
 80092ae:	d902      	bls.n	80092b6 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80092b0:	2303      	movs	r3, #3
 80092b2:	73fb      	strb	r3, [r7, #15]
          break;
 80092b4:	e005      	b.n	80092c2 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80092b6:	4b0a      	ldr	r3, [pc, #40]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0ef      	beq.n	80092a2 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80092c2:	7bfb      	ldrb	r3, [r7, #15]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d106      	bne.n	80092d6 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80092c8:	4b05      	ldr	r3, [pc, #20]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80092ca:	691a      	ldr	r2, [r3, #16]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	699b      	ldr	r3, [r3, #24]
 80092d0:	4903      	ldr	r1, [pc, #12]	; (80092e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80092d2:	4313      	orrs	r3, r2
 80092d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3710      	adds	r7, #16
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	40021000 	.word	0x40021000

080092e4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80092ee:	2300      	movs	r3, #0
 80092f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80092f2:	4b68      	ldr	r3, [pc, #416]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 80092f4:	68db      	ldr	r3, [r3, #12]
 80092f6:	f003 0303 	and.w	r3, r3, #3
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d018      	beq.n	8009330 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80092fe:	4b65      	ldr	r3, [pc, #404]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	f003 0203 	and.w	r2, r3, #3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	429a      	cmp	r2, r3
 800930c:	d10d      	bne.n	800932a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
       ||
 8009312:	2b00      	cmp	r3, #0
 8009314:	d009      	beq.n	800932a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8009316:	4b5f      	ldr	r3, [pc, #380]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	091b      	lsrs	r3, r3, #4
 800931c:	f003 0307 	and.w	r3, r3, #7
 8009320:	1c5a      	adds	r2, r3, #1
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685b      	ldr	r3, [r3, #4]
       ||
 8009326:	429a      	cmp	r2, r3
 8009328:	d044      	beq.n	80093b4 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	73fb      	strb	r3, [r7, #15]
 800932e:	e041      	b.n	80093b4 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2b02      	cmp	r3, #2
 8009336:	d00c      	beq.n	8009352 <RCCEx_PLLSAI2_Config+0x6e>
 8009338:	2b03      	cmp	r3, #3
 800933a:	d013      	beq.n	8009364 <RCCEx_PLLSAI2_Config+0x80>
 800933c:	2b01      	cmp	r3, #1
 800933e:	d120      	bne.n	8009382 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009340:	4b54      	ldr	r3, [pc, #336]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f003 0302 	and.w	r3, r3, #2
 8009348:	2b00      	cmp	r3, #0
 800934a:	d11d      	bne.n	8009388 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800934c:	2301      	movs	r3, #1
 800934e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009350:	e01a      	b.n	8009388 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8009352:	4b50      	ldr	r3, [pc, #320]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800935a:	2b00      	cmp	r3, #0
 800935c:	d116      	bne.n	800938c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009362:	e013      	b.n	800938c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8009364:	4b4b      	ldr	r3, [pc, #300]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800936c:	2b00      	cmp	r3, #0
 800936e:	d10f      	bne.n	8009390 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8009370:	4b48      	ldr	r3, [pc, #288]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009378:	2b00      	cmp	r3, #0
 800937a:	d109      	bne.n	8009390 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009380:	e006      	b.n	8009390 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	73fb      	strb	r3, [r7, #15]
      break;
 8009386:	e004      	b.n	8009392 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8009388:	bf00      	nop
 800938a:	e002      	b.n	8009392 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800938c:	bf00      	nop
 800938e:	e000      	b.n	8009392 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8009390:	bf00      	nop
    }

    if(status == HAL_OK)
 8009392:	7bfb      	ldrb	r3, [r7, #15]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d10d      	bne.n	80093b4 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8009398:	4b3e      	ldr	r3, [pc, #248]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 800939a:	68db      	ldr	r3, [r3, #12]
 800939c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6819      	ldr	r1, [r3, #0]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	3b01      	subs	r3, #1
 80093aa:	011b      	lsls	r3, r3, #4
 80093ac:	430b      	orrs	r3, r1
 80093ae:	4939      	ldr	r1, [pc, #228]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 80093b0:	4313      	orrs	r3, r2
 80093b2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80093b4:	7bfb      	ldrb	r3, [r7, #15]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d167      	bne.n	800948a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80093ba:	4b36      	ldr	r3, [pc, #216]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a35      	ldr	r2, [pc, #212]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 80093c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093c6:	f7fa f8ab 	bl	8003520 <HAL_GetTick>
 80093ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80093cc:	e009      	b.n	80093e2 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80093ce:	f7fa f8a7 	bl	8003520 <HAL_GetTick>
 80093d2:	4602      	mov	r2, r0
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	1ad3      	subs	r3, r2, r3
 80093d8:	2b02      	cmp	r3, #2
 80093da:	d902      	bls.n	80093e2 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80093dc:	2303      	movs	r3, #3
 80093de:	73fb      	strb	r3, [r7, #15]
        break;
 80093e0:	e005      	b.n	80093ee <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80093e2:	4b2c      	ldr	r3, [pc, #176]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1ef      	bne.n	80093ce <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d14a      	bne.n	800948a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d111      	bne.n	800941e <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80093fa:	4b26      	ldr	r3, [pc, #152]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 80093fc:	695b      	ldr	r3, [r3, #20]
 80093fe:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8009402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	6892      	ldr	r2, [r2, #8]
 800940a:	0211      	lsls	r1, r2, #8
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	68d2      	ldr	r2, [r2, #12]
 8009410:	0912      	lsrs	r2, r2, #4
 8009412:	0452      	lsls	r2, r2, #17
 8009414:	430a      	orrs	r2, r1
 8009416:	491f      	ldr	r1, [pc, #124]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009418:	4313      	orrs	r3, r2
 800941a:	614b      	str	r3, [r1, #20]
 800941c:	e011      	b.n	8009442 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800941e:	4b1d      	ldr	r3, [pc, #116]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009420:	695b      	ldr	r3, [r3, #20]
 8009422:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8009426:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	6892      	ldr	r2, [r2, #8]
 800942e:	0211      	lsls	r1, r2, #8
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	6912      	ldr	r2, [r2, #16]
 8009434:	0852      	lsrs	r2, r2, #1
 8009436:	3a01      	subs	r2, #1
 8009438:	0652      	lsls	r2, r2, #25
 800943a:	430a      	orrs	r2, r1
 800943c:	4915      	ldr	r1, [pc, #84]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 800943e:	4313      	orrs	r3, r2
 8009440:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8009442:	4b14      	ldr	r3, [pc, #80]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a13      	ldr	r2, [pc, #76]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009448:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800944c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800944e:	f7fa f867 	bl	8003520 <HAL_GetTick>
 8009452:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009454:	e009      	b.n	800946a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009456:	f7fa f863 	bl	8003520 <HAL_GetTick>
 800945a:	4602      	mov	r2, r0
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	1ad3      	subs	r3, r2, r3
 8009460:	2b02      	cmp	r3, #2
 8009462:	d902      	bls.n	800946a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8009464:	2303      	movs	r3, #3
 8009466:	73fb      	strb	r3, [r7, #15]
          break;
 8009468:	e005      	b.n	8009476 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800946a:	4b0a      	ldr	r3, [pc, #40]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009472:	2b00      	cmp	r3, #0
 8009474:	d0ef      	beq.n	8009456 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8009476:	7bfb      	ldrb	r3, [r7, #15]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d106      	bne.n	800948a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800947c:	4b05      	ldr	r3, [pc, #20]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 800947e:	695a      	ldr	r2, [r3, #20]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	695b      	ldr	r3, [r3, #20]
 8009484:	4903      	ldr	r1, [pc, #12]	; (8009494 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009486:	4313      	orrs	r3, r2
 8009488:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800948a:	7bfb      	ldrb	r3, [r7, #15]
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	40021000 	.word	0x40021000

08009498 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8009498:	b480      	push	{r7}
 800949a:	b089      	sub	sp, #36	; 0x24
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80094a2:	2300      	movs	r3, #0
 80094a4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80094a6:	2300      	movs	r3, #0
 80094a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80094aa:	2300      	movs	r3, #0
 80094ac:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094b4:	d10c      	bne.n	80094d0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80094b6:	4b62      	ldr	r3, [pc, #392]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80094b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094bc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80094c0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80094c8:	d112      	bne.n	80094f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80094ca:	4b5e      	ldr	r3, [pc, #376]	; (8009644 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80094cc:	61fb      	str	r3, [r7, #28]
 80094ce:	e00f      	b.n	80094f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094d6:	d10b      	bne.n	80094f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80094d8:	4b59      	ldr	r3, [pc, #356]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80094da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094de:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80094e2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80094e4:	69bb      	ldr	r3, [r7, #24]
 80094e6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80094ea:	d101      	bne.n	80094f0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80094ec:	4b55      	ldr	r3, [pc, #340]	; (8009644 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80094ee:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80094f0:	69fb      	ldr	r3, [r7, #28]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	f040 809c 	bne.w	8009630 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009502:	d003      	beq.n	800950c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800950a:	d12d      	bne.n	8009568 <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 800950c:	4b4c      	ldr	r3, [pc, #304]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009514:	2b00      	cmp	r3, #0
 8009516:	f000 808b 	beq.w	8009630 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800951a:	4b49      	ldr	r3, [pc, #292]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800951c:	68db      	ldr	r3, [r3, #12]
 800951e:	091b      	lsrs	r3, r3, #4
 8009520:	f003 0307 	and.w	r3, r3, #7
 8009524:	3301      	adds	r3, #1
 8009526:	693a      	ldr	r2, [r7, #16]
 8009528:	fbb2 f3f3 	udiv	r3, r2, r3
 800952c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800952e:	4b44      	ldr	r3, [pc, #272]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009530:	68db      	ldr	r3, [r3, #12]
 8009532:	0a1b      	lsrs	r3, r3, #8
 8009534:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009538:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d10a      	bne.n	8009556 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8009540:	4b3f      	ldr	r3, [pc, #252]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009548:	2b00      	cmp	r3, #0
 800954a:	d002      	beq.n	8009552 <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 800954c:	2311      	movs	r3, #17
 800954e:	617b      	str	r3, [r7, #20]
 8009550:	e001      	b.n	8009556 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 8009552:	2307      	movs	r3, #7
 8009554:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	68fa      	ldr	r2, [r7, #12]
 800955a:	fb02 f203 	mul.w	r2, r2, r3
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	fbb2 f3f3 	udiv	r3, r2, r3
 8009564:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8009566:	e063      	b.n	8009630 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d12c      	bne.n	80095c8 <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 800956e:	4b34      	ldr	r3, [pc, #208]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009570:	691b      	ldr	r3, [r3, #16]
 8009572:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009576:	2b00      	cmp	r3, #0
 8009578:	d05a      	beq.n	8009630 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800957a:	4b31      	ldr	r3, [pc, #196]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	091b      	lsrs	r3, r3, #4
 8009580:	f003 0307 	and.w	r3, r3, #7
 8009584:	3301      	adds	r3, #1
 8009586:	693a      	ldr	r2, [r7, #16]
 8009588:	fbb2 f3f3 	udiv	r3, r2, r3
 800958c:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800958e:	4b2c      	ldr	r3, [pc, #176]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009590:	691b      	ldr	r3, [r3, #16]
 8009592:	0a1b      	lsrs	r3, r3, #8
 8009594:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009598:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d10a      	bne.n	80095b6 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80095a0:	4b27      	ldr	r3, [pc, #156]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80095a2:	691b      	ldr	r3, [r3, #16]
 80095a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d002      	beq.n	80095b2 <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 80095ac:	2311      	movs	r3, #17
 80095ae:	617b      	str	r3, [r7, #20]
 80095b0:	e001      	b.n	80095b6 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 80095b2:	2307      	movs	r3, #7
 80095b4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	68fa      	ldr	r2, [r7, #12]
 80095ba:	fb02 f203 	mul.w	r2, r2, r3
 80095be:	697b      	ldr	r3, [r7, #20]
 80095c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80095c4:	61fb      	str	r3, [r7, #28]
 80095c6:	e033      	b.n	8009630 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80095ce:	d003      	beq.n	80095d8 <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80095d6:	d12b      	bne.n	8009630 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 80095d8:	4b19      	ldr	r3, [pc, #100]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80095da:	695b      	ldr	r3, [r3, #20]
 80095dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d025      	beq.n	8009630 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80095e4:	4b16      	ldr	r3, [pc, #88]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	091b      	lsrs	r3, r3, #4
 80095ea:	f003 0307 	and.w	r3, r3, #7
 80095ee:	3301      	adds	r3, #1
 80095f0:	693a      	ldr	r2, [r7, #16]
 80095f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80095f6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80095f8:	4b11      	ldr	r3, [pc, #68]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	0a1b      	lsrs	r3, r3, #8
 80095fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009602:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d10a      	bne.n	8009620 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800960a:	4b0d      	ldr	r3, [pc, #52]	; (8009640 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800960c:	695b      	ldr	r3, [r3, #20]
 800960e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009612:	2b00      	cmp	r3, #0
 8009614:	d002      	beq.n	800961c <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 8009616:	2311      	movs	r3, #17
 8009618:	617b      	str	r3, [r7, #20]
 800961a:	e001      	b.n	8009620 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 800961c:	2307      	movs	r3, #7
 800961e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	68fa      	ldr	r2, [r7, #12]
 8009624:	fb02 f203 	mul.w	r2, r2, r3
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	fbb2 f3f3 	udiv	r3, r2, r3
 800962e:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8009630:	69fb      	ldr	r3, [r7, #28]
}
 8009632:	4618      	mov	r0, r3
 8009634:	3724      	adds	r7, #36	; 0x24
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr
 800963e:	bf00      	nop
 8009640:	40021000 	.word	0x40021000
 8009644:	001fff68 	.word	0x001fff68

08009648 <HAL_SAI_Init>:
 8009648:	b580      	push	{r7, lr}
 800964a:	b088      	sub	sp, #32
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d101      	bne.n	800965a <HAL_SAI_Init+0x12>
 8009656:	2301      	movs	r3, #1
 8009658:	e14a      	b.n	80098f0 <HAL_SAI_Init+0x2a8>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8009660:	b2db      	uxtb	r3, r3
 8009662:	2b00      	cmp	r3, #0
 8009664:	d106      	bne.n	8009674 <HAL_SAI_Init+0x2c>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f7f9 f806 	bl	8002680 <HAL_SAI_MspInit>
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f000 f94d 	bl	8009914 <SAI_Disable>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d001      	beq.n	8009684 <HAL_SAI_Init+0x3c>
 8009680:	2301      	movs	r3, #1
 8009682:	e135      	b.n	80098f0 <HAL_SAI_Init+0x2a8>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2202      	movs	r2, #2
 8009688:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	2b01      	cmp	r3, #1
 8009692:	d007      	beq.n	80096a4 <HAL_SAI_Init+0x5c>
 8009694:	2b01      	cmp	r3, #1
 8009696:	d302      	bcc.n	800969e <HAL_SAI_Init+0x56>
 8009698:	2b02      	cmp	r3, #2
 800969a:	d006      	beq.n	80096aa <HAL_SAI_Init+0x62>
 800969c:	e008      	b.n	80096b0 <HAL_SAI_Init+0x68>
 800969e:	2300      	movs	r3, #0
 80096a0:	61fb      	str	r3, [r7, #28]
 80096a2:	e008      	b.n	80096b6 <HAL_SAI_Init+0x6e>
 80096a4:	2310      	movs	r3, #16
 80096a6:	61fb      	str	r3, [r7, #28]
 80096a8:	e005      	b.n	80096b6 <HAL_SAI_Init+0x6e>
 80096aa:	2320      	movs	r3, #32
 80096ac:	61fb      	str	r3, [r7, #28]
 80096ae:	e002      	b.n	80096b6 <HAL_SAI_Init+0x6e>
 80096b0:	2300      	movs	r3, #0
 80096b2:	61fb      	str	r3, [r7, #28]
 80096b4:	bf00      	nop
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	2b03      	cmp	r3, #3
 80096bc:	d81d      	bhi.n	80096fa <HAL_SAI_Init+0xb2>
 80096be:	a201      	add	r2, pc, #4	; (adr r2, 80096c4 <HAL_SAI_Init+0x7c>)
 80096c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c4:	080096d5 	.word	0x080096d5
 80096c8:	080096db 	.word	0x080096db
 80096cc:	080096e3 	.word	0x080096e3
 80096d0:	080096eb 	.word	0x080096eb
 80096d4:	2300      	movs	r3, #0
 80096d6:	617b      	str	r3, [r7, #20]
 80096d8:	e012      	b.n	8009700 <HAL_SAI_Init+0xb8>
 80096da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096de:	617b      	str	r3, [r7, #20]
 80096e0:	e00e      	b.n	8009700 <HAL_SAI_Init+0xb8>
 80096e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80096e6:	617b      	str	r3, [r7, #20]
 80096e8:	e00a      	b.n	8009700 <HAL_SAI_Init+0xb8>
 80096ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80096ee:	617b      	str	r3, [r7, #20]
 80096f0:	69fb      	ldr	r3, [r7, #28]
 80096f2:	f043 0301 	orr.w	r3, r3, #1
 80096f6:	61fb      	str	r3, [r7, #28]
 80096f8:	e002      	b.n	8009700 <HAL_SAI_Init+0xb8>
 80096fa:	2300      	movs	r3, #0
 80096fc:	617b      	str	r3, [r7, #20]
 80096fe:	bf00      	nop
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	4a7c      	ldr	r2, [pc, #496]	; (80098f8 <HAL_SAI_Init+0x2b0>)
 8009706:	4293      	cmp	r3, r2
 8009708:	d004      	beq.n	8009714 <HAL_SAI_Init+0xcc>
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4a7b      	ldr	r2, [pc, #492]	; (80098fc <HAL_SAI_Init+0x2b4>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d103      	bne.n	800971c <HAL_SAI_Init+0xd4>
 8009714:	4a7a      	ldr	r2, [pc, #488]	; (8009900 <HAL_SAI_Init+0x2b8>)
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	6013      	str	r3, [r2, #0]
 800971a:	e002      	b.n	8009722 <HAL_SAI_Init+0xda>
 800971c:	4a79      	ldr	r2, [pc, #484]	; (8009904 <HAL_SAI_Init+0x2bc>)
 800971e:	69fb      	ldr	r3, [r7, #28]
 8009720:	6013      	str	r3, [r2, #0]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	69db      	ldr	r3, [r3, #28]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d038      	beq.n	800979c <HAL_SAI_Init+0x154>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a72      	ldr	r2, [pc, #456]	; (80098f8 <HAL_SAI_Init+0x2b0>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d004      	beq.n	800973e <HAL_SAI_Init+0xf6>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a70      	ldr	r2, [pc, #448]	; (80098fc <HAL_SAI_Init+0x2b4>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d105      	bne.n	800974a <HAL_SAI_Init+0x102>
 800973e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009742:	f7ff f857 	bl	80087f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8009746:	6138      	str	r0, [r7, #16]
 8009748:	e004      	b.n	8009754 <HAL_SAI_Init+0x10c>
 800974a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800974e:	f7ff f851 	bl	80087f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8009752:	6138      	str	r0, [r7, #16]
 8009754:	693a      	ldr	r2, [r7, #16]
 8009756:	4613      	mov	r3, r2
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	4413      	add	r3, r2
 800975c:	005b      	lsls	r3, r3, #1
 800975e:	461a      	mov	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	69db      	ldr	r3, [r3, #28]
 8009764:	025b      	lsls	r3, r3, #9
 8009766:	fbb2 f3f3 	udiv	r3, r2, r3
 800976a:	60fb      	str	r3, [r7, #12]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	4a66      	ldr	r2, [pc, #408]	; (8009908 <HAL_SAI_Init+0x2c0>)
 8009770:	fba2 2303 	umull	r2, r3, r2, r3
 8009774:	08da      	lsrs	r2, r3, #3
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	621a      	str	r2, [r3, #32]
 800977a:	68f9      	ldr	r1, [r7, #12]
 800977c:	4b62      	ldr	r3, [pc, #392]	; (8009908 <HAL_SAI_Init+0x2c0>)
 800977e:	fba3 2301 	umull	r2, r3, r3, r1
 8009782:	08da      	lsrs	r2, r3, #3
 8009784:	4613      	mov	r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	4413      	add	r3, r2
 800978a:	005b      	lsls	r3, r3, #1
 800978c:	1aca      	subs	r2, r1, r3
 800978e:	2a08      	cmp	r2, #8
 8009790:	d904      	bls.n	800979c <HAL_SAI_Init+0x154>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6a1b      	ldr	r3, [r3, #32]
 8009796:	1c5a      	adds	r2, r3, #1
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	621a      	str	r2, [r3, #32]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d003      	beq.n	80097ac <HAL_SAI_Init+0x164>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	2b02      	cmp	r3, #2
 80097aa:	d109      	bne.n	80097c0 <HAL_SAI_Init+0x178>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d101      	bne.n	80097b8 <HAL_SAI_Init+0x170>
 80097b4:	2300      	movs	r3, #0
 80097b6:	e001      	b.n	80097bc <HAL_SAI_Init+0x174>
 80097b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097bc:	61bb      	str	r3, [r7, #24]
 80097be:	e008      	b.n	80097d2 <HAL_SAI_Init+0x18a>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d102      	bne.n	80097ce <HAL_SAI_Init+0x186>
 80097c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097cc:	e000      	b.n	80097d0 <HAL_SAI_Init+0x188>
 80097ce:	2300      	movs	r3, #0
 80097d0:	61bb      	str	r3, [r7, #24]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	6819      	ldr	r1, [r3, #0]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	4b4b      	ldr	r3, [pc, #300]	; (800990c <HAL_SAI_Init+0x2c4>)
 80097de:	400b      	ands	r3, r1
 80097e0:	6013      	str	r3, [r2, #0]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	6819      	ldr	r1, [r3, #0]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	685a      	ldr	r2, [r3, #4]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097f0:	431a      	orrs	r2, r3
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097f6:	431a      	orrs	r2, r3
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097fc:	431a      	orrs	r2, r3
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	431a      	orrs	r2, r3
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	431a      	orrs	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980a:	431a      	orrs	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	691b      	ldr	r3, [r3, #16]
 8009810:	431a      	orrs	r2, r3
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	431a      	orrs	r2, r3
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6a1b      	ldr	r3, [r3, #32]
 800981c:	051b      	lsls	r3, r3, #20
 800981e:	431a      	orrs	r2, r3
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	430a      	orrs	r2, r1
 8009826:	601a      	str	r2, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	687a      	ldr	r2, [r7, #4]
 8009830:	6812      	ldr	r2, [r2, #0]
 8009832:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009836:	f023 030f 	bic.w	r3, r3, #15
 800983a:	6053      	str	r3, [r2, #4]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	6859      	ldr	r1, [r3, #4]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	699a      	ldr	r2, [r3, #24]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800984a:	431a      	orrs	r2, r3
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009850:	431a      	orrs	r2, r3
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	430a      	orrs	r2, r1
 8009858:	605a      	str	r2, [r3, #4]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	6899      	ldr	r1, [r3, #8]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	4b2a      	ldr	r3, [pc, #168]	; (8009910 <HAL_SAI_Init+0x2c8>)
 8009866:	400b      	ands	r3, r1
 8009868:	6093      	str	r3, [r2, #8]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	6899      	ldr	r1, [r3, #8]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009874:	1e5a      	subs	r2, r3, #1
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800987a:	431a      	orrs	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009880:	431a      	orrs	r2, r3
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009886:	431a      	orrs	r2, r3
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800988c:	3b01      	subs	r3, #1
 800988e:	021b      	lsls	r3, r3, #8
 8009890:	431a      	orrs	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	430a      	orrs	r2, r1
 8009898:	609a      	str	r2, [r3, #8]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	68d9      	ldr	r1, [r3, #12]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	f24f 0320 	movw	r3, #61472	; 0xf020
 80098a8:	400b      	ands	r3, r1
 80098aa:	60d3      	str	r3, [r2, #12]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	68d9      	ldr	r1, [r3, #12]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098ba:	431a      	orrs	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098c0:	041b      	lsls	r3, r3, #16
 80098c2:	431a      	orrs	r2, r3
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098c8:	3b01      	subs	r3, #1
 80098ca:	021b      	lsls	r3, r3, #8
 80098cc:	431a      	orrs	r2, r3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	430a      	orrs	r2, r1
 80098d4:	60da      	str	r2, [r3, #12]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2200      	movs	r2, #0
 80098da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2201      	movs	r2, #1
 80098e2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 80098ee:	2300      	movs	r3, #0
 80098f0:	4618      	mov	r0, r3
 80098f2:	3720      	adds	r7, #32
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}
 80098f8:	40015404 	.word	0x40015404
 80098fc:	40015424 	.word	0x40015424
 8009900:	40015400 	.word	0x40015400
 8009904:	40015800 	.word	0x40015800
 8009908:	cccccccd 	.word	0xcccccccd
 800990c:	ff05c010 	.word	0xff05c010
 8009910:	fff88000 	.word	0xfff88000

08009914 <SAI_Disable>:
 8009914:	b490      	push	{r4, r7}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	4b15      	ldr	r3, [pc, #84]	; (8009974 <SAI_Disable+0x60>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a15      	ldr	r2, [pc, #84]	; (8009978 <SAI_Disable+0x64>)
 8009922:	fba2 2303 	umull	r2, r3, r2, r3
 8009926:	0b1b      	lsrs	r3, r3, #12
 8009928:	009c      	lsls	r4, r3, #2
 800992a:	2300      	movs	r3, #0
 800992c:	73fb      	strb	r3, [r7, #15]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	681a      	ldr	r2, [r3, #0]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800993c:	601a      	str	r2, [r3, #0]
 800993e:	2c00      	cmp	r4, #0
 8009940:	d10a      	bne.n	8009958 <SAI_Disable+0x44>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009948:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8009952:	2303      	movs	r3, #3
 8009954:	73fb      	strb	r3, [r7, #15]
 8009956:	e007      	b.n	8009968 <SAI_Disable+0x54>
 8009958:	3c01      	subs	r4, #1
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1ea      	bne.n	800993e <SAI_Disable+0x2a>
 8009968:	7bfb      	ldrb	r3, [r7, #15]
 800996a:	4618      	mov	r0, r3
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bc90      	pop	{r4, r7}
 8009972:	4770      	bx	lr
 8009974:	20000008 	.word	0x20000008
 8009978:	95cbec1b 	.word	0x95cbec1b

0800997c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d101      	bne.n	800998e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800998a:	2301      	movs	r3, #1
 800998c:	e07c      	b.n	8009a88 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800999a:	b2db      	uxtb	r3, r3
 800999c:	2b00      	cmp	r3, #0
 800999e:	d106      	bne.n	80099ae <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f7f8 fdbb 	bl	8002524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2202      	movs	r2, #2
 80099b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099c4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	68db      	ldr	r3, [r3, #12]
 80099ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80099ce:	d902      	bls.n	80099d6 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80099d0:	2300      	movs	r3, #0
 80099d2:	60fb      	str	r3, [r7, #12]
 80099d4:	e002      	b.n	80099dc <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80099d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099da:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80099e4:	d007      	beq.n	80099f6 <HAL_SPI_Init+0x7a>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80099ee:	d002      	beq.n	80099f6 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2200      	movs	r2, #0
 80099f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d10b      	bne.n	8009a16 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	68db      	ldr	r3, [r3, #12]
 8009a02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009a06:	d903      	bls.n	8009a10 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2202      	movs	r2, #2
 8009a0c:	631a      	str	r2, [r3, #48]	; 0x30
 8009a0e:	e002      	b.n	8009a16 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2201      	movs	r2, #1
 8009a14:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	685a      	ldr	r2, [r3, #4]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	431a      	orrs	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	431a      	orrs	r2, r3
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	695b      	ldr	r3, [r3, #20]
 8009a2a:	431a      	orrs	r2, r3
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	699b      	ldr	r3, [r3, #24]
 8009a30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a34:	431a      	orrs	r2, r3
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	69db      	ldr	r3, [r3, #28]
 8009a3a:	431a      	orrs	r2, r3
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6a1b      	ldr	r3, [r3, #32]
 8009a40:	ea42 0103 	orr.w	r1, r2, r3
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	430a      	orrs	r2, r1
 8009a4e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	699b      	ldr	r3, [r3, #24]
 8009a54:	0c1b      	lsrs	r3, r3, #16
 8009a56:	f003 0204 	and.w	r2, r3, #4
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5e:	431a      	orrs	r2, r3
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a64:	431a      	orrs	r2, r3
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	ea42 0103 	orr.w	r1, r2, r3
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	68fa      	ldr	r2, [r7, #12]
 8009a74:	430a      	orrs	r2, r1
 8009a76:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2201      	movs	r2, #1
 8009a82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009a86:	2300      	movs	r3, #0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b082      	sub	sp, #8
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d101      	bne.n	8009aa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e01d      	b.n	8009ade <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d106      	bne.n	8009abc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f7f8 fd78 	bl	80025ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2202      	movs	r2, #2
 8009ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	3304      	adds	r3, #4
 8009acc:	4619      	mov	r1, r3
 8009ace:	4610      	mov	r0, r2
 8009ad0:	f000 f834 	bl	8009b3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3708      	adds	r7, #8
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
	...

08009ae8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b085      	sub	sp, #20
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	68da      	ldr	r2, [r3, #12]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f042 0201 	orr.w	r2, r2, #1
 8009afe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	689a      	ldr	r2, [r3, #8]
 8009b06:	4b0c      	ldr	r3, [pc, #48]	; (8009b38 <HAL_TIM_Base_Start_IT+0x50>)
 8009b08:	4013      	ands	r3, r2
 8009b0a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2b06      	cmp	r3, #6
 8009b10:	d00b      	beq.n	8009b2a <HAL_TIM_Base_Start_IT+0x42>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b18:	d007      	beq.n	8009b2a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f042 0201 	orr.w	r2, r2, #1
 8009b28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3714      	adds	r7, #20
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr
 8009b38:	00010007 	.word	0x00010007

08009b3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b085      	sub	sp, #20
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
 8009b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	4a40      	ldr	r2, [pc, #256]	; (8009c50 <TIM_Base_SetConfig+0x114>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d013      	beq.n	8009b7c <TIM_Base_SetConfig+0x40>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b5a:	d00f      	beq.n	8009b7c <TIM_Base_SetConfig+0x40>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	4a3d      	ldr	r2, [pc, #244]	; (8009c54 <TIM_Base_SetConfig+0x118>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d00b      	beq.n	8009b7c <TIM_Base_SetConfig+0x40>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	4a3c      	ldr	r2, [pc, #240]	; (8009c58 <TIM_Base_SetConfig+0x11c>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d007      	beq.n	8009b7c <TIM_Base_SetConfig+0x40>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	4a3b      	ldr	r2, [pc, #236]	; (8009c5c <TIM_Base_SetConfig+0x120>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d003      	beq.n	8009b7c <TIM_Base_SetConfig+0x40>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	4a3a      	ldr	r2, [pc, #232]	; (8009c60 <TIM_Base_SetConfig+0x124>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d108      	bne.n	8009b8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	68fa      	ldr	r2, [r7, #12]
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	4a2f      	ldr	r2, [pc, #188]	; (8009c50 <TIM_Base_SetConfig+0x114>)
 8009b92:	4293      	cmp	r3, r2
 8009b94:	d01f      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b9c:	d01b      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	4a2c      	ldr	r2, [pc, #176]	; (8009c54 <TIM_Base_SetConfig+0x118>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d017      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	4a2b      	ldr	r2, [pc, #172]	; (8009c58 <TIM_Base_SetConfig+0x11c>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d013      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4a2a      	ldr	r2, [pc, #168]	; (8009c5c <TIM_Base_SetConfig+0x120>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d00f      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	4a29      	ldr	r2, [pc, #164]	; (8009c60 <TIM_Base_SetConfig+0x124>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d00b      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a28      	ldr	r2, [pc, #160]	; (8009c64 <TIM_Base_SetConfig+0x128>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d007      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	4a27      	ldr	r2, [pc, #156]	; (8009c68 <TIM_Base_SetConfig+0x12c>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d003      	beq.n	8009bd6 <TIM_Base_SetConfig+0x9a>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	4a26      	ldr	r2, [pc, #152]	; (8009c6c <TIM_Base_SetConfig+0x130>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d108      	bne.n	8009be8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	68db      	ldr	r3, [r3, #12]
 8009be2:	68fa      	ldr	r2, [r7, #12]
 8009be4:	4313      	orrs	r3, r2
 8009be6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	695b      	ldr	r3, [r3, #20]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	689a      	ldr	r2, [r3, #8]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	4a10      	ldr	r2, [pc, #64]	; (8009c50 <TIM_Base_SetConfig+0x114>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d00f      	beq.n	8009c34 <TIM_Base_SetConfig+0xf8>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	4a12      	ldr	r2, [pc, #72]	; (8009c60 <TIM_Base_SetConfig+0x124>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d00b      	beq.n	8009c34 <TIM_Base_SetConfig+0xf8>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	4a11      	ldr	r2, [pc, #68]	; (8009c64 <TIM_Base_SetConfig+0x128>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d007      	beq.n	8009c34 <TIM_Base_SetConfig+0xf8>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a10      	ldr	r2, [pc, #64]	; (8009c68 <TIM_Base_SetConfig+0x12c>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d003      	beq.n	8009c34 <TIM_Base_SetConfig+0xf8>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a0f      	ldr	r2, [pc, #60]	; (8009c6c <TIM_Base_SetConfig+0x130>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d103      	bne.n	8009c3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	691a      	ldr	r2, [r3, #16]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	615a      	str	r2, [r3, #20]
}
 8009c42:	bf00      	nop
 8009c44:	3714      	adds	r7, #20
 8009c46:	46bd      	mov	sp, r7
 8009c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop
 8009c50:	40012c00 	.word	0x40012c00
 8009c54:	40000400 	.word	0x40000400
 8009c58:	40000800 	.word	0x40000800
 8009c5c:	40000c00 	.word	0x40000c00
 8009c60:	40013400 	.word	0x40013400
 8009c64:	40014000 	.word	0x40014000
 8009c68:	40014400 	.word	0x40014400
 8009c6c:	40014800 	.word	0x40014800

08009c70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d101      	bne.n	8009c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	e040      	b.n	8009d04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d106      	bne.n	8009c98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f7f8 fcb0 	bl	80025f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2224      	movs	r2, #36	; 0x24
 8009c9c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	681a      	ldr	r2, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f022 0201 	bic.w	r2, r2, #1
 8009cac:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 f8c0 	bl	8009e34 <UART_SetConfig>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d101      	bne.n	8009cbe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e022      	b.n	8009d04 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d002      	beq.n	8009ccc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 fbfc 	bl	800a4c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	685a      	ldr	r2, [r3, #4]
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	689a      	ldr	r2, [r3, #8]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009cea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f042 0201 	orr.w	r2, r2, #1
 8009cfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 fc83 	bl	800a608 <UART_CheckIdleState>
 8009d02:	4603      	mov	r3, r0
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3708      	adds	r7, #8
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b08a      	sub	sp, #40	; 0x28
 8009d10:	af02      	add	r7, sp, #8
 8009d12:	60f8      	str	r0, [r7, #12]
 8009d14:	60b9      	str	r1, [r7, #8]
 8009d16:	603b      	str	r3, [r7, #0]
 8009d18:	4613      	mov	r3, r2
 8009d1a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d20:	2b20      	cmp	r3, #32
 8009d22:	f040 8081 	bne.w	8009e28 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d002      	beq.n	8009d32 <HAL_UART_Transmit+0x26>
 8009d2c:	88fb      	ldrh	r3, [r7, #6]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d101      	bne.n	8009d36 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	e079      	b.n	8009e2a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	d101      	bne.n	8009d44 <HAL_UART_Transmit+0x38>
 8009d40:	2302      	movs	r3, #2
 8009d42:	e072      	b.n	8009e2a <HAL_UART_Transmit+0x11e>
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	2201      	movs	r2, #1
 8009d48:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2221      	movs	r2, #33	; 0x21
 8009d56:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8009d58:	f7f9 fbe2 	bl	8003520 <HAL_GetTick>
 8009d5c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	88fa      	ldrh	r2, [r7, #6]
 8009d62:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	88fa      	ldrh	r2, [r7, #6]
 8009d6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	689b      	ldr	r3, [r3, #8]
 8009d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d76:	d108      	bne.n	8009d8a <HAL_UART_Transmit+0x7e>
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	691b      	ldr	r3, [r3, #16]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d104      	bne.n	8009d8a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8009d80:	2300      	movs	r3, #0
 8009d82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	61bb      	str	r3, [r7, #24]
 8009d88:	e003      	b.n	8009d92 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009d92:	e02d      	b.n	8009df0 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	9300      	str	r3, [sp, #0]
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	2180      	movs	r1, #128	; 0x80
 8009d9e:	68f8      	ldr	r0, [r7, #12]
 8009da0:	f000 fc77 	bl	800a692 <UART_WaitOnFlagUntilTimeout>
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d001      	beq.n	8009dae <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8009daa:	2303      	movs	r3, #3
 8009dac:	e03d      	b.n	8009e2a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8009dae:	69fb      	ldr	r3, [r7, #28]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d10b      	bne.n	8009dcc <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	881a      	ldrh	r2, [r3, #0]
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009dc0:	b292      	uxth	r2, r2
 8009dc2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009dc4:	69bb      	ldr	r3, [r7, #24]
 8009dc6:	3302      	adds	r3, #2
 8009dc8:	61bb      	str	r3, [r7, #24]
 8009dca:	e008      	b.n	8009dde <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	781a      	ldrb	r2, [r3, #0]
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	b292      	uxth	r2, r2
 8009dd6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009dd8:	69fb      	ldr	r3, [r7, #28]
 8009dda:	3301      	adds	r3, #1
 8009ddc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	3b01      	subs	r3, #1
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d1cb      	bne.n	8009d94 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	9300      	str	r3, [sp, #0]
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	2200      	movs	r2, #0
 8009e04:	2140      	movs	r1, #64	; 0x40
 8009e06:	68f8      	ldr	r0, [r7, #12]
 8009e08:	f000 fc43 	bl	800a692 <UART_WaitOnFlagUntilTimeout>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d001      	beq.n	8009e16 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8009e12:	2303      	movs	r3, #3
 8009e14:	e009      	b.n	8009e2a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2220      	movs	r2, #32
 8009e1a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8009e24:	2300      	movs	r3, #0
 8009e26:	e000      	b.n	8009e2a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009e28:	2302      	movs	r3, #2
  }
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3720      	adds	r7, #32
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}
	...

08009e34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e34:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009e38:	b088      	sub	sp, #32
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8009e42:	2300      	movs	r3, #0
 8009e44:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	689a      	ldr	r2, [r3, #8]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	691b      	ldr	r3, [r3, #16]
 8009e52:	431a      	orrs	r2, r3
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	695b      	ldr	r3, [r3, #20]
 8009e58:	431a      	orrs	r2, r3
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	69db      	ldr	r3, [r3, #28]
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	4bac      	ldr	r3, [pc, #688]	; (800a11c <UART_SetConfig+0x2e8>)
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	6812      	ldr	r2, [r2, #0]
 8009e70:	69f9      	ldr	r1, [r7, #28]
 8009e72:	430b      	orrs	r3, r1
 8009e74:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	68da      	ldr	r2, [r3, #12]
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	430a      	orrs	r2, r1
 8009e8a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	699b      	ldr	r3, [r3, #24]
 8009e90:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4aa2      	ldr	r2, [pc, #648]	; (800a120 <UART_SetConfig+0x2ec>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d004      	beq.n	8009ea6 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6a1b      	ldr	r3, [r3, #32]
 8009ea0:	69fa      	ldr	r2, [r7, #28]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	689b      	ldr	r3, [r3, #8]
 8009eac:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	69fa      	ldr	r2, [r7, #28]
 8009eb6:	430a      	orrs	r2, r1
 8009eb8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	4a99      	ldr	r2, [pc, #612]	; (800a124 <UART_SetConfig+0x2f0>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d121      	bne.n	8009f08 <UART_SetConfig+0xd4>
 8009ec4:	4b98      	ldr	r3, [pc, #608]	; (800a128 <UART_SetConfig+0x2f4>)
 8009ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009eca:	f003 0303 	and.w	r3, r3, #3
 8009ece:	2b03      	cmp	r3, #3
 8009ed0:	d816      	bhi.n	8009f00 <UART_SetConfig+0xcc>
 8009ed2:	a201      	add	r2, pc, #4	; (adr r2, 8009ed8 <UART_SetConfig+0xa4>)
 8009ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed8:	08009ee9 	.word	0x08009ee9
 8009edc:	08009ef5 	.word	0x08009ef5
 8009ee0:	08009eef 	.word	0x08009eef
 8009ee4:	08009efb 	.word	0x08009efb
 8009ee8:	2301      	movs	r3, #1
 8009eea:	76fb      	strb	r3, [r7, #27]
 8009eec:	e0e8      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009eee:	2302      	movs	r3, #2
 8009ef0:	76fb      	strb	r3, [r7, #27]
 8009ef2:	e0e5      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009ef4:	2304      	movs	r3, #4
 8009ef6:	76fb      	strb	r3, [r7, #27]
 8009ef8:	e0e2      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009efa:	2308      	movs	r3, #8
 8009efc:	76fb      	strb	r3, [r7, #27]
 8009efe:	e0df      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009f00:	2310      	movs	r3, #16
 8009f02:	76fb      	strb	r3, [r7, #27]
 8009f04:	bf00      	nop
 8009f06:	e0db      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a87      	ldr	r2, [pc, #540]	; (800a12c <UART_SetConfig+0x2f8>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d134      	bne.n	8009f7c <UART_SetConfig+0x148>
 8009f12:	4b85      	ldr	r3, [pc, #532]	; (800a128 <UART_SetConfig+0x2f4>)
 8009f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f18:	f003 030c 	and.w	r3, r3, #12
 8009f1c:	2b0c      	cmp	r3, #12
 8009f1e:	d829      	bhi.n	8009f74 <UART_SetConfig+0x140>
 8009f20:	a201      	add	r2, pc, #4	; (adr r2, 8009f28 <UART_SetConfig+0xf4>)
 8009f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f26:	bf00      	nop
 8009f28:	08009f5d 	.word	0x08009f5d
 8009f2c:	08009f75 	.word	0x08009f75
 8009f30:	08009f75 	.word	0x08009f75
 8009f34:	08009f75 	.word	0x08009f75
 8009f38:	08009f69 	.word	0x08009f69
 8009f3c:	08009f75 	.word	0x08009f75
 8009f40:	08009f75 	.word	0x08009f75
 8009f44:	08009f75 	.word	0x08009f75
 8009f48:	08009f63 	.word	0x08009f63
 8009f4c:	08009f75 	.word	0x08009f75
 8009f50:	08009f75 	.word	0x08009f75
 8009f54:	08009f75 	.word	0x08009f75
 8009f58:	08009f6f 	.word	0x08009f6f
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	76fb      	strb	r3, [r7, #27]
 8009f60:	e0ae      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009f62:	2302      	movs	r3, #2
 8009f64:	76fb      	strb	r3, [r7, #27]
 8009f66:	e0ab      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009f68:	2304      	movs	r3, #4
 8009f6a:	76fb      	strb	r3, [r7, #27]
 8009f6c:	e0a8      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009f6e:	2308      	movs	r3, #8
 8009f70:	76fb      	strb	r3, [r7, #27]
 8009f72:	e0a5      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009f74:	2310      	movs	r3, #16
 8009f76:	76fb      	strb	r3, [r7, #27]
 8009f78:	bf00      	nop
 8009f7a:	e0a1      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a6b      	ldr	r2, [pc, #428]	; (800a130 <UART_SetConfig+0x2fc>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d120      	bne.n	8009fc8 <UART_SetConfig+0x194>
 8009f86:	4b68      	ldr	r3, [pc, #416]	; (800a128 <UART_SetConfig+0x2f4>)
 8009f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f8c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009f90:	2b10      	cmp	r3, #16
 8009f92:	d00f      	beq.n	8009fb4 <UART_SetConfig+0x180>
 8009f94:	2b10      	cmp	r3, #16
 8009f96:	d802      	bhi.n	8009f9e <UART_SetConfig+0x16a>
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d005      	beq.n	8009fa8 <UART_SetConfig+0x174>
 8009f9c:	e010      	b.n	8009fc0 <UART_SetConfig+0x18c>
 8009f9e:	2b20      	cmp	r3, #32
 8009fa0:	d005      	beq.n	8009fae <UART_SetConfig+0x17a>
 8009fa2:	2b30      	cmp	r3, #48	; 0x30
 8009fa4:	d009      	beq.n	8009fba <UART_SetConfig+0x186>
 8009fa6:	e00b      	b.n	8009fc0 <UART_SetConfig+0x18c>
 8009fa8:	2300      	movs	r3, #0
 8009faa:	76fb      	strb	r3, [r7, #27]
 8009fac:	e088      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009fae:	2302      	movs	r3, #2
 8009fb0:	76fb      	strb	r3, [r7, #27]
 8009fb2:	e085      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009fb4:	2304      	movs	r3, #4
 8009fb6:	76fb      	strb	r3, [r7, #27]
 8009fb8:	e082      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009fba:	2308      	movs	r3, #8
 8009fbc:	76fb      	strb	r3, [r7, #27]
 8009fbe:	e07f      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009fc0:	2310      	movs	r3, #16
 8009fc2:	76fb      	strb	r3, [r7, #27]
 8009fc4:	bf00      	nop
 8009fc6:	e07b      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a59      	ldr	r2, [pc, #356]	; (800a134 <UART_SetConfig+0x300>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d120      	bne.n	800a014 <UART_SetConfig+0x1e0>
 8009fd2:	4b55      	ldr	r3, [pc, #340]	; (800a128 <UART_SetConfig+0x2f4>)
 8009fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fd8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009fdc:	2b40      	cmp	r3, #64	; 0x40
 8009fde:	d00f      	beq.n	800a000 <UART_SetConfig+0x1cc>
 8009fe0:	2b40      	cmp	r3, #64	; 0x40
 8009fe2:	d802      	bhi.n	8009fea <UART_SetConfig+0x1b6>
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d005      	beq.n	8009ff4 <UART_SetConfig+0x1c0>
 8009fe8:	e010      	b.n	800a00c <UART_SetConfig+0x1d8>
 8009fea:	2b80      	cmp	r3, #128	; 0x80
 8009fec:	d005      	beq.n	8009ffa <UART_SetConfig+0x1c6>
 8009fee:	2bc0      	cmp	r3, #192	; 0xc0
 8009ff0:	d009      	beq.n	800a006 <UART_SetConfig+0x1d2>
 8009ff2:	e00b      	b.n	800a00c <UART_SetConfig+0x1d8>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	76fb      	strb	r3, [r7, #27]
 8009ff8:	e062      	b.n	800a0c0 <UART_SetConfig+0x28c>
 8009ffa:	2302      	movs	r3, #2
 8009ffc:	76fb      	strb	r3, [r7, #27]
 8009ffe:	e05f      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a000:	2304      	movs	r3, #4
 800a002:	76fb      	strb	r3, [r7, #27]
 800a004:	e05c      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a006:	2308      	movs	r3, #8
 800a008:	76fb      	strb	r3, [r7, #27]
 800a00a:	e059      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a00c:	2310      	movs	r3, #16
 800a00e:	76fb      	strb	r3, [r7, #27]
 800a010:	bf00      	nop
 800a012:	e055      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a47      	ldr	r2, [pc, #284]	; (800a138 <UART_SetConfig+0x304>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d124      	bne.n	800a068 <UART_SetConfig+0x234>
 800a01e:	4b42      	ldr	r3, [pc, #264]	; (800a128 <UART_SetConfig+0x2f4>)
 800a020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a024:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a028:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a02c:	d012      	beq.n	800a054 <UART_SetConfig+0x220>
 800a02e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a032:	d802      	bhi.n	800a03a <UART_SetConfig+0x206>
 800a034:	2b00      	cmp	r3, #0
 800a036:	d007      	beq.n	800a048 <UART_SetConfig+0x214>
 800a038:	e012      	b.n	800a060 <UART_SetConfig+0x22c>
 800a03a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a03e:	d006      	beq.n	800a04e <UART_SetConfig+0x21a>
 800a040:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a044:	d009      	beq.n	800a05a <UART_SetConfig+0x226>
 800a046:	e00b      	b.n	800a060 <UART_SetConfig+0x22c>
 800a048:	2300      	movs	r3, #0
 800a04a:	76fb      	strb	r3, [r7, #27]
 800a04c:	e038      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a04e:	2302      	movs	r3, #2
 800a050:	76fb      	strb	r3, [r7, #27]
 800a052:	e035      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a054:	2304      	movs	r3, #4
 800a056:	76fb      	strb	r3, [r7, #27]
 800a058:	e032      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a05a:	2308      	movs	r3, #8
 800a05c:	76fb      	strb	r3, [r7, #27]
 800a05e:	e02f      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a060:	2310      	movs	r3, #16
 800a062:	76fb      	strb	r3, [r7, #27]
 800a064:	bf00      	nop
 800a066:	e02b      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a2c      	ldr	r2, [pc, #176]	; (800a120 <UART_SetConfig+0x2ec>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d124      	bne.n	800a0bc <UART_SetConfig+0x288>
 800a072:	4b2d      	ldr	r3, [pc, #180]	; (800a128 <UART_SetConfig+0x2f4>)
 800a074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a078:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a07c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a080:	d012      	beq.n	800a0a8 <UART_SetConfig+0x274>
 800a082:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a086:	d802      	bhi.n	800a08e <UART_SetConfig+0x25a>
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d007      	beq.n	800a09c <UART_SetConfig+0x268>
 800a08c:	e012      	b.n	800a0b4 <UART_SetConfig+0x280>
 800a08e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a092:	d006      	beq.n	800a0a2 <UART_SetConfig+0x26e>
 800a094:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a098:	d009      	beq.n	800a0ae <UART_SetConfig+0x27a>
 800a09a:	e00b      	b.n	800a0b4 <UART_SetConfig+0x280>
 800a09c:	2300      	movs	r3, #0
 800a09e:	76fb      	strb	r3, [r7, #27]
 800a0a0:	e00e      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a0a2:	2302      	movs	r3, #2
 800a0a4:	76fb      	strb	r3, [r7, #27]
 800a0a6:	e00b      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a0a8:	2304      	movs	r3, #4
 800a0aa:	76fb      	strb	r3, [r7, #27]
 800a0ac:	e008      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a0ae:	2308      	movs	r3, #8
 800a0b0:	76fb      	strb	r3, [r7, #27]
 800a0b2:	e005      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a0b4:	2310      	movs	r3, #16
 800a0b6:	76fb      	strb	r3, [r7, #27]
 800a0b8:	bf00      	nop
 800a0ba:	e001      	b.n	800a0c0 <UART_SetConfig+0x28c>
 800a0bc:	2310      	movs	r3, #16
 800a0be:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	4a16      	ldr	r2, [pc, #88]	; (800a120 <UART_SetConfig+0x2ec>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	f040 80fa 	bne.w	800a2c0 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a0cc:	7efb      	ldrb	r3, [r7, #27]
 800a0ce:	2b08      	cmp	r3, #8
 800a0d0:	d836      	bhi.n	800a140 <UART_SetConfig+0x30c>
 800a0d2:	a201      	add	r2, pc, #4	; (adr r2, 800a0d8 <UART_SetConfig+0x2a4>)
 800a0d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d8:	0800a0fd 	.word	0x0800a0fd
 800a0dc:	0800a141 	.word	0x0800a141
 800a0e0:	0800a105 	.word	0x0800a105
 800a0e4:	0800a141 	.word	0x0800a141
 800a0e8:	0800a10b 	.word	0x0800a10b
 800a0ec:	0800a141 	.word	0x0800a141
 800a0f0:	0800a141 	.word	0x0800a141
 800a0f4:	0800a141 	.word	0x0800a141
 800a0f8:	0800a113 	.word	0x0800a113
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800a0fc:	f7fe f808 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 800a100:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a102:	e020      	b.n	800a146 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800a104:	4b0d      	ldr	r3, [pc, #52]	; (800a13c <UART_SetConfig+0x308>)
 800a106:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a108:	e01d      	b.n	800a146 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800a10a:	f7fd ff6b 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 800a10e:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a110:	e019      	b.n	800a146 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800a112:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a116:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a118:	e015      	b.n	800a146 <UART_SetConfig+0x312>
 800a11a:	bf00      	nop
 800a11c:	efff69f3 	.word	0xefff69f3
 800a120:	40008000 	.word	0x40008000
 800a124:	40013800 	.word	0x40013800
 800a128:	40021000 	.word	0x40021000
 800a12c:	40004400 	.word	0x40004400
 800a130:	40004800 	.word	0x40004800
 800a134:	40004c00 	.word	0x40004c00
 800a138:	40005000 	.word	0x40005000
 800a13c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800a140:	2301      	movs	r3, #1
 800a142:	74fb      	strb	r3, [r7, #19]
        break;
 800a144:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	f000 81ac 	beq.w	800a4a6 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	685a      	ldr	r2, [r3, #4]
 800a152:	4613      	mov	r3, r2
 800a154:	005b      	lsls	r3, r3, #1
 800a156:	4413      	add	r3, r2
 800a158:	68fa      	ldr	r2, [r7, #12]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d305      	bcc.n	800a16a <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a164:	68fa      	ldr	r2, [r7, #12]
 800a166:	429a      	cmp	r2, r3
 800a168:	d902      	bls.n	800a170 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	74fb      	strb	r3, [r7, #19]
 800a16e:	e19a      	b.n	800a4a6 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 800a170:	7efb      	ldrb	r3, [r7, #27]
 800a172:	2b08      	cmp	r3, #8
 800a174:	f200 8091 	bhi.w	800a29a <UART_SetConfig+0x466>
 800a178:	a201      	add	r2, pc, #4	; (adr r2, 800a180 <UART_SetConfig+0x34c>)
 800a17a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17e:	bf00      	nop
 800a180:	0800a1a5 	.word	0x0800a1a5
 800a184:	0800a29b 	.word	0x0800a29b
 800a188:	0800a1f1 	.word	0x0800a1f1
 800a18c:	0800a29b 	.word	0x0800a29b
 800a190:	0800a225 	.word	0x0800a225
 800a194:	0800a29b 	.word	0x0800a29b
 800a198:	0800a29b 	.word	0x0800a29b
 800a19c:	0800a29b 	.word	0x0800a29b
 800a1a0:	0800a271 	.word	0x0800a271
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a1a4:	f7fd ffb4 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	f04f 0200 	mov.w	r2, #0
 800a1b0:	f04f 0300 	mov.w	r3, #0
 800a1b4:	f04f 0400 	mov.w	r4, #0
 800a1b8:	0214      	lsls	r4, r2, #8
 800a1ba:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800a1be:	020b      	lsls	r3, r1, #8
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	6852      	ldr	r2, [r2, #4]
 800a1c4:	0852      	lsrs	r2, r2, #1
 800a1c6:	4611      	mov	r1, r2
 800a1c8:	f04f 0200 	mov.w	r2, #0
 800a1cc:	eb13 0b01 	adds.w	fp, r3, r1
 800a1d0:	eb44 0c02 	adc.w	ip, r4, r2
 800a1d4:	4658      	mov	r0, fp
 800a1d6:	4661      	mov	r1, ip
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	f04f 0400 	mov.w	r4, #0
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	4623      	mov	r3, r4
 800a1e4:	f7f6 fd90 	bl	8000d08 <__aeabi_uldivmod>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	460c      	mov	r4, r1
 800a1ec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800a1ee:	e057      	b.n	800a2a0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	085b      	lsrs	r3, r3, #1
 800a1f6:	f04f 0400 	mov.w	r4, #0
 800a1fa:	49b1      	ldr	r1, [pc, #708]	; (800a4c0 <UART_SetConfig+0x68c>)
 800a1fc:	f04f 0200 	mov.w	r2, #0
 800a200:	eb13 0b01 	adds.w	fp, r3, r1
 800a204:	eb44 0c02 	adc.w	ip, r4, r2
 800a208:	4658      	mov	r0, fp
 800a20a:	4661      	mov	r1, ip
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	f04f 0400 	mov.w	r4, #0
 800a214:	461a      	mov	r2, r3
 800a216:	4623      	mov	r3, r4
 800a218:	f7f6 fd76 	bl	8000d08 <__aeabi_uldivmod>
 800a21c:	4603      	mov	r3, r0
 800a21e:	460c      	mov	r4, r1
 800a220:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800a222:	e03d      	b.n	800a2a0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a224:	f7fd fede 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 800a228:	4603      	mov	r3, r0
 800a22a:	4619      	mov	r1, r3
 800a22c:	f04f 0200 	mov.w	r2, #0
 800a230:	f04f 0300 	mov.w	r3, #0
 800a234:	f04f 0400 	mov.w	r4, #0
 800a238:	0214      	lsls	r4, r2, #8
 800a23a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800a23e:	020b      	lsls	r3, r1, #8
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	6852      	ldr	r2, [r2, #4]
 800a244:	0852      	lsrs	r2, r2, #1
 800a246:	4611      	mov	r1, r2
 800a248:	f04f 0200 	mov.w	r2, #0
 800a24c:	eb13 0b01 	adds.w	fp, r3, r1
 800a250:	eb44 0c02 	adc.w	ip, r4, r2
 800a254:	4658      	mov	r0, fp
 800a256:	4661      	mov	r1, ip
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	f04f 0400 	mov.w	r4, #0
 800a260:	461a      	mov	r2, r3
 800a262:	4623      	mov	r3, r4
 800a264:	f7f6 fd50 	bl	8000d08 <__aeabi_uldivmod>
 800a268:	4603      	mov	r3, r0
 800a26a:	460c      	mov	r4, r1
 800a26c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800a26e:	e017      	b.n	800a2a0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	085b      	lsrs	r3, r3, #1
 800a276:	f04f 0400 	mov.w	r4, #0
 800a27a:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800a27e:	f144 0100 	adc.w	r1, r4, #0
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	f04f 0400 	mov.w	r4, #0
 800a28a:	461a      	mov	r2, r3
 800a28c:	4623      	mov	r3, r4
 800a28e:	f7f6 fd3b 	bl	8000d08 <__aeabi_uldivmod>
 800a292:	4603      	mov	r3, r0
 800a294:	460c      	mov	r4, r1
 800a296:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800a298:	e002      	b.n	800a2a0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 800a29a:	2301      	movs	r3, #1
 800a29c:	74fb      	strb	r3, [r7, #19]
            break;
 800a29e:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a2a6:	d308      	bcc.n	800a2ba <UART_SetConfig+0x486>
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a2ae:	d204      	bcs.n	800a2ba <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	697a      	ldr	r2, [r7, #20]
 800a2b6:	60da      	str	r2, [r3, #12]
 800a2b8:	e0f5      	b.n	800a4a6 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	74fb      	strb	r3, [r7, #19]
 800a2be:	e0f2      	b.n	800a4a6 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	69db      	ldr	r3, [r3, #28]
 800a2c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2c8:	d17f      	bne.n	800a3ca <UART_SetConfig+0x596>
  {
    switch (clocksource)
 800a2ca:	7efb      	ldrb	r3, [r7, #27]
 800a2cc:	2b08      	cmp	r3, #8
 800a2ce:	d85c      	bhi.n	800a38a <UART_SetConfig+0x556>
 800a2d0:	a201      	add	r2, pc, #4	; (adr r2, 800a2d8 <UART_SetConfig+0x4a4>)
 800a2d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2d6:	bf00      	nop
 800a2d8:	0800a2fd 	.word	0x0800a2fd
 800a2dc:	0800a31b 	.word	0x0800a31b
 800a2e0:	0800a339 	.word	0x0800a339
 800a2e4:	0800a38b 	.word	0x0800a38b
 800a2e8:	0800a355 	.word	0x0800a355
 800a2ec:	0800a38b 	.word	0x0800a38b
 800a2f0:	0800a38b 	.word	0x0800a38b
 800a2f4:	0800a38b 	.word	0x0800a38b
 800a2f8:	0800a373 	.word	0x0800a373
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a2fc:	f7fd ff08 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 800a300:	4603      	mov	r3, r0
 800a302:	005a      	lsls	r2, r3, #1
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	685b      	ldr	r3, [r3, #4]
 800a308:	085b      	lsrs	r3, r3, #1
 800a30a:	441a      	add	r2, r3
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	fbb2 f3f3 	udiv	r3, r2, r3
 800a314:	b29b      	uxth	r3, r3
 800a316:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a318:	e03a      	b.n	800a390 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a31a:	f7fd ff0f 	bl	800813c <HAL_RCC_GetPCLK2Freq>
 800a31e:	4603      	mov	r3, r0
 800a320:	005a      	lsls	r2, r3, #1
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	085b      	lsrs	r3, r3, #1
 800a328:	441a      	add	r2, r3
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a332:	b29b      	uxth	r3, r3
 800a334:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a336:	e02b      	b.n	800a390 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	085b      	lsrs	r3, r3, #1
 800a33e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800a342:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	6852      	ldr	r2, [r2, #4]
 800a34a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a34e:	b29b      	uxth	r3, r3
 800a350:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a352:	e01d      	b.n	800a390 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a354:	f7fd fe46 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 800a358:	4603      	mov	r3, r0
 800a35a:	005a      	lsls	r2, r3, #1
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	085b      	lsrs	r3, r3, #1
 800a362:	441a      	add	r2, r3
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	fbb2 f3f3 	udiv	r3, r2, r3
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a370:	e00e      	b.n	800a390 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	085b      	lsrs	r3, r3, #1
 800a378:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	fbb2 f3f3 	udiv	r3, r2, r3
 800a384:	b29b      	uxth	r3, r3
 800a386:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a388:	e002      	b.n	800a390 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800a38a:	2301      	movs	r3, #1
 800a38c:	74fb      	strb	r3, [r7, #19]
        break;
 800a38e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	2b0f      	cmp	r3, #15
 800a394:	d916      	bls.n	800a3c4 <UART_SetConfig+0x590>
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a39c:	d212      	bcs.n	800a3c4 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	b29b      	uxth	r3, r3
 800a3a2:	f023 030f 	bic.w	r3, r3, #15
 800a3a6:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	085b      	lsrs	r3, r3, #1
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	f003 0307 	and.w	r3, r3, #7
 800a3b2:	b29a      	uxth	r2, r3
 800a3b4:	897b      	ldrh	r3, [r7, #10]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	897a      	ldrh	r2, [r7, #10]
 800a3c0:	60da      	str	r2, [r3, #12]
 800a3c2:	e070      	b.n	800a4a6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	74fb      	strb	r3, [r7, #19]
 800a3c8:	e06d      	b.n	800a4a6 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 800a3ca:	7efb      	ldrb	r3, [r7, #27]
 800a3cc:	2b08      	cmp	r3, #8
 800a3ce:	d859      	bhi.n	800a484 <UART_SetConfig+0x650>
 800a3d0:	a201      	add	r2, pc, #4	; (adr r2, 800a3d8 <UART_SetConfig+0x5a4>)
 800a3d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3d6:	bf00      	nop
 800a3d8:	0800a3fd 	.word	0x0800a3fd
 800a3dc:	0800a419 	.word	0x0800a419
 800a3e0:	0800a435 	.word	0x0800a435
 800a3e4:	0800a485 	.word	0x0800a485
 800a3e8:	0800a451 	.word	0x0800a451
 800a3ec:	0800a485 	.word	0x0800a485
 800a3f0:	0800a485 	.word	0x0800a485
 800a3f4:	0800a485 	.word	0x0800a485
 800a3f8:	0800a46d 	.word	0x0800a46d
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a3fc:	f7fd fe88 	bl	8008110 <HAL_RCC_GetPCLK1Freq>
 800a400:	4602      	mov	r2, r0
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	085b      	lsrs	r3, r3, #1
 800a408:	441a      	add	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a412:	b29b      	uxth	r3, r3
 800a414:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a416:	e038      	b.n	800a48a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a418:	f7fd fe90 	bl	800813c <HAL_RCC_GetPCLK2Freq>
 800a41c:	4602      	mov	r2, r0
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	085b      	lsrs	r3, r3, #1
 800a424:	441a      	add	r2, r3
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a42e:	b29b      	uxth	r3, r3
 800a430:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a432:	e02a      	b.n	800a48a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	085b      	lsrs	r3, r3, #1
 800a43a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800a43e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	6852      	ldr	r2, [r2, #4]
 800a446:	fbb3 f3f2 	udiv	r3, r3, r2
 800a44a:	b29b      	uxth	r3, r3
 800a44c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a44e:	e01c      	b.n	800a48a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a450:	f7fd fdc8 	bl	8007fe4 <HAL_RCC_GetSysClockFreq>
 800a454:	4602      	mov	r2, r0
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	085b      	lsrs	r3, r3, #1
 800a45c:	441a      	add	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	fbb2 f3f3 	udiv	r3, r2, r3
 800a466:	b29b      	uxth	r3, r3
 800a468:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a46a:	e00e      	b.n	800a48a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	085b      	lsrs	r3, r3, #1
 800a472:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	685b      	ldr	r3, [r3, #4]
 800a47a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a47e:	b29b      	uxth	r3, r3
 800a480:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a482:	e002      	b.n	800a48a <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	74fb      	strb	r3, [r7, #19]
        break;
 800a488:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a48a:	697b      	ldr	r3, [r7, #20]
 800a48c:	2b0f      	cmp	r3, #15
 800a48e:	d908      	bls.n	800a4a2 <UART_SetConfig+0x66e>
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a496:	d204      	bcs.n	800a4a2 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	697a      	ldr	r2, [r7, #20]
 800a49e:	60da      	str	r2, [r3, #12]
 800a4a0:	e001      	b.n	800a4a6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800a4b2:	7cfb      	ldrb	r3, [r7, #19]
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	3720      	adds	r7, #32
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800a4be:	bf00      	nop
 800a4c0:	f4240000 	.word	0xf4240000

0800a4c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4d0:	f003 0301 	and.w	r3, r3, #1
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00a      	beq.n	800a4ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	430a      	orrs	r2, r1
 800a4ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4f2:	f003 0302 	and.w	r3, r3, #2
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00a      	beq.n	800a510 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	430a      	orrs	r2, r1
 800a50e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a514:	f003 0304 	and.w	r3, r3, #4
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d00a      	beq.n	800a532 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	685b      	ldr	r3, [r3, #4]
 800a522:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	430a      	orrs	r2, r1
 800a530:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a536:	f003 0308 	and.w	r3, r3, #8
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d00a      	beq.n	800a554 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	430a      	orrs	r2, r1
 800a552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a558:	f003 0310 	and.w	r3, r3, #16
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d00a      	beq.n	800a576 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	430a      	orrs	r2, r1
 800a574:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a57a:	f003 0320 	and.w	r3, r3, #32
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00a      	beq.n	800a598 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	689b      	ldr	r3, [r3, #8]
 800a588:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	430a      	orrs	r2, r1
 800a596:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a59c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d01a      	beq.n	800a5da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	685b      	ldr	r3, [r3, #4]
 800a5aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	430a      	orrs	r2, r1
 800a5b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a5c2:	d10a      	bne.n	800a5da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	685b      	ldr	r3, [r3, #4]
 800a5ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	430a      	orrs	r2, r1
 800a5d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d00a      	beq.n	800a5fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	430a      	orrs	r2, r1
 800a5fa:	605a      	str	r2, [r3, #4]
  }
}
 800a5fc:	bf00      	nop
 800a5fe:	370c      	adds	r7, #12
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b086      	sub	sp, #24
 800a60c:	af02      	add	r7, sp, #8
 800a60e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2200      	movs	r2, #0
 800a614:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a616:	f7f8 ff83 	bl	8003520 <HAL_GetTick>
 800a61a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f003 0308 	and.w	r3, r3, #8
 800a626:	2b08      	cmp	r3, #8
 800a628:	d10e      	bne.n	800a648 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a62a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a62e:	9300      	str	r3, [sp, #0]
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	2200      	movs	r2, #0
 800a634:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f000 f82a 	bl	800a692 <UART_WaitOnFlagUntilTimeout>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d001      	beq.n	800a648 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a644:	2303      	movs	r3, #3
 800a646:	e020      	b.n	800a68a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f003 0304 	and.w	r3, r3, #4
 800a652:	2b04      	cmp	r3, #4
 800a654:	d10e      	bne.n	800a674 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a656:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a65a:	9300      	str	r3, [sp, #0]
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	2200      	movs	r2, #0
 800a660:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 f814 	bl	800a692 <UART_WaitOnFlagUntilTimeout>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d001      	beq.n	800a674 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a670:	2303      	movs	r3, #3
 800a672:	e00a      	b.n	800a68a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2220      	movs	r2, #32
 800a678:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2220      	movs	r2, #32
 800a67e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2200      	movs	r2, #0
 800a684:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800a688:	2300      	movs	r3, #0
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b084      	sub	sp, #16
 800a696:	af00      	add	r7, sp, #0
 800a698:	60f8      	str	r0, [r7, #12]
 800a69a:	60b9      	str	r1, [r7, #8]
 800a69c:	603b      	str	r3, [r7, #0]
 800a69e:	4613      	mov	r3, r2
 800a6a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6a2:	e02a      	b.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6a4:	69bb      	ldr	r3, [r7, #24]
 800a6a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6aa:	d026      	beq.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6ac:	f7f8 ff38 	bl	8003520 <HAL_GetTick>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	1ad3      	subs	r3, r2, r3
 800a6b6:	69ba      	ldr	r2, [r7, #24]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d302      	bcc.n	800a6c2 <UART_WaitOnFlagUntilTimeout+0x30>
 800a6bc:	69bb      	ldr	r3, [r7, #24]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d11b      	bne.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	681a      	ldr	r2, [r3, #0]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a6d0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	689a      	ldr	r2, [r3, #8]
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f022 0201 	bic.w	r2, r2, #1
 800a6e0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2220      	movs	r2, #32
 800a6e6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2220      	movs	r2, #32
 800a6ec:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800a6f6:	2303      	movs	r3, #3
 800a6f8:	e00f      	b.n	800a71a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	69da      	ldr	r2, [r3, #28]
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	4013      	ands	r3, r2
 800a704:	68ba      	ldr	r2, [r7, #8]
 800a706:	429a      	cmp	r2, r3
 800a708:	bf0c      	ite	eq
 800a70a:	2301      	moveq	r3, #1
 800a70c:	2300      	movne	r3, #0
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	461a      	mov	r2, r3
 800a712:	79fb      	ldrb	r3, [r7, #7]
 800a714:	429a      	cmp	r2, r3
 800a716:	d0c5      	beq.n	800a6a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3710      	adds	r7, #16
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a722:	b084      	sub	sp, #16
 800a724:	b580      	push	{r7, lr}
 800a726:	b084      	sub	sp, #16
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	f107 001c 	add.w	r0, r7, #28
 800a730:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a736:	2b01      	cmp	r3, #1
 800a738:	d122      	bne.n	800a780 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a73e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a74e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	68db      	ldr	r3, [r3, #12]
 800a75a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a764:	2b01      	cmp	r3, #1
 800a766:	d105      	bne.n	800a774 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	68db      	ldr	r3, [r3, #12]
 800a76c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f000 f937 	bl	800a9e8 <USB_CoreReset>
 800a77a:	4603      	mov	r3, r0
 800a77c:	73fb      	strb	r3, [r7, #15]
 800a77e:	e01a      	b.n	800a7b6 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f000 f92b 	bl	800a9e8 <USB_CoreReset>
 800a792:	4603      	mov	r3, r0
 800a794:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a796:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d106      	bne.n	800a7aa <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	639a      	str	r2, [r3, #56]	; 0x38
 800a7a8:	e005      	b.n	800a7b6 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800a7b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3710      	adds	r7, #16
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a7c2:	b004      	add	sp, #16
 800a7c4:	4770      	bx	lr

0800a7c6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a7c6:	b480      	push	{r7}
 800a7c8:	b083      	sub	sp, #12
 800a7ca:	af00      	add	r7, sp, #0
 800a7cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	689b      	ldr	r3, [r3, #8]
 800a7d2:	f043 0201 	orr.w	r2, r3, #1
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr

0800a7e8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	f023 0201 	bic.w	r2, r3, #1
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	370c      	adds	r7, #12
 800a802:	46bd      	mov	sp, r7
 800a804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a808:	4770      	bx	lr

0800a80a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b082      	sub	sp, #8
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	460b      	mov	r3, r1
 800a814:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a822:	78fb      	ldrb	r3, [r7, #3]
 800a824:	2b01      	cmp	r3, #1
 800a826:	d106      	bne.n	800a836 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	68db      	ldr	r3, [r3, #12]
 800a82c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	60da      	str	r2, [r3, #12]
 800a834:	e00b      	b.n	800a84e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a836:	78fb      	ldrb	r3, [r7, #3]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d106      	bne.n	800a84a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	60da      	str	r2, [r3, #12]
 800a848:	e001      	b.n	800a84e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a84a:	2301      	movs	r3, #1
 800a84c:	e003      	b.n	800a856 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a84e:	2032      	movs	r0, #50	; 0x32
 800a850:	f7f8 fe72 	bl	8003538 <HAL_Delay>

  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3708      	adds	r7, #8
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
	...

0800a860 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a860:	b480      	push	{r7}
 800a862:	b085      	sub	sp, #20
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a86a:	2300      	movs	r3, #0
 800a86c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	019b      	lsls	r3, r3, #6
 800a872:	f043 0220 	orr.w	r2, r3, #32
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	3301      	adds	r3, #1
 800a87e:	60fb      	str	r3, [r7, #12]
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	4a09      	ldr	r2, [pc, #36]	; (800a8a8 <USB_FlushTxFifo+0x48>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d901      	bls.n	800a88c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a888:	2303      	movs	r3, #3
 800a88a:	e006      	b.n	800a89a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	f003 0320 	and.w	r3, r3, #32
 800a894:	2b20      	cmp	r3, #32
 800a896:	d0f0      	beq.n	800a87a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a898:	2300      	movs	r3, #0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3714      	adds	r7, #20
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr
 800a8a6:	bf00      	nop
 800a8a8:	00030d40 	.word	0x00030d40

0800a8ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a8ac:	b480      	push	{r7}
 800a8ae:	b085      	sub	sp, #20
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2210      	movs	r2, #16
 800a8bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	60fb      	str	r3, [r7, #12]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	4a09      	ldr	r2, [pc, #36]	; (800a8ec <USB_FlushRxFifo+0x40>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d901      	bls.n	800a8d0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a8cc:	2303      	movs	r3, #3
 800a8ce:	e006      	b.n	800a8de <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	691b      	ldr	r3, [r3, #16]
 800a8d4:	f003 0310 	and.w	r3, r3, #16
 800a8d8:	2b10      	cmp	r3, #16
 800a8da:	d0f0      	beq.n	800a8be <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a8dc:	2300      	movs	r3, #0
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3714      	adds	r7, #20
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop
 800a8ec:	00030d40 	.word	0x00030d40

0800a8f0 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b089      	sub	sp, #36	; 0x24
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	60f8      	str	r0, [r7, #12]
 800a8f8:	60b9      	str	r1, [r7, #8]
 800a8fa:	4611      	mov	r1, r2
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	460b      	mov	r3, r1
 800a900:	71fb      	strb	r3, [r7, #7]
 800a902:	4613      	mov	r3, r2
 800a904:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a90e:	88bb      	ldrh	r3, [r7, #4]
 800a910:	3303      	adds	r3, #3
 800a912:	089b      	lsrs	r3, r3, #2
 800a914:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a916:	2300      	movs	r3, #0
 800a918:	61bb      	str	r3, [r7, #24]
 800a91a:	e00f      	b.n	800a93c <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a91c:	79fb      	ldrb	r3, [r7, #7]
 800a91e:	031a      	lsls	r2, r3, #12
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	4413      	add	r3, r2
 800a924:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a928:	461a      	mov	r2, r3
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a930:	69fb      	ldr	r3, [r7, #28]
 800a932:	3304      	adds	r3, #4
 800a934:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a936:	69bb      	ldr	r3, [r7, #24]
 800a938:	3301      	adds	r3, #1
 800a93a:	61bb      	str	r3, [r7, #24]
 800a93c:	69ba      	ldr	r2, [r7, #24]
 800a93e:	693b      	ldr	r3, [r7, #16]
 800a940:	429a      	cmp	r2, r3
 800a942:	d3eb      	bcc.n	800a91c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a944:	2300      	movs	r3, #0
}
 800a946:	4618      	mov	r0, r3
 800a948:	3724      	adds	r7, #36	; 0x24
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a952:	b480      	push	{r7}
 800a954:	b089      	sub	sp, #36	; 0x24
 800a956:	af00      	add	r7, sp, #0
 800a958:	60f8      	str	r0, [r7, #12]
 800a95a:	60b9      	str	r1, [r7, #8]
 800a95c:	4613      	mov	r3, r2
 800a95e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a968:	88fb      	ldrh	r3, [r7, #6]
 800a96a:	3303      	adds	r3, #3
 800a96c:	089b      	lsrs	r3, r3, #2
 800a96e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a970:	2300      	movs	r3, #0
 800a972:	61bb      	str	r3, [r7, #24]
 800a974:	e00b      	b.n	800a98e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	601a      	str	r2, [r3, #0]
    pDest++;
 800a982:	69fb      	ldr	r3, [r7, #28]
 800a984:	3304      	adds	r3, #4
 800a986:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a988:	69bb      	ldr	r3, [r7, #24]
 800a98a:	3301      	adds	r3, #1
 800a98c:	61bb      	str	r3, [r7, #24]
 800a98e:	69ba      	ldr	r2, [r7, #24]
 800a990:	693b      	ldr	r3, [r7, #16]
 800a992:	429a      	cmp	r2, r3
 800a994:	d3ef      	bcc.n	800a976 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a996:	69fb      	ldr	r3, [r7, #28]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3724      	adds	r7, #36	; 0x24
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr

0800a9a4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	695b      	ldr	r3, [r3, #20]
 800a9b0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	699b      	ldr	r3, [r3, #24]
 800a9b6:	68fa      	ldr	r2, [r7, #12]
 800a9b8:	4013      	ands	r3, r2
 800a9ba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3714      	adds	r7, #20
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c8:	4770      	bx	lr

0800a9ca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a9ca:	b480      	push	{r7}
 800a9cc:	b083      	sub	sp, #12
 800a9ce:	af00      	add	r7, sp, #0
 800a9d0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	695b      	ldr	r3, [r3, #20]
 800a9d6:	f003 0301 	and.w	r3, r3, #1
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	370c      	adds	r7, #12
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr
	...

0800a9e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	60fb      	str	r3, [r7, #12]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	4a13      	ldr	r2, [pc, #76]	; (800aa4c <USB_CoreReset+0x64>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d901      	bls.n	800aa06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aa02:	2303      	movs	r3, #3
 800aa04:	e01b      	b.n	800aa3e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	691b      	ldr	r3, [r3, #16]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	daf2      	bge.n	800a9f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	691b      	ldr	r3, [r3, #16]
 800aa16:	f043 0201 	orr.w	r2, r3, #1
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	3301      	adds	r3, #1
 800aa22:	60fb      	str	r3, [r7, #12]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	4a09      	ldr	r2, [pc, #36]	; (800aa4c <USB_CoreReset+0x64>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d901      	bls.n	800aa30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800aa2c:	2303      	movs	r3, #3
 800aa2e:	e006      	b.n	800aa3e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	691b      	ldr	r3, [r3, #16]
 800aa34:	f003 0301 	and.w	r3, r3, #1
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d0f0      	beq.n	800aa1e <USB_CoreReset+0x36>

  return HAL_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3714      	adds	r7, #20
 800aa42:	46bd      	mov	sp, r7
 800aa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa48:	4770      	bx	lr
 800aa4a:	bf00      	nop
 800aa4c:	00030d40 	.word	0x00030d40

0800aa50 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa50:	b084      	sub	sp, #16
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b084      	sub	sp, #16
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
 800aa5a:	f107 001c 	add.w	r0, r7, #28
 800aa5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	2300      	movs	r3, #0
 800aa70:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa76:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	68ba      	ldr	r2, [r7, #8]
 800aa94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa98:	f023 0304 	bic.w	r3, r3, #4
 800aa9c:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800aa9e:	2110      	movs	r1, #16
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f7ff fedd 	bl	800a860 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f7ff ff00 	bl	800a8ac <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800aaac:	2300      	movs	r3, #0
 800aaae:	60fb      	str	r3, [r7, #12]
 800aab0:	e015      	b.n	800aade <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	015a      	lsls	r2, r3, #5
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	4413      	add	r3, r2
 800aaba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aabe:	461a      	mov	r2, r3
 800aac0:	f04f 33ff 	mov.w	r3, #4294967295
 800aac4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	015a      	lsls	r2, r3, #5
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	4413      	add	r3, r2
 800aace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aad2:	461a      	mov	r2, r3
 800aad4:	2300      	movs	r3, #0
 800aad6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	3301      	adds	r3, #1
 800aadc:	60fb      	str	r3, [r7, #12]
 800aade:	6a3b      	ldr	r3, [r7, #32]
 800aae0:	68fa      	ldr	r2, [r7, #12]
 800aae2:	429a      	cmp	r2, r3
 800aae4:	d3e5      	bcc.n	800aab2 <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800aae6:	2101      	movs	r1, #1
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f000 f869 	bl	800abc0 <USB_DriveVbus>

  HAL_Delay(200U);
 800aaee:	20c8      	movs	r0, #200	; 0xc8
 800aaf0:	f7f8 fd22 	bl	8003538 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f04f 32ff 	mov.w	r2, #4294967295
 800ab00:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2280      	movs	r2, #128	; 0x80
 800ab06:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4a0d      	ldr	r2, [pc, #52]	; (800ab40 <USB_HostInit+0xf0>)
 800ab0c:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	4a0c      	ldr	r2, [pc, #48]	; (800ab44 <USB_HostInit+0xf4>)
 800ab12:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	699b      	ldr	r3, [r3, #24]
 800ab1a:	f043 0210 	orr.w	r2, r3, #16
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	699a      	ldr	r2, [r3, #24]
 800ab26:	4b08      	ldr	r3, [pc, #32]	; (800ab48 <USB_HostInit+0xf8>)
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800ab2e:	2300      	movs	r3, #0
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3710      	adds	r7, #16
 800ab34:	46bd      	mov	sp, r7
 800ab36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ab3a:	b004      	add	sp, #16
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	00600080 	.word	0x00600080
 800ab44:	004000e0 	.word	0x004000e0
 800ab48:	a3200008 	.word	0xa3200008

0800ab4c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b085      	sub	sp, #20
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	460b      	mov	r3, r1
 800ab56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	68fa      	ldr	r2, [r7, #12]
 800ab66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ab6a:	f023 0303 	bic.w	r3, r3, #3
 800ab6e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab76:	681a      	ldr	r2, [r3, #0]
 800ab78:	78fb      	ldrb	r3, [r7, #3]
 800ab7a:	f003 0303 	and.w	r3, r3, #3
 800ab7e:	68f9      	ldr	r1, [r7, #12]
 800ab80:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ab84:	4313      	orrs	r3, r2
 800ab86:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800ab88:	78fb      	ldrb	r3, [r7, #3]
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d107      	bne.n	800ab9e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab94:	461a      	mov	r2, r3
 800ab96:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800ab9a:	6053      	str	r3, [r2, #4]
 800ab9c:	e009      	b.n	800abb2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800ab9e:	78fb      	ldrb	r3, [r7, #3]
 800aba0:	2b02      	cmp	r3, #2
 800aba2:	d106      	bne.n	800abb2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abaa:	461a      	mov	r2, r3
 800abac:	f241 7370 	movw	r3, #6000	; 0x1770
 800abb0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800abb2:	2300      	movs	r3, #0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3714      	adds	r7, #20
 800abb8:	46bd      	mov	sp, r7
 800abba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbe:	4770      	bx	lr

0800abc0 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800abc0:	b480      	push	{r7}
 800abc2:	b085      	sub	sp, #20
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
 800abc8:	460b      	mov	r3, r1
 800abca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800abd0:	2300      	movs	r3, #0
 800abd2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800abe4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800abec:	2b00      	cmp	r3, #0
 800abee:	d109      	bne.n	800ac04 <USB_DriveVbus+0x44>
 800abf0:	78fb      	ldrb	r3, [r7, #3]
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d106      	bne.n	800ac04 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	68fa      	ldr	r2, [r7, #12]
 800abfa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800abfe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ac02:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ac0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac0e:	d109      	bne.n	800ac24 <USB_DriveVbus+0x64>
 800ac10:	78fb      	ldrb	r3, [r7, #3]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d106      	bne.n	800ac24 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	68fa      	ldr	r2, [r7, #12]
 800ac1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800ac1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac22:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3714      	adds	r7, #20
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac30:	4770      	bx	lr

0800ac32 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800ac32:	b480      	push	{r7}
 800ac34:	b085      	sub	sp, #20
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac44:	689b      	ldr	r3, [r3, #8]
 800ac46:	b29b      	uxth	r3, r3
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3714      	adds	r7, #20
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac52:	4770      	bx	lr

0800ac54 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b087      	sub	sp, #28
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
 800ac5c:	4608      	mov	r0, r1
 800ac5e:	4611      	mov	r1, r2
 800ac60:	461a      	mov	r2, r3
 800ac62:	4603      	mov	r3, r0
 800ac64:	70fb      	strb	r3, [r7, #3]
 800ac66:	460b      	mov	r3, r1
 800ac68:	70bb      	strb	r3, [r7, #2]
 800ac6a:	4613      	mov	r3, r2
 800ac6c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800ac76:	78fb      	ldrb	r3, [r7, #3]
 800ac78:	015a      	lsls	r2, r3, #5
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	4413      	add	r3, r2
 800ac7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac82:	461a      	mov	r2, r3
 800ac84:	f04f 33ff 	mov.w	r3, #4294967295
 800ac88:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800ac8a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ac8e:	2b03      	cmp	r3, #3
 800ac90:	d867      	bhi.n	800ad62 <USB_HC_Init+0x10e>
 800ac92:	a201      	add	r2, pc, #4	; (adr r2, 800ac98 <USB_HC_Init+0x44>)
 800ac94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac98:	0800aca9 	.word	0x0800aca9
 800ac9c:	0800ad25 	.word	0x0800ad25
 800aca0:	0800aca9 	.word	0x0800aca9
 800aca4:	0800ace7 	.word	0x0800ace7
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800aca8:	78fb      	ldrb	r3, [r7, #3]
 800acaa:	015a      	lsls	r2, r3, #5
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	4413      	add	r3, r2
 800acb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acb4:	461a      	mov	r2, r3
 800acb6:	f240 439d 	movw	r3, #1181	; 0x49d
 800acba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800acbc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	da51      	bge.n	800ad68 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800acc4:	78fb      	ldrb	r3, [r7, #3]
 800acc6:	015a      	lsls	r2, r3, #5
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	4413      	add	r3, r2
 800accc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acd0:	68db      	ldr	r3, [r3, #12]
 800acd2:	78fa      	ldrb	r2, [r7, #3]
 800acd4:	0151      	lsls	r1, r2, #5
 800acd6:	68ba      	ldr	r2, [r7, #8]
 800acd8:	440a      	add	r2, r1
 800acda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ace2:	60d3      	str	r3, [r2, #12]
      }
      break;
 800ace4:	e040      	b.n	800ad68 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ace6:	78fb      	ldrb	r3, [r7, #3]
 800ace8:	015a      	lsls	r2, r3, #5
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	4413      	add	r3, r2
 800acee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acf2:	461a      	mov	r2, r3
 800acf4:	f240 639d 	movw	r3, #1693	; 0x69d
 800acf8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800acfa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	da34      	bge.n	800ad6c <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ad02:	78fb      	ldrb	r3, [r7, #3]
 800ad04:	015a      	lsls	r2, r3, #5
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	4413      	add	r3, r2
 800ad0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad0e:	68db      	ldr	r3, [r3, #12]
 800ad10:	78fa      	ldrb	r2, [r7, #3]
 800ad12:	0151      	lsls	r1, r2, #5
 800ad14:	68ba      	ldr	r2, [r7, #8]
 800ad16:	440a      	add	r2, r1
 800ad18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad20:	60d3      	str	r3, [r2, #12]
      }

      break;
 800ad22:	e023      	b.n	800ad6c <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ad24:	78fb      	ldrb	r3, [r7, #3]
 800ad26:	015a      	lsls	r2, r3, #5
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	4413      	add	r3, r2
 800ad2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad30:	461a      	mov	r2, r3
 800ad32:	f240 2325 	movw	r3, #549	; 0x225
 800ad36:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800ad38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	da17      	bge.n	800ad70 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800ad40:	78fb      	ldrb	r3, [r7, #3]
 800ad42:	015a      	lsls	r2, r3, #5
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	4413      	add	r3, r2
 800ad48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad4c:	68db      	ldr	r3, [r3, #12]
 800ad4e:	78fa      	ldrb	r2, [r7, #3]
 800ad50:	0151      	lsls	r1, r2, #5
 800ad52:	68ba      	ldr	r2, [r7, #8]
 800ad54:	440a      	add	r2, r1
 800ad56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad5a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800ad5e:	60d3      	str	r3, [r2, #12]
      }
      break;
 800ad60:	e006      	b.n	800ad70 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800ad62:	2301      	movs	r3, #1
 800ad64:	75fb      	strb	r3, [r7, #23]
      break;
 800ad66:	e004      	b.n	800ad72 <USB_HC_Init+0x11e>
      break;
 800ad68:	bf00      	nop
 800ad6a:	e002      	b.n	800ad72 <USB_HC_Init+0x11e>
      break;
 800ad6c:	bf00      	nop
 800ad6e:	e000      	b.n	800ad72 <USB_HC_Init+0x11e>
      break;
 800ad70:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad78:	699a      	ldr	r2, [r3, #24]
 800ad7a:	78fb      	ldrb	r3, [r7, #3]
 800ad7c:	f003 030f 	and.w	r3, r3, #15
 800ad80:	2101      	movs	r1, #1
 800ad82:	fa01 f303 	lsl.w	r3, r1, r3
 800ad86:	68b9      	ldr	r1, [r7, #8]
 800ad88:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	699b      	ldr	r3, [r3, #24]
 800ad94:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800ad9c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	da03      	bge.n	800adac <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800ada4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ada8:	613b      	str	r3, [r7, #16]
 800adaa:	e001      	b.n	800adb0 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800adac:	2300      	movs	r3, #0
 800adae:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800adb0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800adb4:	2b02      	cmp	r3, #2
 800adb6:	d103      	bne.n	800adc0 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800adb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800adbc:	60fb      	str	r3, [r7, #12]
 800adbe:	e001      	b.n	800adc4 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800adc0:	2300      	movs	r3, #0
 800adc2:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800adc4:	787b      	ldrb	r3, [r7, #1]
 800adc6:	059b      	lsls	r3, r3, #22
 800adc8:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800adcc:	78bb      	ldrb	r3, [r7, #2]
 800adce:	02db      	lsls	r3, r3, #11
 800add0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800add4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800add6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800adda:	049b      	lsls	r3, r3, #18
 800addc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ade0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ade2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ade4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ade8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800adee:	78fb      	ldrb	r3, [r7, #3]
 800adf0:	0159      	lsls	r1, r3, #5
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	440b      	add	r3, r1
 800adf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adfa:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ae00:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800ae02:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ae06:	2b03      	cmp	r3, #3
 800ae08:	d10f      	bne.n	800ae2a <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800ae0a:	78fb      	ldrb	r3, [r7, #3]
 800ae0c:	015a      	lsls	r2, r3, #5
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	4413      	add	r3, r2
 800ae12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	78fa      	ldrb	r2, [r7, #3]
 800ae1a:	0151      	lsls	r1, r2, #5
 800ae1c:	68ba      	ldr	r2, [r7, #8]
 800ae1e:	440a      	add	r2, r1
 800ae20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ae28:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800ae2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	371c      	adds	r7, #28
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b088      	sub	sp, #32
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	785b      	ldrb	r3, [r3, #1]
 800ae4a:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800ae4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ae50:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	691b      	ldr	r3, [r3, #16]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d018      	beq.n	800ae8c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	691b      	ldr	r3, [r3, #16]
 800ae5e:	683a      	ldr	r2, [r7, #0]
 800ae60:	8912      	ldrh	r2, [r2, #8]
 800ae62:	4413      	add	r3, r2
 800ae64:	3b01      	subs	r3, #1
 800ae66:	683a      	ldr	r2, [r7, #0]
 800ae68:	8912      	ldrh	r2, [r2, #8]
 800ae6a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae6e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800ae70:	8bfa      	ldrh	r2, [r7, #30]
 800ae72:	8a7b      	ldrh	r3, [r7, #18]
 800ae74:	429a      	cmp	r2, r3
 800ae76:	d90b      	bls.n	800ae90 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800ae78:	8a7b      	ldrh	r3, [r7, #18]
 800ae7a:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800ae7c:	8bfb      	ldrh	r3, [r7, #30]
 800ae7e:	683a      	ldr	r2, [r7, #0]
 800ae80:	8912      	ldrh	r2, [r2, #8]
 800ae82:	fb02 f203 	mul.w	r2, r2, r3
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	611a      	str	r2, [r3, #16]
 800ae8a:	e001      	b.n	800ae90 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	78db      	ldrb	r3, [r3, #3]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d006      	beq.n	800aea6 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800ae98:	8bfb      	ldrh	r3, [r7, #30]
 800ae9a:	683a      	ldr	r2, [r7, #0]
 800ae9c:	8912      	ldrh	r2, [r2, #8]
 800ae9e:	fb02 f203 	mul.w	r2, r2, r3
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	691b      	ldr	r3, [r3, #16]
 800aeaa:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aeae:	8bfb      	ldrh	r3, [r7, #30]
 800aeb0:	04d9      	lsls	r1, r3, #19
 800aeb2:	4b5f      	ldr	r3, [pc, #380]	; (800b030 <USB_HC_StartXfer+0x1f8>)
 800aeb4:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aeb6:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	7a9b      	ldrb	r3, [r3, #10]
 800aebc:	075b      	lsls	r3, r3, #29
 800aebe:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aec2:	6979      	ldr	r1, [r7, #20]
 800aec4:	0148      	lsls	r0, r1, #5
 800aec6:	69b9      	ldr	r1, [r7, #24]
 800aec8:	4401      	add	r1, r0
 800aeca:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aece:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aed0:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aed8:	689b      	ldr	r3, [r3, #8]
 800aeda:	f003 0301 	and.w	r3, r3, #1
 800aede:	2b00      	cmp	r3, #0
 800aee0:	bf0c      	ite	eq
 800aee2:	2301      	moveq	r3, #1
 800aee4:	2300      	movne	r3, #0
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	015a      	lsls	r2, r3, #5
 800aeee:	69bb      	ldr	r3, [r7, #24]
 800aef0:	4413      	add	r3, r2
 800aef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	697a      	ldr	r2, [r7, #20]
 800aefa:	0151      	lsls	r1, r2, #5
 800aefc:	69ba      	ldr	r2, [r7, #24]
 800aefe:	440a      	add	r2, r1
 800af00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af04:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800af08:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	015a      	lsls	r2, r3, #5
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	4413      	add	r3, r2
 800af12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af16:	681a      	ldr	r2, [r3, #0]
 800af18:	7c7b      	ldrb	r3, [r7, #17]
 800af1a:	075b      	lsls	r3, r3, #29
 800af1c:	6979      	ldr	r1, [r7, #20]
 800af1e:	0148      	lsls	r0, r1, #5
 800af20:	69b9      	ldr	r1, [r7, #24]
 800af22:	4401      	add	r1, r0
 800af24:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800af28:	4313      	orrs	r3, r2
 800af2a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	015a      	lsls	r2, r3, #5
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	4413      	add	r3, r2
 800af34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	4a3e      	ldr	r2, [pc, #248]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af3c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800af3e:	4b3d      	ldr	r3, [pc, #244]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800af46:	4a3b      	ldr	r2, [pc, #236]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af48:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	78db      	ldrb	r3, [r3, #3]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d006      	beq.n	800af60 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800af52:	4b38      	ldr	r3, [pc, #224]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af5a:	4a36      	ldr	r2, [pc, #216]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af5c:	6013      	str	r3, [r2, #0]
 800af5e:	e005      	b.n	800af6c <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800af60:	4b34      	ldr	r3, [pc, #208]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800af68:	4a32      	ldr	r2, [pc, #200]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af6a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800af6c:	4b31      	ldr	r3, [pc, #196]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af74:	4a2f      	ldr	r2, [pc, #188]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af76:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	015a      	lsls	r2, r3, #5
 800af7c:	69bb      	ldr	r3, [r7, #24]
 800af7e:	4413      	add	r3, r2
 800af80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af84:	461a      	mov	r2, r3
 800af86:	4b2b      	ldr	r3, [pc, #172]	; (800b034 <USB_HC_StartXfer+0x1fc>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	78db      	ldrb	r3, [r3, #3]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d148      	bne.n	800b026 <USB_HC_StartXfer+0x1ee>
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	691b      	ldr	r3, [r3, #16]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d044      	beq.n	800b026 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	79db      	ldrb	r3, [r3, #7]
 800afa0:	2b03      	cmp	r3, #3
 800afa2:	d831      	bhi.n	800b008 <USB_HC_StartXfer+0x1d0>
 800afa4:	a201      	add	r2, pc, #4	; (adr r2, 800afac <USB_HC_StartXfer+0x174>)
 800afa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afaa:	bf00      	nop
 800afac:	0800afbd 	.word	0x0800afbd
 800afb0:	0800afe1 	.word	0x0800afe1
 800afb4:	0800afbd 	.word	0x0800afbd
 800afb8:	0800afe1 	.word	0x0800afe1
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	691b      	ldr	r3, [r3, #16]
 800afc0:	3303      	adds	r3, #3
 800afc2:	089b      	lsrs	r3, r3, #2
 800afc4:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800afc6:	89fa      	ldrh	r2, [r7, #14]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afcc:	b29b      	uxth	r3, r3
 800afce:	429a      	cmp	r2, r3
 800afd0:	d91c      	bls.n	800b00c <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	699b      	ldr	r3, [r3, #24]
 800afd6:	f043 0220 	orr.w	r2, r3, #32
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	619a      	str	r2, [r3, #24]
          }
          break;
 800afde:	e015      	b.n	800b00c <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	691b      	ldr	r3, [r3, #16]
 800afe4:	3303      	adds	r3, #3
 800afe6:	089b      	lsrs	r3, r3, #2
 800afe8:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800afea:	89fa      	ldrh	r2, [r7, #14]
 800afec:	69bb      	ldr	r3, [r7, #24]
 800afee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aff2:	691b      	ldr	r3, [r3, #16]
 800aff4:	b29b      	uxth	r3, r3
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d90a      	bls.n	800b010 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	699b      	ldr	r3, [r3, #24]
 800affe:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	619a      	str	r2, [r3, #24]
          }
          break;
 800b006:	e003      	b.n	800b010 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800b008:	bf00      	nop
 800b00a:	e002      	b.n	800b012 <USB_HC_StartXfer+0x1da>
          break;
 800b00c:	bf00      	nop
 800b00e:	e000      	b.n	800b012 <USB_HC_StartXfer+0x1da>
          break;
 800b010:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	68d9      	ldr	r1, [r3, #12]
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	785a      	ldrb	r2, [r3, #1]
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	691b      	ldr	r3, [r3, #16]
 800b01e:	b29b      	uxth	r3, r3
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f7ff fc65 	bl	800a8f0 <USB_WritePacket>
    }

  return HAL_OK;
 800b026:	2300      	movs	r3, #0
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3720      	adds	r7, #32
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	1ff80000 	.word	0x1ff80000
 800b034:	20000258 	.word	0x20000258

0800b038 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b038:	b480      	push	{r7}
 800b03a:	b085      	sub	sp, #20
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b04a:	695b      	ldr	r3, [r3, #20]
 800b04c:	b29b      	uxth	r3, r3
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3714      	adds	r7, #20
 800b052:	46bd      	mov	sp, r7
 800b054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b058:	4770      	bx	lr

0800b05a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b05a:	b480      	push	{r7}
 800b05c:	b087      	sub	sp, #28
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
 800b062:	460b      	mov	r3, r1
 800b064:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800b06a:	78fb      	ldrb	r3, [r7, #3]
 800b06c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b06e:	2300      	movs	r3, #0
 800b070:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	015a      	lsls	r2, r3, #5
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	4413      	add	r3, r2
 800b07a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	0c9b      	lsrs	r3, r3, #18
 800b082:	f003 0303 	and.w	r3, r3, #3
 800b086:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d002      	beq.n	800b094 <USB_HC_Halt+0x3a>
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	2b02      	cmp	r3, #2
 800b092:	d16c      	bne.n	800b16e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	015a      	lsls	r2, r3, #5
 800b098:	693b      	ldr	r3, [r7, #16]
 800b09a:	4413      	add	r3, r2
 800b09c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	68fa      	ldr	r2, [r7, #12]
 800b0a4:	0151      	lsls	r1, r2, #5
 800b0a6:	693a      	ldr	r2, [r7, #16]
 800b0a8:	440a      	add	r2, r1
 800b0aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b0ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b0b2:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d143      	bne.n	800b148 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	015a      	lsls	r2, r3, #5
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	4413      	add	r3, r2
 800b0c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	68fa      	ldr	r2, [r7, #12]
 800b0d0:	0151      	lsls	r1, r2, #5
 800b0d2:	693a      	ldr	r2, [r7, #16]
 800b0d4:	440a      	add	r2, r1
 800b0d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b0da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b0de:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	015a      	lsls	r2, r3, #5
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	4413      	add	r3, r2
 800b0e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	68fa      	ldr	r2, [r7, #12]
 800b0f0:	0151      	lsls	r1, r2, #5
 800b0f2:	693a      	ldr	r2, [r7, #16]
 800b0f4:	440a      	add	r2, r1
 800b0f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b0fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b0fe:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	015a      	lsls	r2, r3, #5
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	4413      	add	r3, r2
 800b108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	68fa      	ldr	r2, [r7, #12]
 800b110:	0151      	lsls	r1, r2, #5
 800b112:	693a      	ldr	r2, [r7, #16]
 800b114:	440a      	add	r2, r1
 800b116:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b11a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b11e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	3301      	adds	r3, #1
 800b124:	617b      	str	r3, [r7, #20]
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b12c:	d81d      	bhi.n	800b16a <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	015a      	lsls	r2, r3, #5
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	4413      	add	r3, r2
 800b136:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b140:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b144:	d0ec      	beq.n	800b120 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b146:	e080      	b.n	800b24a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	015a      	lsls	r2, r3, #5
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	4413      	add	r3, r2
 800b150:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	68fa      	ldr	r2, [r7, #12]
 800b158:	0151      	lsls	r1, r2, #5
 800b15a:	693a      	ldr	r2, [r7, #16]
 800b15c:	440a      	add	r2, r1
 800b15e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b162:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b166:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b168:	e06f      	b.n	800b24a <USB_HC_Halt+0x1f0>
          break;
 800b16a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b16c:	e06d      	b.n	800b24a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	015a      	lsls	r2, r3, #5
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	4413      	add	r3, r2
 800b176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	68fa      	ldr	r2, [r7, #12]
 800b17e:	0151      	lsls	r1, r2, #5
 800b180:	693a      	ldr	r2, [r7, #16]
 800b182:	440a      	add	r2, r1
 800b184:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b188:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b18c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b194:	691b      	ldr	r3, [r3, #16]
 800b196:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d143      	bne.n	800b226 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	015a      	lsls	r2, r3, #5
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	4413      	add	r3, r2
 800b1a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	68fa      	ldr	r2, [r7, #12]
 800b1ae:	0151      	lsls	r1, r2, #5
 800b1b0:	693a      	ldr	r2, [r7, #16]
 800b1b2:	440a      	add	r2, r1
 800b1b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1bc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	015a      	lsls	r2, r3, #5
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	4413      	add	r3, r2
 800b1c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	0151      	lsls	r1, r2, #5
 800b1d0:	693a      	ldr	r2, [r7, #16]
 800b1d2:	440a      	add	r2, r1
 800b1d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b1dc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	015a      	lsls	r2, r3, #5
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	4413      	add	r3, r2
 800b1e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	68fa      	ldr	r2, [r7, #12]
 800b1ee:	0151      	lsls	r1, r2, #5
 800b1f0:	693a      	ldr	r2, [r7, #16]
 800b1f2:	440a      	add	r2, r1
 800b1f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1f8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b1fc:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	3301      	adds	r3, #1
 800b202:	617b      	str	r3, [r7, #20]
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b20a:	d81d      	bhi.n	800b248 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	015a      	lsls	r2, r3, #5
 800b210:	693b      	ldr	r3, [r7, #16]
 800b212:	4413      	add	r3, r2
 800b214:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b21e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b222:	d0ec      	beq.n	800b1fe <USB_HC_Halt+0x1a4>
 800b224:	e011      	b.n	800b24a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	015a      	lsls	r2, r3, #5
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	4413      	add	r3, r2
 800b22e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	0151      	lsls	r1, r2, #5
 800b238:	693a      	ldr	r2, [r7, #16]
 800b23a:	440a      	add	r2, r1
 800b23c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b240:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b244:	6013      	str	r3, [r2, #0]
 800b246:	e000      	b.n	800b24a <USB_HC_Halt+0x1f0>
          break;
 800b248:	bf00      	nop
    }
  }

  return HAL_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	371c      	adds	r7, #28
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr

0800b258 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b086      	sub	sp, #24
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b264:	2300      	movs	r3, #0
 800b266:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f7ff fabd 	bl	800a7e8 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b26e:	2110      	movs	r1, #16
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f7ff faf5 	bl	800a860 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f7ff fb18 	bl	800a8ac <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b27c:	2300      	movs	r3, #0
 800b27e:	613b      	str	r3, [r7, #16]
 800b280:	e01f      	b.n	800b2c2 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	015a      	lsls	r2, r3, #5
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	4413      	add	r3, r2
 800b28a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b298:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b2a0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b2a8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	015a      	lsls	r2, r3, #5
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	4413      	add	r3, r2
 800b2b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	3301      	adds	r3, #1
 800b2c0:	613b      	str	r3, [r7, #16]
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	2b0f      	cmp	r3, #15
 800b2c6:	d9dc      	bls.n	800b282 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	613b      	str	r3, [r7, #16]
 800b2cc:	e034      	b.n	800b338 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	015a      	lsls	r2, r3, #5
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b2e4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b2ec:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b2f4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	015a      	lsls	r2, r3, #5
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	4413      	add	r3, r2
 800b2fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b302:	461a      	mov	r2, r3
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	3301      	adds	r3, #1
 800b30c:	617b      	str	r3, [r7, #20]
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b314:	d80c      	bhi.n	800b330 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	015a      	lsls	r2, r3, #5
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	4413      	add	r3, r2
 800b31e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b328:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b32c:	d0ec      	beq.n	800b308 <USB_StopHost+0xb0>
 800b32e:	e000      	b.n	800b332 <USB_StopHost+0xda>
        break;
 800b330:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	3301      	adds	r3, #1
 800b336:	613b      	str	r3, [r7, #16]
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	2b0f      	cmp	r3, #15
 800b33c:	d9c7      	bls.n	800b2ce <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b344:	461a      	mov	r2, r3
 800b346:	f04f 33ff 	mov.w	r3, #4294967295
 800b34a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f04f 32ff 	mov.w	r2, #4294967295
 800b352:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f7ff fa36 	bl	800a7c6 <USB_EnableGlobalInt>

  return HAL_OK;
 800b35a:	2300      	movs	r3, #0
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3718      	adds	r7, #24
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}

0800b364 <USBH_CDC_InterfaceInit>:
 800b364:	b590      	push	{r4, r7, lr}
 800b366:	b089      	sub	sp, #36	; 0x24
 800b368:	af04      	add	r7, sp, #16
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	2302      	movs	r3, #2
 800b36e:	73fb      	strb	r3, [r7, #15]
 800b370:	2301      	movs	r3, #1
 800b372:	2202      	movs	r2, #2
 800b374:	2102      	movs	r1, #2
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f000 fc3a 	bl	800bbf0 <USBH_FindInterface>
 800b37c:	4603      	mov	r3, r0
 800b37e:	73bb      	strb	r3, [r7, #14]
 800b380:	7bbb      	ldrb	r3, [r7, #14]
 800b382:	2bff      	cmp	r3, #255	; 0xff
 800b384:	f000 812a 	beq.w	800b5dc <USBH_CDC_InterfaceInit+0x278>
 800b388:	7bbb      	ldrb	r3, [r7, #14]
 800b38a:	4619      	mov	r1, r3
 800b38c:	6878      	ldr	r0, [r7, #4]
 800b38e:	f000 fc13 	bl	800bbb8 <USBH_SelectInterface>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800b398:	2050      	movs	r0, #80	; 0x50
 800b39a:	f002 fae9 	bl	800d970 <malloc>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	61e3      	str	r3, [r4, #28]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b3a8:	69db      	ldr	r3, [r3, #28]
 800b3aa:	60bb      	str	r3, [r7, #8]
 800b3ac:	7bbb      	ldrb	r3, [r7, #14]
 800b3ae:	687a      	ldr	r2, [r7, #4]
 800b3b0:	211a      	movs	r1, #26
 800b3b2:	fb01 f303 	mul.w	r3, r1, r3
 800b3b6:	4413      	add	r3, r2
 800b3b8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	b25b      	sxtb	r3, r3
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	da15      	bge.n	800b3f0 <USBH_CDC_InterfaceInit+0x8c>
 800b3c4:	7bbb      	ldrb	r3, [r7, #14]
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	211a      	movs	r1, #26
 800b3ca:	fb01 f303 	mul.w	r3, r1, r3
 800b3ce:	4413      	add	r3, r2
 800b3d0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b3d4:	781a      	ldrb	r2, [r3, #0]
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	705a      	strb	r2, [r3, #1]
 800b3da:	7bbb      	ldrb	r3, [r7, #14]
 800b3dc:	687a      	ldr	r2, [r7, #4]
 800b3de:	211a      	movs	r1, #26
 800b3e0:	fb01 f303 	mul.w	r3, r1, r3
 800b3e4:	4413      	add	r3, r2
 800b3e6:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b3ea:	881a      	ldrh	r2, [r3, #0]
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	815a      	strh	r2, [r3, #10]
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	785b      	ldrb	r3, [r3, #1]
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 ff9f 	bl	800c33a <USBH_AllocPipe>
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	461a      	mov	r2, r3
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	701a      	strb	r2, [r3, #0]
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	7819      	ldrb	r1, [r3, #0]
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	7858      	ldrb	r0, [r3, #1]
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b418:	68ba      	ldr	r2, [r7, #8]
 800b41a:	8952      	ldrh	r2, [r2, #10]
 800b41c:	9202      	str	r2, [sp, #8]
 800b41e:	2203      	movs	r2, #3
 800b420:	9201      	str	r2, [sp, #4]
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	4623      	mov	r3, r4
 800b426:	4602      	mov	r2, r0
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 ff57 	bl	800c2dc <USBH_OpenPipe>
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	2200      	movs	r2, #0
 800b434:	4619      	mov	r1, r3
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f001 fa18 	bl	800c86c <USBH_LL_SetToggle>
 800b43c:	2300      	movs	r3, #0
 800b43e:	2200      	movs	r2, #0
 800b440:	210a      	movs	r1, #10
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f000 fbd4 	bl	800bbf0 <USBH_FindInterface>
 800b448:	4603      	mov	r3, r0
 800b44a:	73bb      	strb	r3, [r7, #14]
 800b44c:	7bbb      	ldrb	r3, [r7, #14]
 800b44e:	2bff      	cmp	r3, #255	; 0xff
 800b450:	f000 80c4 	beq.w	800b5dc <USBH_CDC_InterfaceInit+0x278>
 800b454:	7bbb      	ldrb	r3, [r7, #14]
 800b456:	687a      	ldr	r2, [r7, #4]
 800b458:	211a      	movs	r1, #26
 800b45a:	fb01 f303 	mul.w	r3, r1, r3
 800b45e:	4413      	add	r3, r2
 800b460:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	b25b      	sxtb	r3, r3
 800b468:	2b00      	cmp	r3, #0
 800b46a:	da16      	bge.n	800b49a <USBH_CDC_InterfaceInit+0x136>
 800b46c:	7bbb      	ldrb	r3, [r7, #14]
 800b46e:	687a      	ldr	r2, [r7, #4]
 800b470:	211a      	movs	r1, #26
 800b472:	fb01 f303 	mul.w	r3, r1, r3
 800b476:	4413      	add	r3, r2
 800b478:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b47c:	781a      	ldrb	r2, [r3, #0]
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	73da      	strb	r2, [r3, #15]
 800b482:	7bbb      	ldrb	r3, [r7, #14]
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	211a      	movs	r1, #26
 800b488:	fb01 f303 	mul.w	r3, r1, r3
 800b48c:	4413      	add	r3, r2
 800b48e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b492:	881a      	ldrh	r2, [r3, #0]
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	835a      	strh	r2, [r3, #26]
 800b498:	e015      	b.n	800b4c6 <USBH_CDC_InterfaceInit+0x162>
 800b49a:	7bbb      	ldrb	r3, [r7, #14]
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	211a      	movs	r1, #26
 800b4a0:	fb01 f303 	mul.w	r3, r1, r3
 800b4a4:	4413      	add	r3, r2
 800b4a6:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b4aa:	781a      	ldrb	r2, [r3, #0]
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	739a      	strb	r2, [r3, #14]
 800b4b0:	7bbb      	ldrb	r3, [r7, #14]
 800b4b2:	687a      	ldr	r2, [r7, #4]
 800b4b4:	211a      	movs	r1, #26
 800b4b6:	fb01 f303 	mul.w	r3, r1, r3
 800b4ba:	4413      	add	r3, r2
 800b4bc:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b4c0:	881a      	ldrh	r2, [r3, #0]
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	831a      	strh	r2, [r3, #24]
 800b4c6:	7bbb      	ldrb	r3, [r7, #14]
 800b4c8:	687a      	ldr	r2, [r7, #4]
 800b4ca:	211a      	movs	r1, #26
 800b4cc:	fb01 f303 	mul.w	r3, r1, r3
 800b4d0:	4413      	add	r3, r2
 800b4d2:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	b25b      	sxtb	r3, r3
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	da16      	bge.n	800b50c <USBH_CDC_InterfaceInit+0x1a8>
 800b4de:	7bbb      	ldrb	r3, [r7, #14]
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	211a      	movs	r1, #26
 800b4e4:	fb01 f303 	mul.w	r3, r1, r3
 800b4e8:	4413      	add	r3, r2
 800b4ea:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b4ee:	781a      	ldrb	r2, [r3, #0]
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	73da      	strb	r2, [r3, #15]
 800b4f4:	7bbb      	ldrb	r3, [r7, #14]
 800b4f6:	687a      	ldr	r2, [r7, #4]
 800b4f8:	211a      	movs	r1, #26
 800b4fa:	fb01 f303 	mul.w	r3, r1, r3
 800b4fe:	4413      	add	r3, r2
 800b500:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b504:	881a      	ldrh	r2, [r3, #0]
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	835a      	strh	r2, [r3, #26]
 800b50a:	e015      	b.n	800b538 <USBH_CDC_InterfaceInit+0x1d4>
 800b50c:	7bbb      	ldrb	r3, [r7, #14]
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	211a      	movs	r1, #26
 800b512:	fb01 f303 	mul.w	r3, r1, r3
 800b516:	4413      	add	r3, r2
 800b518:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b51c:	781a      	ldrb	r2, [r3, #0]
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	739a      	strb	r2, [r3, #14]
 800b522:	7bbb      	ldrb	r3, [r7, #14]
 800b524:	687a      	ldr	r2, [r7, #4]
 800b526:	211a      	movs	r1, #26
 800b528:	fb01 f303 	mul.w	r3, r1, r3
 800b52c:	4413      	add	r3, r2
 800b52e:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b532:	881a      	ldrh	r2, [r3, #0]
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	831a      	strh	r2, [r3, #24]
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	7b9b      	ldrb	r3, [r3, #14]
 800b53c:	4619      	mov	r1, r3
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 fefb 	bl	800c33a <USBH_AllocPipe>
 800b544:	4603      	mov	r3, r0
 800b546:	461a      	mov	r2, r3
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	735a      	strb	r2, [r3, #13]
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	7bdb      	ldrb	r3, [r3, #15]
 800b550:	4619      	mov	r1, r3
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f000 fef1 	bl	800c33a <USBH_AllocPipe>
 800b558:	4603      	mov	r3, r0
 800b55a:	461a      	mov	r2, r3
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	731a      	strb	r2, [r3, #12]
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	7b59      	ldrb	r1, [r3, #13]
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	7b98      	ldrb	r0, [r3, #14]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b574:	68ba      	ldr	r2, [r7, #8]
 800b576:	8b12      	ldrh	r2, [r2, #24]
 800b578:	9202      	str	r2, [sp, #8]
 800b57a:	2202      	movs	r2, #2
 800b57c:	9201      	str	r2, [sp, #4]
 800b57e:	9300      	str	r3, [sp, #0]
 800b580:	4623      	mov	r3, r4
 800b582:	4602      	mov	r2, r0
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 fea9 	bl	800c2dc <USBH_OpenPipe>
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	7b19      	ldrb	r1, [r3, #12]
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	7bd8      	ldrb	r0, [r3, #15]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b59e:	68ba      	ldr	r2, [r7, #8]
 800b5a0:	8b52      	ldrh	r2, [r2, #26]
 800b5a2:	9202      	str	r2, [sp, #8]
 800b5a4:	2202      	movs	r2, #2
 800b5a6:	9201      	str	r2, [sp, #4]
 800b5a8:	9300      	str	r3, [sp, #0]
 800b5aa:	4623      	mov	r3, r4
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f000 fe94 	bl	800c2dc <USBH_OpenPipe>
 800b5b4:	68bb      	ldr	r3, [r7, #8]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800b5bc:	68bb      	ldr	r3, [r7, #8]
 800b5be:	7b5b      	ldrb	r3, [r3, #13]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f001 f951 	bl	800c86c <USBH_LL_SetToggle>
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	7b1b      	ldrb	r3, [r3, #12]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f001 f94a 	bl	800c86c <USBH_LL_SetToggle>
 800b5d8:	2300      	movs	r3, #0
 800b5da:	73fb      	strb	r3, [r7, #15]
 800b5dc:	7bfb      	ldrb	r3, [r7, #15]
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3714      	adds	r7, #20
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd90      	pop	{r4, r7, pc}

0800b5e6 <USBH_CDC_InterfaceDeInit>:
 800b5e6:	b580      	push	{r7, lr}
 800b5e8:	b084      	sub	sp, #16
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b5f4:	69db      	ldr	r3, [r3, #28]
 800b5f6:	60fb      	str	r3, [r7, #12]
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	781b      	ldrb	r3, [r3, #0]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d00e      	beq.n	800b61e <USBH_CDC_InterfaceDeInit+0x38>
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	781b      	ldrb	r3, [r3, #0]
 800b604:	4619      	mov	r1, r3
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f000 fe87 	bl	800c31a <USBH_ClosePipe>
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	4619      	mov	r1, r3
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 feaf 	bl	800c376 <USBH_FreePipe>
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	2200      	movs	r2, #0
 800b61c:	701a      	strb	r2, [r3, #0]
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	7b1b      	ldrb	r3, [r3, #12]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d00e      	beq.n	800b644 <USBH_CDC_InterfaceDeInit+0x5e>
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	7b1b      	ldrb	r3, [r3, #12]
 800b62a:	4619      	mov	r1, r3
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 fe74 	bl	800c31a <USBH_ClosePipe>
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	7b1b      	ldrb	r3, [r3, #12]
 800b636:	4619      	mov	r1, r3
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f000 fe9c 	bl	800c376 <USBH_FreePipe>
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2200      	movs	r2, #0
 800b642:	731a      	strb	r2, [r3, #12]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	7b5b      	ldrb	r3, [r3, #13]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d00e      	beq.n	800b66a <USBH_CDC_InterfaceDeInit+0x84>
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	7b5b      	ldrb	r3, [r3, #13]
 800b650:	4619      	mov	r1, r3
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 fe61 	bl	800c31a <USBH_ClosePipe>
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	7b5b      	ldrb	r3, [r3, #13]
 800b65c:	4619      	mov	r1, r3
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f000 fe89 	bl	800c376 <USBH_FreePipe>
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2200      	movs	r2, #0
 800b668:	735a      	strb	r2, [r3, #13]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b670:	69db      	ldr	r3, [r3, #28]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d00b      	beq.n	800b68e <USBH_CDC_InterfaceDeInit+0xa8>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b67c:	69db      	ldr	r3, [r3, #28]
 800b67e:	4618      	mov	r0, r3
 800b680:	f002 f97e 	bl	800d980 <free>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b68a:	2200      	movs	r2, #0
 800b68c:	61da      	str	r2, [r3, #28]
 800b68e:	2300      	movs	r3, #0
 800b690:	4618      	mov	r0, r3
 800b692:	3710      	adds	r7, #16
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <USBH_CDC_ClassRequest>:
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	2302      	movs	r3, #2
 800b6a2:	73fb      	strb	r3, [r7, #15]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b6aa:	69db      	ldr	r3, [r3, #28]
 800b6ac:	60bb      	str	r3, [r7, #8]
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	3340      	adds	r3, #64	; 0x40
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 f8b2 	bl	800b81e <GetLineCoding>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	73fb      	strb	r3, [r7, #15]
 800b6be:	7bfb      	ldrb	r3, [r7, #15]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d105      	bne.n	800b6d0 <USBH_CDC_ClassRequest+0x38>
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6ca:	2102      	movs	r1, #2
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	4798      	blx	r3
 800b6d0:	7bfb      	ldrb	r3, [r7, #15]
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3710      	adds	r7, #16
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
	...

0800b6dc <USBH_CDC_Process>:
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	73fb      	strb	r3, [r7, #15]
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	73bb      	strb	r3, [r7, #14]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b6f2:	69db      	ldr	r3, [r3, #28]
 800b6f4:	60bb      	str	r3, [r7, #8]
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b6fc:	2b04      	cmp	r3, #4
 800b6fe:	d877      	bhi.n	800b7f0 <USBH_CDC_Process+0x114>
 800b700:	a201      	add	r2, pc, #4	; (adr r2, 800b708 <USBH_CDC_Process+0x2c>)
 800b702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b706:	bf00      	nop
 800b708:	0800b71d 	.word	0x0800b71d
 800b70c:	0800b723 	.word	0x0800b723
 800b710:	0800b753 	.word	0x0800b753
 800b714:	0800b7c7 	.word	0x0800b7c7
 800b718:	0800b7d5 	.word	0x0800b7d5
 800b71c:	2300      	movs	r3, #0
 800b71e:	73fb      	strb	r3, [r7, #15]
 800b720:	e06d      	b.n	800b7fe <USBH_CDC_Process+0x122>
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b726:	4619      	mov	r1, r3
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 f897 	bl	800b85c <SetLineCoding>
 800b72e:	4603      	mov	r3, r0
 800b730:	73bb      	strb	r3, [r7, #14]
 800b732:	7bbb      	ldrb	r3, [r7, #14]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d104      	bne.n	800b742 <USBH_CDC_Process+0x66>
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	2202      	movs	r2, #2
 800b73c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800b740:	e058      	b.n	800b7f4 <USBH_CDC_Process+0x118>
 800b742:	7bbb      	ldrb	r3, [r7, #14]
 800b744:	2b01      	cmp	r3, #1
 800b746:	d055      	beq.n	800b7f4 <USBH_CDC_Process+0x118>
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	2204      	movs	r2, #4
 800b74c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800b750:	e050      	b.n	800b7f4 <USBH_CDC_Process+0x118>
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	3340      	adds	r3, #64	; 0x40
 800b756:	4619      	mov	r1, r3
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f860 	bl	800b81e <GetLineCoding>
 800b75e:	4603      	mov	r3, r0
 800b760:	73bb      	strb	r3, [r7, #14]
 800b762:	7bbb      	ldrb	r3, [r7, #14]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d126      	bne.n	800b7b6 <USBH_CDC_Process+0xda>
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	2200      	movs	r2, #0
 800b76c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b77a:	791b      	ldrb	r3, [r3, #4]
 800b77c:	429a      	cmp	r2, r3
 800b77e:	d13b      	bne.n	800b7f8 <USBH_CDC_Process+0x11c>
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b78a:	799b      	ldrb	r3, [r3, #6]
 800b78c:	429a      	cmp	r2, r3
 800b78e:	d133      	bne.n	800b7f8 <USBH_CDC_Process+0x11c>
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b79a:	795b      	ldrb	r3, [r3, #5]
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d12b      	bne.n	800b7f8 <USBH_CDC_Process+0x11c>
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	429a      	cmp	r2, r3
 800b7ac:	d124      	bne.n	800b7f8 <USBH_CDC_Process+0x11c>
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f000 f95a 	bl	800ba68 <USBH_CDC_LineCodingChanged>
 800b7b4:	e020      	b.n	800b7f8 <USBH_CDC_Process+0x11c>
 800b7b6:	7bbb      	ldrb	r3, [r7, #14]
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d01d      	beq.n	800b7f8 <USBH_CDC_Process+0x11c>
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	2204      	movs	r2, #4
 800b7c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800b7c4:	e018      	b.n	800b7f8 <USBH_CDC_Process+0x11c>
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	f000 f867 	bl	800b89a <CDC_ProcessTransmission>
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	f000 f8dc 	bl	800b98a <CDC_ProcessReception>
 800b7d2:	e014      	b.n	800b7fe <USBH_CDC_Process+0x122>
 800b7d4:	2100      	movs	r1, #0
 800b7d6:	6878      	ldr	r0, [r7, #4]
 800b7d8:	f000 fb08 	bl	800bdec <USBH_ClrFeature>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	73bb      	strb	r3, [r7, #14]
 800b7e0:	7bbb      	ldrb	r3, [r7, #14]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d10a      	bne.n	800b7fc <USBH_CDC_Process+0x120>
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800b7ee:	e005      	b.n	800b7fc <USBH_CDC_Process+0x120>
 800b7f0:	bf00      	nop
 800b7f2:	e004      	b.n	800b7fe <USBH_CDC_Process+0x122>
 800b7f4:	bf00      	nop
 800b7f6:	e002      	b.n	800b7fe <USBH_CDC_Process+0x122>
 800b7f8:	bf00      	nop
 800b7fa:	e000      	b.n	800b7fe <USBH_CDC_Process+0x122>
 800b7fc:	bf00      	nop
 800b7fe:	7bfb      	ldrb	r3, [r7, #15]
 800b800:	4618      	mov	r0, r3
 800b802:	3710      	adds	r7, #16
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <USBH_CDC_SOFProcess>:
 800b808:	b480      	push	{r7}
 800b80a:	b083      	sub	sp, #12
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	2300      	movs	r3, #0
 800b812:	4618      	mov	r0, r3
 800b814:	370c      	adds	r7, #12
 800b816:	46bd      	mov	sp, r7
 800b818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81c:	4770      	bx	lr

0800b81e <GetLineCoding>:
 800b81e:	b580      	push	{r7, lr}
 800b820:	b082      	sub	sp, #8
 800b822:	af00      	add	r7, sp, #0
 800b824:	6078      	str	r0, [r7, #4]
 800b826:	6039      	str	r1, [r7, #0]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	22a1      	movs	r2, #161	; 0xa1
 800b82c:	741a      	strb	r2, [r3, #16]
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2221      	movs	r2, #33	; 0x21
 800b832:	745a      	strb	r2, [r3, #17]
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2200      	movs	r2, #0
 800b838:	825a      	strh	r2, [r3, #18]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	829a      	strh	r2, [r3, #20]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2207      	movs	r2, #7
 800b844:	82da      	strh	r2, [r3, #22]
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	2207      	movs	r2, #7
 800b84a:	4619      	mov	r1, r3
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	f000 faf1 	bl	800be34 <USBH_CtlReq>
 800b852:	4603      	mov	r3, r0
 800b854:	4618      	mov	r0, r3
 800b856:	3708      	adds	r7, #8
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}

0800b85c <SetLineCoding>:
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b082      	sub	sp, #8
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	6039      	str	r1, [r7, #0]
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2221      	movs	r2, #33	; 0x21
 800b86a:	741a      	strb	r2, [r3, #16]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2220      	movs	r2, #32
 800b870:	745a      	strb	r2, [r3, #17]
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2200      	movs	r2, #0
 800b876:	825a      	strh	r2, [r3, #18]
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	2200      	movs	r2, #0
 800b87c:	829a      	strh	r2, [r3, #20]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2207      	movs	r2, #7
 800b882:	82da      	strh	r2, [r3, #22]
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	2207      	movs	r2, #7
 800b888:	4619      	mov	r1, r3
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 fad2 	bl	800be34 <USBH_CtlReq>
 800b890:	4603      	mov	r3, r0
 800b892:	4618      	mov	r0, r3
 800b894:	3708      	adds	r7, #8
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <CDC_ProcessTransmission>:
 800b89a:	b580      	push	{r7, lr}
 800b89c:	b086      	sub	sp, #24
 800b89e:	af02      	add	r7, sp, #8
 800b8a0:	6078      	str	r0, [r7, #4]
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b8a8:	69db      	ldr	r3, [r3, #28]
 800b8aa:	60fb      	str	r3, [r7, #12]
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	72fb      	strb	r3, [r7, #11]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b8b6:	2b01      	cmp	r3, #1
 800b8b8:	d002      	beq.n	800b8c0 <CDC_ProcessTransmission+0x26>
 800b8ba:	2b02      	cmp	r3, #2
 800b8bc:	d025      	beq.n	800b90a <CDC_ProcessTransmission+0x70>
 800b8be:	e060      	b.n	800b982 <CDC_ProcessTransmission+0xe8>
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8c4:	68fa      	ldr	r2, [r7, #12]
 800b8c6:	8b12      	ldrh	r2, [r2, #24]
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	d90c      	bls.n	800b8e6 <CDC_ProcessTransmission+0x4c>
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	69d9      	ldr	r1, [r3, #28]
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	8b1a      	ldrh	r2, [r3, #24]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	7b58      	ldrb	r0, [r3, #13]
 800b8d8:	2301      	movs	r3, #1
 800b8da:	9300      	str	r3, [sp, #0]
 800b8dc:	4603      	mov	r3, r0
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	f000 fcb9 	bl	800c256 <USBH_BulkSendData>
 800b8e4:	e00c      	b.n	800b900 <CDC_ProcessTransmission+0x66>
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	69d9      	ldr	r1, [r3, #28]
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ee:	b29a      	uxth	r2, r3
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	7b58      	ldrb	r0, [r3, #13]
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	9300      	str	r3, [sp, #0]
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	f000 fcab 	bl	800c256 <USBH_BulkSendData>
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2202      	movs	r2, #2
 800b904:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800b908:	e03b      	b.n	800b982 <CDC_ProcessTransmission+0xe8>
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	7b5b      	ldrb	r3, [r3, #13]
 800b90e:	4619      	mov	r1, r3
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f000 ff81 	bl	800c818 <USBH_LL_GetURBState>
 800b916:	4603      	mov	r3, r0
 800b918:	72fb      	strb	r3, [r7, #11]
 800b91a:	7afb      	ldrb	r3, [r7, #11]
 800b91c:	2b01      	cmp	r3, #1
 800b91e:	d128      	bne.n	800b972 <CDC_ProcessTransmission+0xd8>
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b924:	68fa      	ldr	r2, [r7, #12]
 800b926:	8b12      	ldrh	r2, [r2, #24]
 800b928:	4293      	cmp	r3, r2
 800b92a:	d90e      	bls.n	800b94a <CDC_ProcessTransmission+0xb0>
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b930:	68fa      	ldr	r2, [r7, #12]
 800b932:	8b12      	ldrh	r2, [r2, #24]
 800b934:	1a9a      	subs	r2, r3, r2
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	625a      	str	r2, [r3, #36]	; 0x24
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	69db      	ldr	r3, [r3, #28]
 800b93e:	68fa      	ldr	r2, [r7, #12]
 800b940:	8b12      	ldrh	r2, [r2, #24]
 800b942:	441a      	add	r2, r3
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	61da      	str	r2, [r3, #28]
 800b948:	e002      	b.n	800b950 <CDC_ProcessTransmission+0xb6>
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	625a      	str	r2, [r3, #36]	; 0x24
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b954:	2b00      	cmp	r3, #0
 800b956:	d004      	beq.n	800b962 <CDC_ProcessTransmission+0xc8>
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	2201      	movs	r2, #1
 800b95c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800b960:	e00e      	b.n	800b980 <CDC_ProcessTransmission+0xe6>
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2200      	movs	r2, #0
 800b966:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f000 f868 	bl	800ba40 <USBH_CDC_TransmitCallback>
 800b970:	e006      	b.n	800b980 <CDC_ProcessTransmission+0xe6>
 800b972:	7afb      	ldrb	r3, [r7, #11]
 800b974:	2b02      	cmp	r3, #2
 800b976:	d103      	bne.n	800b980 <CDC_ProcessTransmission+0xe6>
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	2201      	movs	r2, #1
 800b97c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800b980:	bf00      	nop
 800b982:	bf00      	nop
 800b984:	3710      	adds	r7, #16
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}

0800b98a <CDC_ProcessReception>:
 800b98a:	b580      	push	{r7, lr}
 800b98c:	b086      	sub	sp, #24
 800b98e:	af00      	add	r7, sp, #0
 800b990:	6078      	str	r0, [r7, #4]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b998:	69db      	ldr	r3, [r3, #28]
 800b99a:	617b      	str	r3, [r7, #20]
 800b99c:	2300      	movs	r3, #0
 800b99e:	74fb      	strb	r3, [r7, #19]
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b9a6:	2b03      	cmp	r3, #3
 800b9a8:	d002      	beq.n	800b9b0 <CDC_ProcessReception+0x26>
 800b9aa:	2b04      	cmp	r3, #4
 800b9ac:	d00e      	beq.n	800b9cc <CDC_ProcessReception+0x42>
 800b9ae:	e043      	b.n	800ba38 <CDC_ProcessReception+0xae>
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	6a19      	ldr	r1, [r3, #32]
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	8b5a      	ldrh	r2, [r3, #26]
 800b9b8:	697b      	ldr	r3, [r7, #20]
 800b9ba:	7b1b      	ldrb	r3, [r3, #12]
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 fc6f 	bl	800c2a0 <USBH_BulkReceiveData>
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	2204      	movs	r2, #4
 800b9c6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800b9ca:	e035      	b.n	800ba38 <CDC_ProcessReception+0xae>
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	7b1b      	ldrb	r3, [r3, #12]
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 ff20 	bl	800c818 <USBH_LL_GetURBState>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	74fb      	strb	r3, [r7, #19]
 800b9dc:	7cfb      	ldrb	r3, [r7, #19]
 800b9de:	2b01      	cmp	r3, #1
 800b9e0:	d129      	bne.n	800ba36 <CDC_ProcessReception+0xac>
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	7b1b      	ldrb	r3, [r3, #12]
 800b9e6:	4619      	mov	r1, r3
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f000 fe83 	bl	800c6f4 <USBH_LL_GetLastXferSize>
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9f4:	68fa      	ldr	r2, [r7, #12]
 800b9f6:	429a      	cmp	r2, r3
 800b9f8:	d016      	beq.n	800ba28 <CDC_ProcessReception+0x9e>
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	8b5b      	ldrh	r3, [r3, #26]
 800b9fe:	461a      	mov	r2, r3
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	4293      	cmp	r3, r2
 800ba04:	d910      	bls.n	800ba28 <CDC_ProcessReception+0x9e>
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	1ad2      	subs	r2, r2, r3
 800ba0e:	697b      	ldr	r3, [r7, #20]
 800ba10:	629a      	str	r2, [r3, #40]	; 0x28
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	6a1a      	ldr	r2, [r3, #32]
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	441a      	add	r2, r3
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	621a      	str	r2, [r3, #32]
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	2203      	movs	r2, #3
 800ba22:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800ba26:	e006      	b.n	800ba36 <CDC_ProcessReception+0xac>
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f000 f80f 	bl	800ba54 <USBH_CDC_ReceiveCallback>
 800ba36:	bf00      	nop
 800ba38:	bf00      	nop
 800ba3a:	3718      	adds	r7, #24
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <USBH_CDC_TransmitCallback>:
 800ba40:	b480      	push	{r7}
 800ba42:	b083      	sub	sp, #12
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	bf00      	nop
 800ba4a:	370c      	adds	r7, #12
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr

0800ba54 <USBH_CDC_ReceiveCallback>:
 800ba54:	b480      	push	{r7}
 800ba56:	b083      	sub	sp, #12
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
 800ba5c:	bf00      	nop
 800ba5e:	370c      	adds	r7, #12
 800ba60:	46bd      	mov	sp, r7
 800ba62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba66:	4770      	bx	lr

0800ba68 <USBH_CDC_LineCodingChanged>:
 800ba68:	b480      	push	{r7}
 800ba6a:	b083      	sub	sp, #12
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	bf00      	nop
 800ba72:	370c      	adds	r7, #12
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <USBH_Init>:
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	60f8      	str	r0, [r7, #12]
 800ba84:	60b9      	str	r1, [r7, #8]
 800ba86:	4613      	mov	r3, r2
 800ba88:	71fb      	strb	r3, [r7, #7]
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d101      	bne.n	800ba94 <USBH_Init+0x18>
 800ba90:	2302      	movs	r3, #2
 800ba92:	e019      	b.n	800bac8 <USBH_Init+0x4c>
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	79fa      	ldrb	r2, [r7, #7]
 800ba98:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	2200      	movs	r2, #0
 800baa8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
 800baac:	68f8      	ldr	r0, [r7, #12]
 800baae:	f000 f80f 	bl	800bad0 <DeInitStateMachine>
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d003      	beq.n	800bac0 <USBH_Init+0x44>
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	68ba      	ldr	r2, [r7, #8]
 800babc:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f000 fda5 	bl	800c610 <USBH_LL_Init>
 800bac6:	2300      	movs	r3, #0
 800bac8:	4618      	mov	r0, r3
 800baca:	3710      	adds	r7, #16
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}

0800bad0 <DeInitStateMachine>:
 800bad0:	b480      	push	{r7}
 800bad2:	b085      	sub	sp, #20
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
 800bad8:	2300      	movs	r3, #0
 800bada:	60fb      	str	r3, [r7, #12]
 800badc:	e008      	b.n	800baf0 <DeInitStateMachine+0x20>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	68fa      	ldr	r2, [r7, #12]
 800bae2:	32e0      	adds	r2, #224	; 0xe0
 800bae4:	2100      	movs	r1, #0
 800bae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	3301      	adds	r3, #1
 800baee:	60fb      	str	r3, [r7, #12]
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	2b0e      	cmp	r3, #14
 800baf4:	d9f3      	bls.n	800bade <DeInitStateMachine+0xe>
 800baf6:	2300      	movs	r3, #0
 800baf8:	60fb      	str	r3, [r7, #12]
 800bafa:	e009      	b.n	800bb10 <DeInitStateMachine+0x40>
 800bafc:	687a      	ldr	r2, [r7, #4]
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	4413      	add	r3, r2
 800bb02:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800bb06:	2200      	movs	r2, #0
 800bb08:	701a      	strb	r2, [r3, #0]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	60fb      	str	r3, [r7, #12]
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb16:	d3f1      	bcc.n	800bafc <DeInitStateMachine+0x2c>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	701a      	strb	r2, [r3, #0]
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2200      	movs	r2, #0
 800bb22:	705a      	strb	r2, [r3, #1]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2201      	movs	r2, #1
 800bb28:	709a      	strb	r2, [r3, #2]
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2201      	movs	r2, #1
 800bb36:	761a      	strb	r2, [r3, #24]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2240      	movs	r2, #64	; 0x40
 800bb3c:	719a      	strb	r2, [r3, #6]
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	2200      	movs	r2, #0
 800bb42:	765a      	strb	r2, [r3, #25]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2200      	movs	r2, #0
 800bb48:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2201      	movs	r2, #1
 800bb50:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 800bb54:	2300      	movs	r3, #0
 800bb56:	4618      	mov	r0, r3
 800bb58:	3714      	adds	r7, #20
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb60:	4770      	bx	lr

0800bb62 <USBH_RegisterClass>:
 800bb62:	b480      	push	{r7}
 800bb64:	b085      	sub	sp, #20
 800bb66:	af00      	add	r7, sp, #0
 800bb68:	6078      	str	r0, [r7, #4]
 800bb6a:	6039      	str	r1, [r7, #0]
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	73fb      	strb	r3, [r7, #15]
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d017      	beq.n	800bba6 <USBH_RegisterClass+0x44>
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d10f      	bne.n	800bba0 <USBH_RegisterClass+0x3e>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bb86:	1c59      	adds	r1, r3, #1
 800bb88:	687a      	ldr	r2, [r7, #4]
 800bb8a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800bb8e:	687a      	ldr	r2, [r7, #4]
 800bb90:	33dc      	adds	r3, #220	; 0xdc
 800bb92:	009b      	lsls	r3, r3, #2
 800bb94:	4413      	add	r3, r2
 800bb96:	683a      	ldr	r2, [r7, #0]
 800bb98:	605a      	str	r2, [r3, #4]
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	73fb      	strb	r3, [r7, #15]
 800bb9e:	e004      	b.n	800bbaa <USBH_RegisterClass+0x48>
 800bba0:	2302      	movs	r3, #2
 800bba2:	73fb      	strb	r3, [r7, #15]
 800bba4:	e001      	b.n	800bbaa <USBH_RegisterClass+0x48>
 800bba6:	2302      	movs	r3, #2
 800bba8:	73fb      	strb	r3, [r7, #15]
 800bbaa:	7bfb      	ldrb	r3, [r7, #15]
 800bbac:	4618      	mov	r0, r3
 800bbae:	3714      	adds	r7, #20
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <USBH_SelectInterface>:
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	70fb      	strb	r3, [r7, #3]
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	73fb      	strb	r3, [r7, #15]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800bbce:	78fa      	ldrb	r2, [r7, #3]
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	d204      	bcs.n	800bbde <USBH_SelectInterface+0x26>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	78fa      	ldrb	r2, [r7, #3]
 800bbd8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800bbdc:	e001      	b.n	800bbe2 <USBH_SelectInterface+0x2a>
 800bbde:	2302      	movs	r3, #2
 800bbe0:	73fb      	strb	r3, [r7, #15]
 800bbe2:	7bfb      	ldrb	r3, [r7, #15]
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3714      	adds	r7, #20
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr

0800bbf0 <USBH_FindInterface>:
 800bbf0:	b480      	push	{r7}
 800bbf2:	b087      	sub	sp, #28
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	4608      	mov	r0, r1
 800bbfa:	4611      	mov	r1, r2
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	4603      	mov	r3, r0
 800bc00:	70fb      	strb	r3, [r7, #3]
 800bc02:	460b      	mov	r3, r1
 800bc04:	70bb      	strb	r3, [r7, #2]
 800bc06:	4613      	mov	r3, r2
 800bc08:	707b      	strb	r3, [r7, #1]
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	75fb      	strb	r3, [r7, #23]
 800bc0e:	2300      	movs	r3, #0
 800bc10:	613b      	str	r3, [r7, #16]
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800bc18:	60fb      	str	r3, [r7, #12]
 800bc1a:	e025      	b.n	800bc68 <USBH_FindInterface+0x78>
 800bc1c:	7dfb      	ldrb	r3, [r7, #23]
 800bc1e:	221a      	movs	r2, #26
 800bc20:	fb02 f303 	mul.w	r3, r2, r3
 800bc24:	3308      	adds	r3, #8
 800bc26:	68fa      	ldr	r2, [r7, #12]
 800bc28:	4413      	add	r3, r2
 800bc2a:	3302      	adds	r3, #2
 800bc2c:	613b      	str	r3, [r7, #16]
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	795b      	ldrb	r3, [r3, #5]
 800bc32:	78fa      	ldrb	r2, [r7, #3]
 800bc34:	429a      	cmp	r2, r3
 800bc36:	d002      	beq.n	800bc3e <USBH_FindInterface+0x4e>
 800bc38:	78fb      	ldrb	r3, [r7, #3]
 800bc3a:	2bff      	cmp	r3, #255	; 0xff
 800bc3c:	d111      	bne.n	800bc62 <USBH_FindInterface+0x72>
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	799b      	ldrb	r3, [r3, #6]
 800bc42:	78ba      	ldrb	r2, [r7, #2]
 800bc44:	429a      	cmp	r2, r3
 800bc46:	d002      	beq.n	800bc4e <USBH_FindInterface+0x5e>
 800bc48:	78bb      	ldrb	r3, [r7, #2]
 800bc4a:	2bff      	cmp	r3, #255	; 0xff
 800bc4c:	d109      	bne.n	800bc62 <USBH_FindInterface+0x72>
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	79db      	ldrb	r3, [r3, #7]
 800bc52:	787a      	ldrb	r2, [r7, #1]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d002      	beq.n	800bc5e <USBH_FindInterface+0x6e>
 800bc58:	787b      	ldrb	r3, [r7, #1]
 800bc5a:	2bff      	cmp	r3, #255	; 0xff
 800bc5c:	d101      	bne.n	800bc62 <USBH_FindInterface+0x72>
 800bc5e:	7dfb      	ldrb	r3, [r7, #23]
 800bc60:	e006      	b.n	800bc70 <USBH_FindInterface+0x80>
 800bc62:	7dfb      	ldrb	r3, [r7, #23]
 800bc64:	3301      	adds	r3, #1
 800bc66:	75fb      	strb	r3, [r7, #23]
 800bc68:	7dfb      	ldrb	r3, [r7, #23]
 800bc6a:	2b01      	cmp	r3, #1
 800bc6c:	d9d6      	bls.n	800bc1c <USBH_FindInterface+0x2c>
 800bc6e:	23ff      	movs	r3, #255	; 0xff
 800bc70:	4618      	mov	r0, r3
 800bc72:	371c      	adds	r7, #28
 800bc74:	46bd      	mov	sp, r7
 800bc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7a:	4770      	bx	lr

0800bc7c <USBH_Start>:
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f000 fcff 	bl	800c688 <USBH_LL_Start>
 800bc8a:	2101      	movs	r1, #1
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f000 fdd6 	bl	800c83e <USBH_LL_DriverVBUS>
 800bc92:	2300      	movs	r3, #0
 800bc94:	4618      	mov	r0, r3
 800bc96:	3708      	adds	r7, #8
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <USBH_LL_SetTimer>:
 800bc9c:	b480      	push	{r7}
 800bc9e:	b083      	sub	sp, #12
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	6039      	str	r1, [r7, #0]
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	683a      	ldr	r2, [r7, #0]
 800bcaa:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
 800bcae:	bf00      	nop
 800bcb0:	370c      	adds	r7, #12
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb8:	4770      	bx	lr

0800bcba <USBH_LL_IncTimer>:
 800bcba:	b580      	push	{r7, lr}
 800bcbc:	b082      	sub	sp, #8
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bcc8:	1c5a      	adds	r2, r3, #1
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 f804 	bl	800bcde <USBH_HandleSof>
 800bcd6:	bf00      	nop
 800bcd8:	3708      	adds	r7, #8
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	bd80      	pop	{r7, pc}

0800bcde <USBH_HandleSof>:
 800bcde:	b580      	push	{r7, lr}
 800bce0:	b082      	sub	sp, #8
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	6078      	str	r0, [r7, #4]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	781b      	ldrb	r3, [r3, #0]
 800bcea:	b2db      	uxtb	r3, r3
 800bcec:	2b0b      	cmp	r3, #11
 800bcee:	d10a      	bne.n	800bd06 <USBH_HandleSof+0x28>
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d005      	beq.n	800bd06 <USBH_HandleSof+0x28>
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bd00:	699b      	ldr	r3, [r3, #24]
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	4798      	blx	r3
 800bd06:	bf00      	nop
 800bd08:	3708      	adds	r7, #8
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}

0800bd0e <USBH_LL_PortEnabled>:
 800bd0e:	b480      	push	{r7}
 800bd10:	b083      	sub	sp, #12
 800bd12:	af00      	add	r7, sp, #0
 800bd14:	6078      	str	r0, [r7, #4]
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2201      	movs	r2, #1
 800bd1a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
 800bd1e:	bf00      	nop
 800bd20:	370c      	adds	r7, #12
 800bd22:	46bd      	mov	sp, r7
 800bd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd28:	4770      	bx	lr

0800bd2a <USBH_LL_PortDisabled>:
 800bd2a:	b480      	push	{r7}
 800bd2c:	b083      	sub	sp, #12
 800bd2e:	af00      	add	r7, sp, #0
 800bd30:	6078      	str	r0, [r7, #4]
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	2200      	movs	r2, #0
 800bd36:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
 800bd3a:	bf00      	nop
 800bd3c:	370c      	adds	r7, #12
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <USBH_LL_Connect>:
 800bd46:	b580      	push	{r7, lr}
 800bd48:	b082      	sub	sp, #8
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	b2db      	uxtb	r3, r3
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d10f      	bne.n	800bd78 <USBH_LL_Connect+0x32>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d00e      	beq.n	800bd88 <USBH_LL_Connect+0x42>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bd70:	2104      	movs	r1, #4
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	4798      	blx	r3
 800bd76:	e007      	b.n	800bd88 <USBH_LL_Connect+0x42>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d102      	bne.n	800bd88 <USBH_LL_Connect+0x42>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2202      	movs	r2, #2
 800bd86:	701a      	strb	r2, [r3, #0]
 800bd88:	2300      	movs	r3, #0
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3708      	adds	r7, #8
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}

0800bd92 <USBH_LL_Disconnect>:
 800bd92:	b580      	push	{r7, lr}
 800bd94:	b082      	sub	sp, #8
 800bd96:	af00      	add	r7, sp, #0
 800bd98:	6078      	str	r0, [r7, #4]
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f000 fc8f 	bl	800c6be <USBH_LL_Stop>
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	791b      	ldrb	r3, [r3, #4]
 800bda4:	4619      	mov	r1, r3
 800bda6:	6878      	ldr	r0, [r7, #4]
 800bda8:	f000 fae5 	bl	800c376 <USBH_FreePipe>
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	795b      	ldrb	r3, [r3, #5]
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	6878      	ldr	r0, [r7, #4]
 800bdb4:	f000 fadf 	bl	800c376 <USBH_FreePipe>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d005      	beq.n	800bdd6 <USBH_LL_Disconnect+0x44>
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bdd0:	2105      	movs	r1, #5
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	4798      	blx	r3
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f000 fc56 	bl	800c688 <USBH_LL_Start>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	2203      	movs	r2, #3
 800bde0:	701a      	strb	r2, [r3, #0]
 800bde2:	2300      	movs	r3, #0
 800bde4:	4618      	mov	r0, r3
 800bde6:	3708      	adds	r7, #8
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}

0800bdec <USBH_ClrFeature>:
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b082      	sub	sp, #8
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	460b      	mov	r3, r1
 800bdf6:	70fb      	strb	r3, [r7, #3]
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	789b      	ldrb	r3, [r3, #2]
 800bdfc:	2b01      	cmp	r3, #1
 800bdfe:	d10f      	bne.n	800be20 <USBH_ClrFeature+0x34>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2202      	movs	r2, #2
 800be04:	741a      	strb	r2, [r3, #16]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2201      	movs	r2, #1
 800be0a:	745a      	strb	r2, [r3, #17]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	825a      	strh	r2, [r3, #18]
 800be12:	78fb      	ldrb	r3, [r7, #3]
 800be14:	b29a      	uxth	r2, r3
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	829a      	strh	r2, [r3, #20]
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2200      	movs	r2, #0
 800be1e:	82da      	strh	r2, [r3, #22]
 800be20:	2200      	movs	r2, #0
 800be22:	2100      	movs	r1, #0
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f000 f805 	bl	800be34 <USBH_CtlReq>
 800be2a:	4603      	mov	r3, r0
 800be2c:	4618      	mov	r0, r3
 800be2e:	3708      	adds	r7, #8
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <USBH_CtlReq>:
 800be34:	b580      	push	{r7, lr}
 800be36:	b086      	sub	sp, #24
 800be38:	af00      	add	r7, sp, #0
 800be3a:	60f8      	str	r0, [r7, #12]
 800be3c:	60b9      	str	r1, [r7, #8]
 800be3e:	4613      	mov	r3, r2
 800be40:	80fb      	strh	r3, [r7, #6]
 800be42:	2301      	movs	r3, #1
 800be44:	75fb      	strb	r3, [r7, #23]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	789b      	ldrb	r3, [r3, #2]
 800be4a:	2b01      	cmp	r3, #1
 800be4c:	d002      	beq.n	800be54 <USBH_CtlReq+0x20>
 800be4e:	2b02      	cmp	r3, #2
 800be50:	d00f      	beq.n	800be72 <USBH_CtlReq+0x3e>
 800be52:	e034      	b.n	800bebe <USBH_CtlReq+0x8a>
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	68ba      	ldr	r2, [r7, #8]
 800be58:	609a      	str	r2, [r3, #8]
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	88fa      	ldrh	r2, [r7, #6]
 800be5e:	819a      	strh	r2, [r3, #12]
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	2201      	movs	r2, #1
 800be64:	761a      	strb	r2, [r3, #24]
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2202      	movs	r2, #2
 800be6a:	709a      	strb	r2, [r3, #2]
 800be6c:	2301      	movs	r3, #1
 800be6e:	75fb      	strb	r3, [r7, #23]
 800be70:	e025      	b.n	800bebe <USBH_CtlReq+0x8a>
 800be72:	68f8      	ldr	r0, [r7, #12]
 800be74:	f000 f828 	bl	800bec8 <USBH_HandleControl>
 800be78:	4603      	mov	r3, r0
 800be7a:	75fb      	strb	r3, [r7, #23]
 800be7c:	7dfb      	ldrb	r3, [r7, #23]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d108      	bne.n	800be94 <USBH_CtlReq+0x60>
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	2201      	movs	r2, #1
 800be86:	709a      	strb	r2, [r3, #2]
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	2200      	movs	r2, #0
 800be8c:	761a      	strb	r2, [r3, #24]
 800be8e:	2300      	movs	r3, #0
 800be90:	75fb      	strb	r3, [r7, #23]
 800be92:	e013      	b.n	800bebc <USBH_CtlReq+0x88>
 800be94:	7dfb      	ldrb	r3, [r7, #23]
 800be96:	2b03      	cmp	r3, #3
 800be98:	d108      	bne.n	800beac <USBH_CtlReq+0x78>
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	2201      	movs	r2, #1
 800be9e:	709a      	strb	r2, [r3, #2]
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	2200      	movs	r2, #0
 800bea4:	761a      	strb	r2, [r3, #24]
 800bea6:	2303      	movs	r3, #3
 800bea8:	75fb      	strb	r3, [r7, #23]
 800beaa:	e007      	b.n	800bebc <USBH_CtlReq+0x88>
 800beac:	7dfb      	ldrb	r3, [r7, #23]
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d104      	bne.n	800bebc <USBH_CtlReq+0x88>
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	2201      	movs	r2, #1
 800beb6:	709a      	strb	r2, [r3, #2]
 800beb8:	2302      	movs	r3, #2
 800beba:	75fb      	strb	r3, [r7, #23]
 800bebc:	bf00      	nop
 800bebe:	7dfb      	ldrb	r3, [r7, #23]
 800bec0:	4618      	mov	r0, r3
 800bec2:	3718      	adds	r7, #24
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <USBH_HandleControl>:
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af02      	add	r7, sp, #8
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	2301      	movs	r3, #1
 800bed2:	73fb      	strb	r3, [r7, #15]
 800bed4:	2300      	movs	r3, #0
 800bed6:	73bb      	strb	r3, [r7, #14]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	7e1b      	ldrb	r3, [r3, #24]
 800bedc:	3b01      	subs	r3, #1
 800bede:	2b0a      	cmp	r3, #10
 800bee0:	f200 814c 	bhi.w	800c17c <USBH_HandleControl+0x2b4>
 800bee4:	a201      	add	r2, pc, #4	; (adr r2, 800beec <USBH_HandleControl+0x24>)
 800bee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beea:	bf00      	nop
 800beec:	0800bf19 	.word	0x0800bf19
 800bef0:	0800bf33 	.word	0x0800bf33
 800bef4:	0800bf9d 	.word	0x0800bf9d
 800bef8:	0800bfc3 	.word	0x0800bfc3
 800befc:	0800bffb 	.word	0x0800bffb
 800bf00:	0800c027 	.word	0x0800c027
 800bf04:	0800c079 	.word	0x0800c079
 800bf08:	0800c09b 	.word	0x0800c09b
 800bf0c:	0800c0d7 	.word	0x0800c0d7
 800bf10:	0800c0ff 	.word	0x0800c0ff
 800bf14:	0800c13d 	.word	0x0800c13d
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f103 0110 	add.w	r1, r3, #16
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	795b      	ldrb	r3, [r3, #5]
 800bf22:	461a      	mov	r2, r3
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f000 f939 	bl	800c19c <USBH_CtlSendSetup>
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2202      	movs	r2, #2
 800bf2e:	761a      	strb	r2, [r3, #24]
 800bf30:	e12f      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	795b      	ldrb	r3, [r3, #5]
 800bf36:	4619      	mov	r1, r3
 800bf38:	6878      	ldr	r0, [r7, #4]
 800bf3a:	f000 fc6d 	bl	800c818 <USBH_LL_GetURBState>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	73bb      	strb	r3, [r7, #14]
 800bf42:	7bbb      	ldrb	r3, [r7, #14]
 800bf44:	2b01      	cmp	r3, #1
 800bf46:	d11e      	bne.n	800bf86 <USBH_HandleControl+0xbe>
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	7c1b      	ldrb	r3, [r3, #16]
 800bf4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bf50:	737b      	strb	r3, [r7, #13]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	8adb      	ldrh	r3, [r3, #22]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d00a      	beq.n	800bf70 <USBH_HandleControl+0xa8>
 800bf5a:	7b7b      	ldrb	r3, [r7, #13]
 800bf5c:	2b80      	cmp	r3, #128	; 0x80
 800bf5e:	d103      	bne.n	800bf68 <USBH_HandleControl+0xa0>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2203      	movs	r2, #3
 800bf64:	761a      	strb	r2, [r3, #24]
 800bf66:	e10b      	b.n	800c180 <USBH_HandleControl+0x2b8>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2205      	movs	r2, #5
 800bf6c:	761a      	strb	r2, [r3, #24]
 800bf6e:	e107      	b.n	800c180 <USBH_HandleControl+0x2b8>
 800bf70:	7b7b      	ldrb	r3, [r7, #13]
 800bf72:	2b80      	cmp	r3, #128	; 0x80
 800bf74:	d103      	bne.n	800bf7e <USBH_HandleControl+0xb6>
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2209      	movs	r2, #9
 800bf7a:	761a      	strb	r2, [r3, #24]
 800bf7c:	e100      	b.n	800c180 <USBH_HandleControl+0x2b8>
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2207      	movs	r2, #7
 800bf82:	761a      	strb	r2, [r3, #24]
 800bf84:	e0fc      	b.n	800c180 <USBH_HandleControl+0x2b8>
 800bf86:	7bbb      	ldrb	r3, [r7, #14]
 800bf88:	2b04      	cmp	r3, #4
 800bf8a:	d003      	beq.n	800bf94 <USBH_HandleControl+0xcc>
 800bf8c:	7bbb      	ldrb	r3, [r7, #14]
 800bf8e:	2b02      	cmp	r3, #2
 800bf90:	f040 80f6 	bne.w	800c180 <USBH_HandleControl+0x2b8>
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	220b      	movs	r2, #11
 800bf98:	761a      	strb	r2, [r3, #24]
 800bf9a:	e0f1      	b.n	800c180 <USBH_HandleControl+0x2b8>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bfa2:	b29a      	uxth	r2, r3
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	81da      	strh	r2, [r3, #14]
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6899      	ldr	r1, [r3, #8]
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	899a      	ldrh	r2, [r3, #12]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	791b      	ldrb	r3, [r3, #4]
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 f930 	bl	800c21a <USBH_CtlReceiveData>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2204      	movs	r2, #4
 800bfbe:	761a      	strb	r2, [r3, #24]
 800bfc0:	e0e7      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	791b      	ldrb	r3, [r3, #4]
 800bfc6:	4619      	mov	r1, r3
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f000 fc25 	bl	800c818 <USBH_LL_GetURBState>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	73bb      	strb	r3, [r7, #14]
 800bfd2:	7bbb      	ldrb	r3, [r7, #14]
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	d102      	bne.n	800bfde <USBH_HandleControl+0x116>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2209      	movs	r2, #9
 800bfdc:	761a      	strb	r2, [r3, #24]
 800bfde:	7bbb      	ldrb	r3, [r7, #14]
 800bfe0:	2b05      	cmp	r3, #5
 800bfe2:	d102      	bne.n	800bfea <USBH_HandleControl+0x122>
 800bfe4:	2303      	movs	r3, #3
 800bfe6:	73fb      	strb	r3, [r7, #15]
 800bfe8:	e0cc      	b.n	800c184 <USBH_HandleControl+0x2bc>
 800bfea:	7bbb      	ldrb	r3, [r7, #14]
 800bfec:	2b04      	cmp	r3, #4
 800bfee:	f040 80c9 	bne.w	800c184 <USBH_HandleControl+0x2bc>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	220b      	movs	r2, #11
 800bff6:	761a      	strb	r2, [r3, #24]
 800bff8:	e0c4      	b.n	800c184 <USBH_HandleControl+0x2bc>
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6899      	ldr	r1, [r3, #8]
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	899a      	ldrh	r2, [r3, #12]
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	7958      	ldrb	r0, [r3, #5]
 800c006:	2301      	movs	r3, #1
 800c008:	9300      	str	r3, [sp, #0]
 800c00a:	4603      	mov	r3, r0
 800c00c:	6878      	ldr	r0, [r7, #4]
 800c00e:	f000 f8df 	bl	800c1d0 <USBH_CtlSendData>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c018:	b29a      	uxth	r2, r3
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	81da      	strh	r2, [r3, #14]
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2206      	movs	r2, #6
 800c022:	761a      	strb	r2, [r3, #24]
 800c024:	e0b5      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	795b      	ldrb	r3, [r3, #5]
 800c02a:	4619      	mov	r1, r3
 800c02c:	6878      	ldr	r0, [r7, #4]
 800c02e:	f000 fbf3 	bl	800c818 <USBH_LL_GetURBState>
 800c032:	4603      	mov	r3, r0
 800c034:	73bb      	strb	r3, [r7, #14]
 800c036:	7bbb      	ldrb	r3, [r7, #14]
 800c038:	2b01      	cmp	r3, #1
 800c03a:	d103      	bne.n	800c044 <USBH_HandleControl+0x17c>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2207      	movs	r2, #7
 800c040:	761a      	strb	r2, [r3, #24]
 800c042:	e0a1      	b.n	800c188 <USBH_HandleControl+0x2c0>
 800c044:	7bbb      	ldrb	r3, [r7, #14]
 800c046:	2b05      	cmp	r3, #5
 800c048:	d105      	bne.n	800c056 <USBH_HandleControl+0x18e>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	220c      	movs	r2, #12
 800c04e:	761a      	strb	r2, [r3, #24]
 800c050:	2303      	movs	r3, #3
 800c052:	73fb      	strb	r3, [r7, #15]
 800c054:	e098      	b.n	800c188 <USBH_HandleControl+0x2c0>
 800c056:	7bbb      	ldrb	r3, [r7, #14]
 800c058:	2b02      	cmp	r3, #2
 800c05a:	d103      	bne.n	800c064 <USBH_HandleControl+0x19c>
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2205      	movs	r2, #5
 800c060:	761a      	strb	r2, [r3, #24]
 800c062:	e091      	b.n	800c188 <USBH_HandleControl+0x2c0>
 800c064:	7bbb      	ldrb	r3, [r7, #14]
 800c066:	2b04      	cmp	r3, #4
 800c068:	f040 808e 	bne.w	800c188 <USBH_HandleControl+0x2c0>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	220b      	movs	r2, #11
 800c070:	761a      	strb	r2, [r3, #24]
 800c072:	2302      	movs	r3, #2
 800c074:	73fb      	strb	r3, [r7, #15]
 800c076:	e087      	b.n	800c188 <USBH_HandleControl+0x2c0>
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	791b      	ldrb	r3, [r3, #4]
 800c07c:	2200      	movs	r2, #0
 800c07e:	2100      	movs	r1, #0
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f000 f8ca 	bl	800c21a <USBH_CtlReceiveData>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c08c:	b29a      	uxth	r2, r3
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	81da      	strh	r2, [r3, #14]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2208      	movs	r2, #8
 800c096:	761a      	strb	r2, [r3, #24]
 800c098:	e07b      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	791b      	ldrb	r3, [r3, #4]
 800c09e:	4619      	mov	r1, r3
 800c0a0:	6878      	ldr	r0, [r7, #4]
 800c0a2:	f000 fbb9 	bl	800c818 <USBH_LL_GetURBState>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	73bb      	strb	r3, [r7, #14]
 800c0aa:	7bbb      	ldrb	r3, [r7, #14]
 800c0ac:	2b01      	cmp	r3, #1
 800c0ae:	d105      	bne.n	800c0bc <USBH_HandleControl+0x1f4>
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	220d      	movs	r2, #13
 800c0b4:	761a      	strb	r2, [r3, #24]
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	73fb      	strb	r3, [r7, #15]
 800c0ba:	e067      	b.n	800c18c <USBH_HandleControl+0x2c4>
 800c0bc:	7bbb      	ldrb	r3, [r7, #14]
 800c0be:	2b04      	cmp	r3, #4
 800c0c0:	d103      	bne.n	800c0ca <USBH_HandleControl+0x202>
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	220b      	movs	r2, #11
 800c0c6:	761a      	strb	r2, [r3, #24]
 800c0c8:	e060      	b.n	800c18c <USBH_HandleControl+0x2c4>
 800c0ca:	7bbb      	ldrb	r3, [r7, #14]
 800c0cc:	2b05      	cmp	r3, #5
 800c0ce:	d15d      	bne.n	800c18c <USBH_HandleControl+0x2c4>
 800c0d0:	2303      	movs	r3, #3
 800c0d2:	73fb      	strb	r3, [r7, #15]
 800c0d4:	e05a      	b.n	800c18c <USBH_HandleControl+0x2c4>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	795a      	ldrb	r2, [r3, #5]
 800c0da:	2301      	movs	r3, #1
 800c0dc:	9300      	str	r3, [sp, #0]
 800c0de:	4613      	mov	r3, r2
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	2100      	movs	r1, #0
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f000 f873 	bl	800c1d0 <USBH_CtlSendData>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c0f0:	b29a      	uxth	r2, r3
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	81da      	strh	r2, [r3, #14]
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	220a      	movs	r2, #10
 800c0fa:	761a      	strb	r2, [r3, #24]
 800c0fc:	e049      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	795b      	ldrb	r3, [r3, #5]
 800c102:	4619      	mov	r1, r3
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f000 fb87 	bl	800c818 <USBH_LL_GetURBState>
 800c10a:	4603      	mov	r3, r0
 800c10c:	73bb      	strb	r3, [r7, #14]
 800c10e:	7bbb      	ldrb	r3, [r7, #14]
 800c110:	2b01      	cmp	r3, #1
 800c112:	d105      	bne.n	800c120 <USBH_HandleControl+0x258>
 800c114:	2300      	movs	r3, #0
 800c116:	73fb      	strb	r3, [r7, #15]
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	220d      	movs	r2, #13
 800c11c:	761a      	strb	r2, [r3, #24]
 800c11e:	e037      	b.n	800c190 <USBH_HandleControl+0x2c8>
 800c120:	7bbb      	ldrb	r3, [r7, #14]
 800c122:	2b02      	cmp	r3, #2
 800c124:	d103      	bne.n	800c12e <USBH_HandleControl+0x266>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2209      	movs	r2, #9
 800c12a:	761a      	strb	r2, [r3, #24]
 800c12c:	e030      	b.n	800c190 <USBH_HandleControl+0x2c8>
 800c12e:	7bbb      	ldrb	r3, [r7, #14]
 800c130:	2b04      	cmp	r3, #4
 800c132:	d12d      	bne.n	800c190 <USBH_HandleControl+0x2c8>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	220b      	movs	r2, #11
 800c138:	761a      	strb	r2, [r3, #24]
 800c13a:	e029      	b.n	800c190 <USBH_HandleControl+0x2c8>
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	7e5b      	ldrb	r3, [r3, #25]
 800c140:	3301      	adds	r3, #1
 800c142:	b2da      	uxtb	r2, r3
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	765a      	strb	r2, [r3, #25]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	7e5b      	ldrb	r3, [r3, #25]
 800c14c:	2b02      	cmp	r3, #2
 800c14e:	d809      	bhi.n	800c164 <USBH_HandleControl+0x29c>
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f000 fab4 	bl	800c6be <USBH_LL_Stop>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2201      	movs	r2, #1
 800c15a:	761a      	strb	r2, [r3, #24]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2201      	movs	r2, #1
 800c160:	709a      	strb	r2, [r3, #2]
 800c162:	e016      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c16a:	2106      	movs	r1, #6
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	4798      	blx	r3
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2200      	movs	r2, #0
 800c174:	765a      	strb	r2, [r3, #25]
 800c176:	2302      	movs	r3, #2
 800c178:	73fb      	strb	r3, [r7, #15]
 800c17a:	e00a      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c17c:	bf00      	nop
 800c17e:	e008      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c180:	bf00      	nop
 800c182:	e006      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c184:	bf00      	nop
 800c186:	e004      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c188:	bf00      	nop
 800c18a:	e002      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c18c:	bf00      	nop
 800c18e:	e000      	b.n	800c192 <USBH_HandleControl+0x2ca>
 800c190:	bf00      	nop
 800c192:	7bfb      	ldrb	r3, [r7, #15]
 800c194:	4618      	mov	r0, r3
 800c196:	3710      	adds	r7, #16
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b088      	sub	sp, #32
 800c1a0:	af04      	add	r7, sp, #16
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	4613      	mov	r3, r2
 800c1a8:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c1aa:	79f9      	ldrb	r1, [r7, #7]
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	9303      	str	r3, [sp, #12]
 800c1b0:	2308      	movs	r3, #8
 800c1b2:	9302      	str	r3, [sp, #8]
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	9301      	str	r3, [sp, #4]
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	9300      	str	r3, [sp, #0]
 800c1bc:	2300      	movs	r3, #0
 800c1be:	2200      	movs	r2, #0
 800c1c0:	68f8      	ldr	r0, [r7, #12]
 800c1c2:	f000 faf8 	bl	800c7b6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c1c6:	2300      	movs	r3, #0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3710      	adds	r7, #16
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}

0800c1d0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b088      	sub	sp, #32
 800c1d4:	af04      	add	r7, sp, #16
 800c1d6:	60f8      	str	r0, [r7, #12]
 800c1d8:	60b9      	str	r1, [r7, #8]
 800c1da:	4611      	mov	r1, r2
 800c1dc:	461a      	mov	r2, r3
 800c1de:	460b      	mov	r3, r1
 800c1e0:	80fb      	strh	r3, [r7, #6]
 800c1e2:	4613      	mov	r3, r2
 800c1e4:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d001      	beq.n	800c1f4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c1f4:	7979      	ldrb	r1, [r7, #5]
 800c1f6:	7e3b      	ldrb	r3, [r7, #24]
 800c1f8:	9303      	str	r3, [sp, #12]
 800c1fa:	88fb      	ldrh	r3, [r7, #6]
 800c1fc:	9302      	str	r3, [sp, #8]
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	9301      	str	r3, [sp, #4]
 800c202:	2301      	movs	r3, #1
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	2300      	movs	r3, #0
 800c208:	2200      	movs	r2, #0
 800c20a:	68f8      	ldr	r0, [r7, #12]
 800c20c:	f000 fad3 	bl	800c7b6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c210:	2300      	movs	r3, #0
}
 800c212:	4618      	mov	r0, r3
 800c214:	3710      	adds	r7, #16
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}

0800c21a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c21a:	b580      	push	{r7, lr}
 800c21c:	b088      	sub	sp, #32
 800c21e:	af04      	add	r7, sp, #16
 800c220:	60f8      	str	r0, [r7, #12]
 800c222:	60b9      	str	r1, [r7, #8]
 800c224:	4611      	mov	r1, r2
 800c226:	461a      	mov	r2, r3
 800c228:	460b      	mov	r3, r1
 800c22a:	80fb      	strh	r3, [r7, #6]
 800c22c:	4613      	mov	r3, r2
 800c22e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c230:	7979      	ldrb	r1, [r7, #5]
 800c232:	2300      	movs	r3, #0
 800c234:	9303      	str	r3, [sp, #12]
 800c236:	88fb      	ldrh	r3, [r7, #6]
 800c238:	9302      	str	r3, [sp, #8]
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	9301      	str	r3, [sp, #4]
 800c23e:	2301      	movs	r3, #1
 800c240:	9300      	str	r3, [sp, #0]
 800c242:	2300      	movs	r3, #0
 800c244:	2201      	movs	r2, #1
 800c246:	68f8      	ldr	r0, [r7, #12]
 800c248:	f000 fab5 	bl	800c7b6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c24c:	2300      	movs	r3, #0

}
 800c24e:	4618      	mov	r0, r3
 800c250:	3710      	adds	r7, #16
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}

0800c256 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800c256:	b580      	push	{r7, lr}
 800c258:	b088      	sub	sp, #32
 800c25a:	af04      	add	r7, sp, #16
 800c25c:	60f8      	str	r0, [r7, #12]
 800c25e:	60b9      	str	r1, [r7, #8]
 800c260:	4611      	mov	r1, r2
 800c262:	461a      	mov	r2, r3
 800c264:	460b      	mov	r3, r1
 800c266:	80fb      	strh	r3, [r7, #6]
 800c268:	4613      	mov	r3, r2
 800c26a:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c272:	2b00      	cmp	r3, #0
 800c274:	d001      	beq.n	800c27a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c276:	2300      	movs	r3, #0
 800c278:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c27a:	7979      	ldrb	r1, [r7, #5]
 800c27c:	7e3b      	ldrb	r3, [r7, #24]
 800c27e:	9303      	str	r3, [sp, #12]
 800c280:	88fb      	ldrh	r3, [r7, #6]
 800c282:	9302      	str	r3, [sp, #8]
 800c284:	68bb      	ldr	r3, [r7, #8]
 800c286:	9301      	str	r3, [sp, #4]
 800c288:	2301      	movs	r3, #1
 800c28a:	9300      	str	r3, [sp, #0]
 800c28c:	2302      	movs	r3, #2
 800c28e:	2200      	movs	r2, #0
 800c290:	68f8      	ldr	r0, [r7, #12]
 800c292:	f000 fa90 	bl	800c7b6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c296:	2300      	movs	r3, #0
}
 800c298:	4618      	mov	r0, r3
 800c29a:	3710      	adds	r7, #16
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}

0800c2a0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b088      	sub	sp, #32
 800c2a4:	af04      	add	r7, sp, #16
 800c2a6:	60f8      	str	r0, [r7, #12]
 800c2a8:	60b9      	str	r1, [r7, #8]
 800c2aa:	4611      	mov	r1, r2
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	460b      	mov	r3, r1
 800c2b0:	80fb      	strh	r3, [r7, #6]
 800c2b2:	4613      	mov	r3, r2
 800c2b4:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800c2b6:	7979      	ldrb	r1, [r7, #5]
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	9303      	str	r3, [sp, #12]
 800c2bc:	88fb      	ldrh	r3, [r7, #6]
 800c2be:	9302      	str	r3, [sp, #8]
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	9301      	str	r3, [sp, #4]
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	2302      	movs	r3, #2
 800c2ca:	2201      	movs	r2, #1
 800c2cc:	68f8      	ldr	r0, [r7, #12]
 800c2ce:	f000 fa72 	bl	800c7b6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c2d2:	2300      	movs	r3, #0
}
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	3710      	adds	r7, #16
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b086      	sub	sp, #24
 800c2e0:	af04      	add	r7, sp, #16
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	4608      	mov	r0, r1
 800c2e6:	4611      	mov	r1, r2
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	70fb      	strb	r3, [r7, #3]
 800c2ee:	460b      	mov	r3, r1
 800c2f0:	70bb      	strb	r3, [r7, #2]
 800c2f2:	4613      	mov	r3, r2
 800c2f4:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800c2f6:	7878      	ldrb	r0, [r7, #1]
 800c2f8:	78ba      	ldrb	r2, [r7, #2]
 800c2fa:	78f9      	ldrb	r1, [r7, #3]
 800c2fc:	8b3b      	ldrh	r3, [r7, #24]
 800c2fe:	9302      	str	r3, [sp, #8]
 800c300:	7d3b      	ldrb	r3, [r7, #20]
 800c302:	9301      	str	r3, [sp, #4]
 800c304:	7c3b      	ldrb	r3, [r7, #16]
 800c306:	9300      	str	r3, [sp, #0]
 800c308:	4603      	mov	r3, r0
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fa05 	bl	800c71a <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800c310:	2300      	movs	r3, #0

}
 800c312:	4618      	mov	r0, r3
 800c314:	3708      	adds	r7, #8
 800c316:	46bd      	mov	sp, r7
 800c318:	bd80      	pop	{r7, pc}

0800c31a <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800c31a:	b580      	push	{r7, lr}
 800c31c:	b082      	sub	sp, #8
 800c31e:	af00      	add	r7, sp, #0
 800c320:	6078      	str	r0, [r7, #4]
 800c322:	460b      	mov	r3, r1
 800c324:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800c326:	78fb      	ldrb	r3, [r7, #3]
 800c328:	4619      	mov	r1, r3
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f000 fa24 	bl	800c778 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c330:	2300      	movs	r3, #0

}
 800c332:	4618      	mov	r0, r3
 800c334:	3708      	adds	r7, #8
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}

0800c33a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c33a:	b580      	push	{r7, lr}
 800c33c:	b084      	sub	sp, #16
 800c33e:	af00      	add	r7, sp, #0
 800c340:	6078      	str	r0, [r7, #4]
 800c342:	460b      	mov	r3, r1
 800c344:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f000 f831 	bl	800c3ae <USBH_GetFreePipe>
 800c34c:	4603      	mov	r3, r0
 800c34e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c350:	89fb      	ldrh	r3, [r7, #14]
 800c352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c356:	4293      	cmp	r3, r2
 800c358:	d007      	beq.n	800c36a <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800c35a:	78fb      	ldrb	r3, [r7, #3]
 800c35c:	89fa      	ldrh	r2, [r7, #14]
 800c35e:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	32e0      	adds	r2, #224	; 0xe0
 800c366:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800c36a:	89fb      	ldrh	r3, [r7, #14]
 800c36c:	b2db      	uxtb	r3, r3
}
 800c36e:	4618      	mov	r0, r3
 800c370:	3710      	adds	r7, #16
 800c372:	46bd      	mov	sp, r7
 800c374:	bd80      	pop	{r7, pc}

0800c376 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c376:	b480      	push	{r7}
 800c378:	b083      	sub	sp, #12
 800c37a:	af00      	add	r7, sp, #0
 800c37c:	6078      	str	r0, [r7, #4]
 800c37e:	460b      	mov	r3, r1
 800c380:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800c382:	78fb      	ldrb	r3, [r7, #3]
 800c384:	2b0a      	cmp	r3, #10
 800c386:	d80b      	bhi.n	800c3a0 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800c388:	78fa      	ldrb	r2, [r7, #3]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	32e0      	adds	r2, #224	; 0xe0
 800c38e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c392:	78fa      	ldrb	r2, [r7, #3]
 800c394:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	32e0      	adds	r2, #224	; 0xe0
 800c39c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800c3a0:	2300      	movs	r3, #0
}
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	370c      	adds	r7, #12
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr

0800c3ae <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800c3ae:	b480      	push	{r7}
 800c3b0:	b085      	sub	sp, #20
 800c3b2:	af00      	add	r7, sp, #0
 800c3b4:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	73fb      	strb	r3, [r7, #15]
 800c3be:	e00e      	b.n	800c3de <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c3c0:	7bfa      	ldrb	r2, [r7, #15]
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	32e0      	adds	r2, #224	; 0xe0
 800c3c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d102      	bne.n	800c3d8 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800c3d2:	7bfb      	ldrb	r3, [r7, #15]
 800c3d4:	b29b      	uxth	r3, r3
 800c3d6:	e007      	b.n	800c3e8 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800c3d8:	7bfb      	ldrb	r3, [r7, #15]
 800c3da:	3301      	adds	r3, #1
 800c3dc:	73fb      	strb	r3, [r7, #15]
 800c3de:	7bfb      	ldrb	r3, [r7, #15]
 800c3e0:	2b0a      	cmp	r3, #10
 800c3e2:	d9ed      	bls.n	800c3c0 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800c3e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3714      	adds	r7, #20
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f2:	4770      	bx	lr

0800c3f4 <MX_USB_HOST_Init>:
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	490e      	ldr	r1, [pc, #56]	; (800c434 <MX_USB_HOST_Init+0x40>)
 800c3fc:	480e      	ldr	r0, [pc, #56]	; (800c438 <MX_USB_HOST_Init+0x44>)
 800c3fe:	f7ff fb3d 	bl	800ba7c <USBH_Init>
 800c402:	4603      	mov	r3, r0
 800c404:	2b00      	cmp	r3, #0
 800c406:	d001      	beq.n	800c40c <MX_USB_HOST_Init+0x18>
 800c408:	f7f5 fea6 	bl	8002158 <Error_Handler>
 800c40c:	490b      	ldr	r1, [pc, #44]	; (800c43c <MX_USB_HOST_Init+0x48>)
 800c40e:	480a      	ldr	r0, [pc, #40]	; (800c438 <MX_USB_HOST_Init+0x44>)
 800c410:	f7ff fba7 	bl	800bb62 <USBH_RegisterClass>
 800c414:	4603      	mov	r3, r0
 800c416:	2b00      	cmp	r3, #0
 800c418:	d001      	beq.n	800c41e <MX_USB_HOST_Init+0x2a>
 800c41a:	f7f5 fe9d 	bl	8002158 <Error_Handler>
 800c41e:	4806      	ldr	r0, [pc, #24]	; (800c438 <MX_USB_HOST_Init+0x44>)
 800c420:	f7ff fc2c 	bl	800bc7c <USBH_Start>
 800c424:	4603      	mov	r3, r0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d001      	beq.n	800c42e <MX_USB_HOST_Init+0x3a>
 800c42a:	f7f5 fe95 	bl	8002158 <Error_Handler>
 800c42e:	bf00      	nop
 800c430:	bd80      	pop	{r7, pc}
 800c432:	bf00      	nop
 800c434:	0800c441 	.word	0x0800c441
 800c438:	200010b4 	.word	0x200010b4
 800c43c:	20000028 	.word	0x20000028

0800c440 <USBH_UserProcess>:
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	460b      	mov	r3, r1
 800c44a:	70fb      	strb	r3, [r7, #3]
 800c44c:	78fb      	ldrb	r3, [r7, #3]
 800c44e:	3b01      	subs	r3, #1
 800c450:	2b04      	cmp	r3, #4
 800c452:	d819      	bhi.n	800c488 <USBH_UserProcess+0x48>
 800c454:	a201      	add	r2, pc, #4	; (adr r2, 800c45c <USBH_UserProcess+0x1c>)
 800c456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c45a:	bf00      	nop
 800c45c:	0800c489 	.word	0x0800c489
 800c460:	0800c479 	.word	0x0800c479
 800c464:	0800c489 	.word	0x0800c489
 800c468:	0800c481 	.word	0x0800c481
 800c46c:	0800c471 	.word	0x0800c471
 800c470:	4b09      	ldr	r3, [pc, #36]	; (800c498 <USBH_UserProcess+0x58>)
 800c472:	2203      	movs	r2, #3
 800c474:	701a      	strb	r2, [r3, #0]
 800c476:	e008      	b.n	800c48a <USBH_UserProcess+0x4a>
 800c478:	4b07      	ldr	r3, [pc, #28]	; (800c498 <USBH_UserProcess+0x58>)
 800c47a:	2202      	movs	r2, #2
 800c47c:	701a      	strb	r2, [r3, #0]
 800c47e:	e004      	b.n	800c48a <USBH_UserProcess+0x4a>
 800c480:	4b05      	ldr	r3, [pc, #20]	; (800c498 <USBH_UserProcess+0x58>)
 800c482:	2201      	movs	r2, #1
 800c484:	701a      	strb	r2, [r3, #0]
 800c486:	e000      	b.n	800c48a <USBH_UserProcess+0x4a>
 800c488:	bf00      	nop
 800c48a:	bf00      	nop
 800c48c:	370c      	adds	r7, #12
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr
 800c496:	bf00      	nop
 800c498:	2000025c 	.word	0x2000025c

0800c49c <HAL_HCD_MspInit>:
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b08a      	sub	sp, #40	; 0x28
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	f107 0314 	add.w	r3, r7, #20
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	601a      	str	r2, [r3, #0]
 800c4ac:	605a      	str	r2, [r3, #4]
 800c4ae:	609a      	str	r2, [r3, #8]
 800c4b0:	60da      	str	r2, [r3, #12]
 800c4b2:	611a      	str	r2, [r3, #16]
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c4bc:	d14e      	bne.n	800c55c <HAL_HCD_MspInit+0xc0>
 800c4be:	4b29      	ldr	r3, [pc, #164]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c4c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4c2:	4a28      	ldr	r2, [pc, #160]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c4c4:	f043 0301 	orr.w	r3, r3, #1
 800c4c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c4ca:	4b26      	ldr	r3, [pc, #152]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c4cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4ce:	f003 0301 	and.w	r3, r3, #1
 800c4d2:	613b      	str	r3, [r7, #16]
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c4da:	617b      	str	r3, [r7, #20]
 800c4dc:	2302      	movs	r3, #2
 800c4de:	61bb      	str	r3, [r7, #24]
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	61fb      	str	r3, [r7, #28]
 800c4e4:	2303      	movs	r3, #3
 800c4e6:	623b      	str	r3, [r7, #32]
 800c4e8:	230a      	movs	r3, #10
 800c4ea:	627b      	str	r3, [r7, #36]	; 0x24
 800c4ec:	f107 0314 	add.w	r3, r7, #20
 800c4f0:	4619      	mov	r1, r3
 800c4f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c4f6:	f7f8 feb1 	bl	800525c <HAL_GPIO_Init>
 800c4fa:	4b1a      	ldr	r3, [pc, #104]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c4fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4fe:	4a19      	ldr	r2, [pc, #100]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c500:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c504:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c506:	4b17      	ldr	r3, [pc, #92]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c50a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c50e:	60fb      	str	r3, [r7, #12]
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	4b14      	ldr	r3, [pc, #80]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d114      	bne.n	800c548 <HAL_HCD_MspInit+0xac>
 800c51e:	4b11      	ldr	r3, [pc, #68]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c522:	4a10      	ldr	r2, [pc, #64]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c528:	6593      	str	r3, [r2, #88]	; 0x58
 800c52a:	4b0e      	ldr	r3, [pc, #56]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c52c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c52e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c532:	60bb      	str	r3, [r7, #8]
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	f7fa ffeb 	bl	8007510 <HAL_PWREx_EnableVddUSB>
 800c53a:	4b0a      	ldr	r3, [pc, #40]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c53c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c53e:	4a09      	ldr	r2, [pc, #36]	; (800c564 <HAL_HCD_MspInit+0xc8>)
 800c540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c544:	6593      	str	r3, [r2, #88]	; 0x58
 800c546:	e001      	b.n	800c54c <HAL_HCD_MspInit+0xb0>
 800c548:	f7fa ffe2 	bl	8007510 <HAL_PWREx_EnableVddUSB>
 800c54c:	2200      	movs	r2, #0
 800c54e:	2100      	movs	r1, #0
 800c550:	2043      	movs	r0, #67	; 0x43
 800c552:	f7f8 fe4c 	bl	80051ee <HAL_NVIC_SetPriority>
 800c556:	2043      	movs	r0, #67	; 0x43
 800c558:	f7f8 fe65 	bl	8005226 <HAL_NVIC_EnableIRQ>
 800c55c:	bf00      	nop
 800c55e:	3728      	adds	r7, #40	; 0x28
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}
 800c564:	40021000 	.word	0x40021000

0800c568 <HAL_HCD_SOF_Callback>:
 800c568:	b580      	push	{r7, lr}
 800c56a:	b082      	sub	sp, #8
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c576:	4618      	mov	r0, r3
 800c578:	f7ff fb9f 	bl	800bcba <USBH_LL_IncTimer>
 800c57c:	bf00      	nop
 800c57e:	3708      	adds	r7, #8
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}

0800c584 <HAL_HCD_Connect_Callback>:
 800c584:	b580      	push	{r7, lr}
 800c586:	b082      	sub	sp, #8
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c592:	4618      	mov	r0, r3
 800c594:	f7ff fbd7 	bl	800bd46 <USBH_LL_Connect>
 800c598:	bf00      	nop
 800c59a:	3708      	adds	r7, #8
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}

0800c5a0 <HAL_HCD_Disconnect_Callback>:
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b082      	sub	sp, #8
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	f7ff fbef 	bl	800bd92 <USBH_LL_Disconnect>
 800c5b4:	bf00      	nop
 800c5b6:	3708      	adds	r7, #8
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}

0800c5bc <HAL_HCD_HC_NotifyURBChange_Callback>:
 800c5bc:	b480      	push	{r7}
 800c5be:	b083      	sub	sp, #12
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
 800c5c4:	460b      	mov	r3, r1
 800c5c6:	70fb      	strb	r3, [r7, #3]
 800c5c8:	4613      	mov	r3, r2
 800c5ca:	70bb      	strb	r3, [r7, #2]
 800c5cc:	bf00      	nop
 800c5ce:	370c      	adds	r7, #12
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d6:	4770      	bx	lr

0800c5d8 <HAL_HCD_PortEnabled_Callback>:
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b082      	sub	sp, #8
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f7ff fb91 	bl	800bd0e <USBH_LL_PortEnabled>
 800c5ec:	bf00      	nop
 800c5ee:	3708      	adds	r7, #8
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}

0800c5f4 <HAL_HCD_PortDisabled_Callback>:
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b082      	sub	sp, #8
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c602:	4618      	mov	r0, r3
 800c604:	f7ff fb91 	bl	800bd2a <USBH_LL_PortDisabled>
 800c608:	bf00      	nop
 800c60a:	3708      	adds	r7, #8
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}

0800c610 <USBH_LL_Init>:
 800c610:	b580      	push	{r7, lr}
 800c612:	b082      	sub	sp, #8
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c61e:	2b01      	cmp	r3, #1
 800c620:	d12a      	bne.n	800c678 <USBH_LL_Init+0x68>
 800c622:	4a18      	ldr	r2, [pc, #96]	; (800c684 <USBH_LL_Init+0x74>)
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	4a15      	ldr	r2, [pc, #84]	; (800c684 <USBH_LL_Init+0x74>)
 800c62e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
 800c632:	4b14      	ldr	r3, [pc, #80]	; (800c684 <USBH_LL_Init+0x74>)
 800c634:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c638:	601a      	str	r2, [r3, #0]
 800c63a:	4b12      	ldr	r3, [pc, #72]	; (800c684 <USBH_LL_Init+0x74>)
 800c63c:	2208      	movs	r2, #8
 800c63e:	609a      	str	r2, [r3, #8]
 800c640:	4b10      	ldr	r3, [pc, #64]	; (800c684 <USBH_LL_Init+0x74>)
 800c642:	2201      	movs	r2, #1
 800c644:	60da      	str	r2, [r3, #12]
 800c646:	4b0f      	ldr	r3, [pc, #60]	; (800c684 <USBH_LL_Init+0x74>)
 800c648:	2200      	movs	r2, #0
 800c64a:	611a      	str	r2, [r3, #16]
 800c64c:	4b0d      	ldr	r3, [pc, #52]	; (800c684 <USBH_LL_Init+0x74>)
 800c64e:	2202      	movs	r2, #2
 800c650:	619a      	str	r2, [r3, #24]
 800c652:	4b0c      	ldr	r3, [pc, #48]	; (800c684 <USBH_LL_Init+0x74>)
 800c654:	2200      	movs	r2, #0
 800c656:	61da      	str	r2, [r3, #28]
 800c658:	480a      	ldr	r0, [pc, #40]	; (800c684 <USBH_LL_Init+0x74>)
 800c65a:	f7f8 fff0 	bl	800563e <HAL_HCD_Init>
 800c65e:	4603      	mov	r3, r0
 800c660:	2b00      	cmp	r3, #0
 800c662:	d001      	beq.n	800c668 <USBH_LL_Init+0x58>
 800c664:	f7f5 fd78 	bl	8002158 <Error_Handler>
 800c668:	4806      	ldr	r0, [pc, #24]	; (800c684 <USBH_LL_Init+0x74>)
 800c66a:	f7f9 fbd9 	bl	8005e20 <HAL_HCD_GetCurrentFrame>
 800c66e:	4603      	mov	r3, r0
 800c670:	4619      	mov	r1, r3
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f7ff fb12 	bl	800bc9c <USBH_LL_SetTimer>
 800c678:	2300      	movs	r3, #0
 800c67a:	4618      	mov	r0, r3
 800c67c:	3708      	adds	r7, #8
 800c67e:	46bd      	mov	sp, r7
 800c680:	bd80      	pop	{r7, pc}
 800c682:	bf00      	nop
 800c684:	20001480 	.word	0x20001480

0800c688 <USBH_LL_Start>:
 800c688:	b580      	push	{r7, lr}
 800c68a:	b084      	sub	sp, #16
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	2300      	movs	r3, #0
 800c692:	73fb      	strb	r3, [r7, #15]
 800c694:	2300      	movs	r3, #0
 800c696:	73bb      	strb	r3, [r7, #14]
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7f9 fb54 	bl	8005d4c <HAL_HCD_Start>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	73fb      	strb	r3, [r7, #15]
 800c6a8:	7bfb      	ldrb	r3, [r7, #15]
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f000 f912 	bl	800c8d4 <USBH_Get_USB_Status>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	73bb      	strb	r3, [r7, #14]
 800c6b4:	7bbb      	ldrb	r3, [r7, #14]
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	3710      	adds	r7, #16
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}

0800c6be <USBH_LL_Stop>:
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b084      	sub	sp, #16
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	6078      	str	r0, [r7, #4]
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	73fb      	strb	r3, [r7, #15]
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	73bb      	strb	r3, [r7, #14]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	f7f9 fb5c 	bl	8005d92 <HAL_HCD_Stop>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	73fb      	strb	r3, [r7, #15]
 800c6de:	7bfb      	ldrb	r3, [r7, #15]
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	f000 f8f7 	bl	800c8d4 <USBH_Get_USB_Status>
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	73bb      	strb	r3, [r7, #14]
 800c6ea:	7bbb      	ldrb	r3, [r7, #14]
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	3710      	adds	r7, #16
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	bd80      	pop	{r7, pc}

0800c6f4 <USBH_LL_GetLastXferSize>:
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	70fb      	strb	r3, [r7, #3]
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c706:	78fa      	ldrb	r2, [r7, #3]
 800c708:	4611      	mov	r1, r2
 800c70a:	4618      	mov	r0, r3
 800c70c:	f7f9 fb73 	bl	8005df6 <HAL_HCD_HC_GetXferCount>
 800c710:	4603      	mov	r3, r0
 800c712:	4618      	mov	r0, r3
 800c714:	3708      	adds	r7, #8
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}

0800c71a <USBH_LL_OpenPipe>:
 800c71a:	b590      	push	{r4, r7, lr}
 800c71c:	b089      	sub	sp, #36	; 0x24
 800c71e:	af04      	add	r7, sp, #16
 800c720:	6078      	str	r0, [r7, #4]
 800c722:	4608      	mov	r0, r1
 800c724:	4611      	mov	r1, r2
 800c726:	461a      	mov	r2, r3
 800c728:	4603      	mov	r3, r0
 800c72a:	70fb      	strb	r3, [r7, #3]
 800c72c:	460b      	mov	r3, r1
 800c72e:	70bb      	strb	r3, [r7, #2]
 800c730:	4613      	mov	r3, r2
 800c732:	707b      	strb	r3, [r7, #1]
 800c734:	2300      	movs	r3, #0
 800c736:	73fb      	strb	r3, [r7, #15]
 800c738:	2300      	movs	r3, #0
 800c73a:	73bb      	strb	r3, [r7, #14]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c742:	787c      	ldrb	r4, [r7, #1]
 800c744:	78ba      	ldrb	r2, [r7, #2]
 800c746:	78f9      	ldrb	r1, [r7, #3]
 800c748:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c74a:	9302      	str	r3, [sp, #8]
 800c74c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c750:	9301      	str	r3, [sp, #4]
 800c752:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c756:	9300      	str	r3, [sp, #0]
 800c758:	4623      	mov	r3, r4
 800c75a:	f7f8 ffd2 	bl	8005702 <HAL_HCD_HC_Init>
 800c75e:	4603      	mov	r3, r0
 800c760:	73fb      	strb	r3, [r7, #15]
 800c762:	7bfb      	ldrb	r3, [r7, #15]
 800c764:	4618      	mov	r0, r3
 800c766:	f000 f8b5 	bl	800c8d4 <USBH_Get_USB_Status>
 800c76a:	4603      	mov	r3, r0
 800c76c:	73bb      	strb	r3, [r7, #14]
 800c76e:	7bbb      	ldrb	r3, [r7, #14]
 800c770:	4618      	mov	r0, r3
 800c772:	3714      	adds	r7, #20
 800c774:	46bd      	mov	sp, r7
 800c776:	bd90      	pop	{r4, r7, pc}

0800c778 <USBH_LL_ClosePipe>:
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	460b      	mov	r3, r1
 800c782:	70fb      	strb	r3, [r7, #3]
 800c784:	2300      	movs	r3, #0
 800c786:	73fb      	strb	r3, [r7, #15]
 800c788:	2300      	movs	r3, #0
 800c78a:	73bb      	strb	r3, [r7, #14]
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c792:	78fa      	ldrb	r2, [r7, #3]
 800c794:	4611      	mov	r1, r2
 800c796:	4618      	mov	r0, r3
 800c798:	f7f9 f84b 	bl	8005832 <HAL_HCD_HC_Halt>
 800c79c:	4603      	mov	r3, r0
 800c79e:	73fb      	strb	r3, [r7, #15]
 800c7a0:	7bfb      	ldrb	r3, [r7, #15]
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f000 f896 	bl	800c8d4 <USBH_Get_USB_Status>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	73bb      	strb	r3, [r7, #14]
 800c7ac:	7bbb      	ldrb	r3, [r7, #14]
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3710      	adds	r7, #16
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <USBH_LL_SubmitURB>:
 800c7b6:	b590      	push	{r4, r7, lr}
 800c7b8:	b089      	sub	sp, #36	; 0x24
 800c7ba:	af04      	add	r7, sp, #16
 800c7bc:	6078      	str	r0, [r7, #4]
 800c7be:	4608      	mov	r0, r1
 800c7c0:	4611      	mov	r1, r2
 800c7c2:	461a      	mov	r2, r3
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	70fb      	strb	r3, [r7, #3]
 800c7c8:	460b      	mov	r3, r1
 800c7ca:	70bb      	strb	r3, [r7, #2]
 800c7cc:	4613      	mov	r3, r2
 800c7ce:	707b      	strb	r3, [r7, #1]
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	73fb      	strb	r3, [r7, #15]
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	73bb      	strb	r3, [r7, #14]
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c7de:	787c      	ldrb	r4, [r7, #1]
 800c7e0:	78ba      	ldrb	r2, [r7, #2]
 800c7e2:	78f9      	ldrb	r1, [r7, #3]
 800c7e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c7e8:	9303      	str	r3, [sp, #12]
 800c7ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c7ec:	9302      	str	r3, [sp, #8]
 800c7ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7f0:	9301      	str	r3, [sp, #4]
 800c7f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c7f6:	9300      	str	r3, [sp, #0]
 800c7f8:	4623      	mov	r3, r4
 800c7fa:	f7f9 f83d 	bl	8005878 <HAL_HCD_HC_SubmitRequest>
 800c7fe:	4603      	mov	r3, r0
 800c800:	73fb      	strb	r3, [r7, #15]
 800c802:	7bfb      	ldrb	r3, [r7, #15]
 800c804:	4618      	mov	r0, r3
 800c806:	f000 f865 	bl	800c8d4 <USBH_Get_USB_Status>
 800c80a:	4603      	mov	r3, r0
 800c80c:	73bb      	strb	r3, [r7, #14]
 800c80e:	7bbb      	ldrb	r3, [r7, #14]
 800c810:	4618      	mov	r0, r3
 800c812:	3714      	adds	r7, #20
 800c814:	46bd      	mov	sp, r7
 800c816:	bd90      	pop	{r4, r7, pc}

0800c818 <USBH_LL_GetURBState>:
 800c818:	b580      	push	{r7, lr}
 800c81a:	b082      	sub	sp, #8
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
 800c820:	460b      	mov	r3, r1
 800c822:	70fb      	strb	r3, [r7, #3]
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c82a:	78fa      	ldrb	r2, [r7, #3]
 800c82c:	4611      	mov	r1, r2
 800c82e:	4618      	mov	r0, r3
 800c830:	f7f9 facc 	bl	8005dcc <HAL_HCD_HC_GetURBState>
 800c834:	4603      	mov	r3, r0
 800c836:	4618      	mov	r0, r3
 800c838:	3708      	adds	r7, #8
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}

0800c83e <USBH_LL_DriverVBUS>:
 800c83e:	b580      	push	{r7, lr}
 800c840:	b082      	sub	sp, #8
 800c842:	af00      	add	r7, sp, #0
 800c844:	6078      	str	r0, [r7, #4]
 800c846:	460b      	mov	r3, r1
 800c848:	70fb      	strb	r3, [r7, #3]
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c850:	2b01      	cmp	r3, #1
 800c852:	d103      	bne.n	800c85c <USBH_LL_DriverVBUS+0x1e>
 800c854:	78fb      	ldrb	r3, [r7, #3]
 800c856:	4618      	mov	r0, r3
 800c858:	f000 f868 	bl	800c92c <MX_DriverVbusFS>
 800c85c:	20c8      	movs	r0, #200	; 0xc8
 800c85e:	f7f6 fe6b 	bl	8003538 <HAL_Delay>
 800c862:	2300      	movs	r3, #0
 800c864:	4618      	mov	r0, r3
 800c866:	3708      	adds	r7, #8
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}

0800c86c <USBH_LL_SetToggle>:
 800c86c:	b480      	push	{r7}
 800c86e:	b085      	sub	sp, #20
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
 800c874:	460b      	mov	r3, r1
 800c876:	70fb      	strb	r3, [r7, #3]
 800c878:	4613      	mov	r3, r2
 800c87a:	70bb      	strb	r3, [r7, #2]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c882:	60fb      	str	r3, [r7, #12]
 800c884:	78fa      	ldrb	r2, [r7, #3]
 800c886:	68f9      	ldr	r1, [r7, #12]
 800c888:	4613      	mov	r3, r2
 800c88a:	009b      	lsls	r3, r3, #2
 800c88c:	4413      	add	r3, r2
 800c88e:	00db      	lsls	r3, r3, #3
 800c890:	440b      	add	r3, r1
 800c892:	333b      	adds	r3, #59	; 0x3b
 800c894:	781b      	ldrb	r3, [r3, #0]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d00a      	beq.n	800c8b0 <USBH_LL_SetToggle+0x44>
 800c89a:	78fa      	ldrb	r2, [r7, #3]
 800c89c:	68f9      	ldr	r1, [r7, #12]
 800c89e:	4613      	mov	r3, r2
 800c8a0:	009b      	lsls	r3, r3, #2
 800c8a2:	4413      	add	r3, r2
 800c8a4:	00db      	lsls	r3, r3, #3
 800c8a6:	440b      	add	r3, r1
 800c8a8:	3350      	adds	r3, #80	; 0x50
 800c8aa:	78ba      	ldrb	r2, [r7, #2]
 800c8ac:	701a      	strb	r2, [r3, #0]
 800c8ae:	e009      	b.n	800c8c4 <USBH_LL_SetToggle+0x58>
 800c8b0:	78fa      	ldrb	r2, [r7, #3]
 800c8b2:	68f9      	ldr	r1, [r7, #12]
 800c8b4:	4613      	mov	r3, r2
 800c8b6:	009b      	lsls	r3, r3, #2
 800c8b8:	4413      	add	r3, r2
 800c8ba:	00db      	lsls	r3, r3, #3
 800c8bc:	440b      	add	r3, r1
 800c8be:	3351      	adds	r3, #81	; 0x51
 800c8c0:	78ba      	ldrb	r2, [r7, #2]
 800c8c2:	701a      	strb	r2, [r3, #0]
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	3714      	adds	r7, #20
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d0:	4770      	bx	lr
	...

0800c8d4 <USBH_Get_USB_Status>:
 800c8d4:	b480      	push	{r7}
 800c8d6:	b085      	sub	sp, #20
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	4603      	mov	r3, r0
 800c8dc:	71fb      	strb	r3, [r7, #7]
 800c8de:	2300      	movs	r3, #0
 800c8e0:	73fb      	strb	r3, [r7, #15]
 800c8e2:	79fb      	ldrb	r3, [r7, #7]
 800c8e4:	2b03      	cmp	r3, #3
 800c8e6:	d817      	bhi.n	800c918 <USBH_Get_USB_Status+0x44>
 800c8e8:	a201      	add	r2, pc, #4	; (adr r2, 800c8f0 <USBH_Get_USB_Status+0x1c>)
 800c8ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8ee:	bf00      	nop
 800c8f0:	0800c901 	.word	0x0800c901
 800c8f4:	0800c907 	.word	0x0800c907
 800c8f8:	0800c90d 	.word	0x0800c90d
 800c8fc:	0800c913 	.word	0x0800c913
 800c900:	2300      	movs	r3, #0
 800c902:	73fb      	strb	r3, [r7, #15]
 800c904:	e00b      	b.n	800c91e <USBH_Get_USB_Status+0x4a>
 800c906:	2302      	movs	r3, #2
 800c908:	73fb      	strb	r3, [r7, #15]
 800c90a:	e008      	b.n	800c91e <USBH_Get_USB_Status+0x4a>
 800c90c:	2301      	movs	r3, #1
 800c90e:	73fb      	strb	r3, [r7, #15]
 800c910:	e005      	b.n	800c91e <USBH_Get_USB_Status+0x4a>
 800c912:	2302      	movs	r3, #2
 800c914:	73fb      	strb	r3, [r7, #15]
 800c916:	e002      	b.n	800c91e <USBH_Get_USB_Status+0x4a>
 800c918:	2302      	movs	r3, #2
 800c91a:	73fb      	strb	r3, [r7, #15]
 800c91c:	bf00      	nop
 800c91e:	7bfb      	ldrb	r3, [r7, #15]
 800c920:	4618      	mov	r0, r3
 800c922:	3714      	adds	r7, #20
 800c924:	46bd      	mov	sp, r7
 800c926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92a:	4770      	bx	lr

0800c92c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b084      	sub	sp, #16
 800c930:	af00      	add	r7, sp, #0
 800c932:	4603      	mov	r3, r0
 800c934:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c936:	79fb      	ldrb	r3, [r7, #7]
 800c938:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c93a:	79fb      	ldrb	r3, [r7, #7]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d102      	bne.n	800c946 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c940:	2301      	movs	r3, #1
 800c942:	73fb      	strb	r3, [r7, #15]
 800c944:	e001      	b.n	800c94a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c946:	2300      	movs	r3, #0
 800c948:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c94a:	7bfb      	ldrb	r3, [r7, #15]
 800c94c:	461a      	mov	r2, r3
 800c94e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c952:	4803      	ldr	r0, [pc, #12]	; (800c960 <MX_DriverVbusFS+0x34>)
 800c954:	f7f8 fe42 	bl	80055dc <HAL_GPIO_WritePin>
}
 800c958:	bf00      	nop
 800c95a:	3710      	adds	r7, #16
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}
 800c960:	48000800 	.word	0x48000800

0800c964 <arm_max_f32>:
 800c964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c968:	1e4f      	subs	r7, r1, #1
 800c96a:	ea5f 0897 	movs.w	r8, r7, lsr #2
 800c96e:	f100 0e04 	add.w	lr, r0, #4
 800c972:	edd0 7a00 	vldr	s15, [r0]
 800c976:	d058      	beq.n	800ca2a <arm_max_f32+0xc6>
 800c978:	3014      	adds	r0, #20
 800c97a:	46c4      	mov	ip, r8
 800c97c:	2604      	movs	r6, #4
 800c97e:	2400      	movs	r4, #0
 800c980:	ed10 6a04 	vldr	s12, [r0, #-16]
 800c984:	ed50 6a03 	vldr	s13, [r0, #-12]
 800c988:	ed10 7a02 	vldr	s14, [r0, #-8]
 800c98c:	ed50 5a01 	vldr	s11, [r0, #-4]
 800c990:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800c994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c998:	bfc8      	it	gt
 800c99a:	eef0 7a46 	vmovgt.f32	s15, s12
 800c99e:	f1a6 0503 	sub.w	r5, r6, #3
 800c9a2:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c9a6:	bfc8      	it	gt
 800c9a8:	462c      	movgt	r4, r5
 800c9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9ae:	bf48      	it	mi
 800c9b0:	eef0 7a66 	vmovmi.f32	s15, s13
 800c9b4:	f1a6 0502 	sub.w	r5, r6, #2
 800c9b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c9bc:	bf48      	it	mi
 800c9be:	462c      	movmi	r4, r5
 800c9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9c4:	bf48      	it	mi
 800c9c6:	eef0 7a47 	vmovmi.f32	s15, s14
 800c9ca:	f106 35ff 	add.w	r5, r6, #4294967295
 800c9ce:	eef4 7ae5 	vcmpe.f32	s15, s11
 800c9d2:	bf48      	it	mi
 800c9d4:	462c      	movmi	r4, r5
 800c9d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9da:	bf48      	it	mi
 800c9dc:	4634      	movmi	r4, r6
 800c9de:	bf48      	it	mi
 800c9e0:	eef0 7a65 	vmovmi.f32	s15, s11
 800c9e4:	f1bc 0c01 	subs.w	ip, ip, #1
 800c9e8:	f106 0604 	add.w	r6, r6, #4
 800c9ec:	f100 0010 	add.w	r0, r0, #16
 800c9f0:	d1c6      	bne.n	800c980 <arm_max_f32+0x1c>
 800c9f2:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 800c9f6:	f017 0003 	ands.w	r0, r7, #3
 800c9fa:	d018      	beq.n	800ca2e <arm_max_f32+0xca>
 800c9fc:	1a08      	subs	r0, r1, r0
 800c9fe:	ecbe 7a01 	vldmia	lr!, {s14}
 800ca02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ca06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca0a:	bfc8      	it	gt
 800ca0c:	4604      	movgt	r4, r0
 800ca0e:	f100 0001 	add.w	r0, r0, #1
 800ca12:	bfd8      	it	le
 800ca14:	eeb0 7a67 	vmovle.f32	s14, s15
 800ca18:	4288      	cmp	r0, r1
 800ca1a:	eef0 7a47 	vmov.f32	s15, s14
 800ca1e:	d1ee      	bne.n	800c9fe <arm_max_f32+0x9a>
 800ca20:	ed82 7a00 	vstr	s14, [r2]
 800ca24:	601c      	str	r4, [r3, #0]
 800ca26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca2a:	4644      	mov	r4, r8
 800ca2c:	e7e3      	b.n	800c9f6 <arm_max_f32+0x92>
 800ca2e:	eeb0 7a67 	vmov.f32	s14, s15
 800ca32:	e7f5      	b.n	800ca20 <arm_max_f32+0xbc>

0800ca34 <arm_cfft_radix8by2_f32>:
 800ca34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca38:	ed2d 8b08 	vpush	{d8-d11}
 800ca3c:	f8b0 e000 	ldrh.w	lr, [r0]
 800ca40:	6842      	ldr	r2, [r0, #4]
 800ca42:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800ca46:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800ca4a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800ca4e:	4607      	mov	r7, r0
 800ca50:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800ca54:	f000 80af 	beq.w	800cbb6 <arm_cfft_radix8by2_f32+0x182>
 800ca58:	3310      	adds	r3, #16
 800ca5a:	18ce      	adds	r6, r1, r3
 800ca5c:	3210      	adds	r2, #16
 800ca5e:	4443      	add	r3, r8
 800ca60:	f101 0510 	add.w	r5, r1, #16
 800ca64:	f108 0410 	add.w	r4, r8, #16
 800ca68:	ed54 1a04 	vldr	s3, [r4, #-16]
 800ca6c:	ed13 4a04 	vldr	s8, [r3, #-16]
 800ca70:	ed53 3a03 	vldr	s7, [r3, #-12]
 800ca74:	ed53 5a02 	vldr	s11, [r3, #-8]
 800ca78:	ed13 5a01 	vldr	s10, [r3, #-4]
 800ca7c:	ed54 6a03 	vldr	s13, [r4, #-12]
 800ca80:	ed14 0a02 	vldr	s0, [r4, #-8]
 800ca84:	ed16 2a04 	vldr	s4, [r6, #-16]
 800ca88:	ed56 2a03 	vldr	s5, [r6, #-12]
 800ca8c:	ed15 6a03 	vldr	s12, [r5, #-12]
 800ca90:	ed15 7a01 	vldr	s14, [r5, #-4]
 800ca94:	ed15 3a04 	vldr	s6, [r5, #-16]
 800ca98:	ed54 7a01 	vldr	s15, [r4, #-4]
 800ca9c:	ed56 0a02 	vldr	s1, [r6, #-8]
 800caa0:	ed16 1a01 	vldr	s2, [r6, #-4]
 800caa4:	ed55 4a02 	vldr	s9, [r5, #-8]
 800caa8:	ee73 ba21 	vadd.f32	s23, s6, s3
 800caac:	ee36 ba26 	vadd.f32	s22, s12, s13
 800cab0:	ee37 aa27 	vadd.f32	s20, s14, s15
 800cab4:	ee72 9a04 	vadd.f32	s19, s4, s8
 800cab8:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800cabc:	ee31 8a05 	vadd.f32	s16, s2, s10
 800cac0:	ee74 aa80 	vadd.f32	s21, s9, s0
 800cac4:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800cac8:	ed45 ba04 	vstr	s23, [r5, #-16]
 800cacc:	ed05 ba03 	vstr	s22, [r5, #-12]
 800cad0:	ed45 aa02 	vstr	s21, [r5, #-8]
 800cad4:	ed05 aa01 	vstr	s20, [r5, #-4]
 800cad8:	ed06 8a01 	vstr	s16, [r6, #-4]
 800cadc:	ed46 9a04 	vstr	s19, [r6, #-16]
 800cae0:	ed06 9a03 	vstr	s18, [r6, #-12]
 800cae4:	ed46 8a02 	vstr	s17, [r6, #-8]
 800cae8:	ee76 6a66 	vsub.f32	s13, s12, s13
 800caec:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800caf0:	ed12 6a03 	vldr	s12, [r2, #-12]
 800caf4:	ed52 2a04 	vldr	s5, [r2, #-16]
 800caf8:	ee33 3a61 	vsub.f32	s6, s6, s3
 800cafc:	ee34 4a42 	vsub.f32	s8, s8, s4
 800cb00:	ee26 8a86 	vmul.f32	s16, s13, s12
 800cb04:	ee24 2a06 	vmul.f32	s4, s8, s12
 800cb08:	ee63 1a22 	vmul.f32	s3, s6, s5
 800cb0c:	ee24 4a22 	vmul.f32	s8, s8, s5
 800cb10:	ee23 3a06 	vmul.f32	s6, s6, s12
 800cb14:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800cb18:	ee23 6a86 	vmul.f32	s12, s7, s12
 800cb1c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800cb20:	ee36 6a04 	vadd.f32	s12, s12, s8
 800cb24:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800cb28:	ee72 3a63 	vsub.f32	s7, s4, s7
 800cb2c:	ee71 2a88 	vadd.f32	s5, s3, s16
 800cb30:	ed44 6a03 	vstr	s13, [r4, #-12]
 800cb34:	ed44 2a04 	vstr	s5, [r4, #-16]
 800cb38:	ed43 3a04 	vstr	s7, [r3, #-16]
 800cb3c:	ed03 6a03 	vstr	s12, [r3, #-12]
 800cb40:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb44:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800cb48:	ed12 7a01 	vldr	s14, [r2, #-4]
 800cb4c:	ed52 5a02 	vldr	s11, [r2, #-8]
 800cb50:	ee35 6a41 	vsub.f32	s12, s10, s2
 800cb54:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800cb58:	ee67 3a87 	vmul.f32	s7, s15, s14
 800cb5c:	ee26 5a87 	vmul.f32	s10, s13, s14
 800cb60:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800cb64:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800cb68:	ee64 4a87 	vmul.f32	s9, s9, s14
 800cb6c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800cb70:	ee26 7a07 	vmul.f32	s14, s12, s14
 800cb74:	ee26 6a25 	vmul.f32	s12, s12, s11
 800cb78:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800cb7c:	ee74 5a23 	vadd.f32	s11, s8, s7
 800cb80:	ee35 6a46 	vsub.f32	s12, s10, s12
 800cb84:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cb88:	f1be 0e01 	subs.w	lr, lr, #1
 800cb8c:	ed44 5a02 	vstr	s11, [r4, #-8]
 800cb90:	f105 0510 	add.w	r5, r5, #16
 800cb94:	ed44 7a01 	vstr	s15, [r4, #-4]
 800cb98:	f106 0610 	add.w	r6, r6, #16
 800cb9c:	ed03 6a02 	vstr	s12, [r3, #-8]
 800cba0:	ed03 7a01 	vstr	s14, [r3, #-4]
 800cba4:	f102 0210 	add.w	r2, r2, #16
 800cba8:	f104 0410 	add.w	r4, r4, #16
 800cbac:	f103 0310 	add.w	r3, r3, #16
 800cbb0:	f47f af5a 	bne.w	800ca68 <arm_cfft_radix8by2_f32+0x34>
 800cbb4:	687a      	ldr	r2, [r7, #4]
 800cbb6:	fa1f f48c 	uxth.w	r4, ip
 800cbba:	4608      	mov	r0, r1
 800cbbc:	2302      	movs	r3, #2
 800cbbe:	4621      	mov	r1, r4
 800cbc0:	f000 fbca 	bl	800d358 <arm_radix8_butterfly_f32>
 800cbc4:	ecbd 8b08 	vpop	{d8-d11}
 800cbc8:	4640      	mov	r0, r8
 800cbca:	4621      	mov	r1, r4
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	2302      	movs	r3, #2
 800cbd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd4:	f000 bbc0 	b.w	800d358 <arm_radix8_butterfly_f32>

0800cbd8 <arm_cfft_radix8by4_f32>:
 800cbd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbdc:	ed2d 8b0a 	vpush	{d8-d12}
 800cbe0:	8802      	ldrh	r2, [r0, #0]
 800cbe2:	ed91 6a00 	vldr	s12, [r1]
 800cbe6:	b08f      	sub	sp, #60	; 0x3c
 800cbe8:	460f      	mov	r7, r1
 800cbea:	0852      	lsrs	r2, r2, #1
 800cbec:	0093      	lsls	r3, r2, #2
 800cbee:	900c      	str	r0, [sp, #48]	; 0x30
 800cbf0:	9103      	str	r1, [sp, #12]
 800cbf2:	6841      	ldr	r1, [r0, #4]
 800cbf4:	ed97 7a01 	vldr	s14, [r7, #4]
 800cbf8:	4638      	mov	r0, r7
 800cbfa:	4418      	add	r0, r3
 800cbfc:	4606      	mov	r6, r0
 800cbfe:	9009      	str	r0, [sp, #36]	; 0x24
 800cc00:	4418      	add	r0, r3
 800cc02:	edd0 6a00 	vldr	s13, [r0]
 800cc06:	edd6 3a00 	vldr	s7, [r6]
 800cc0a:	edd6 2a01 	vldr	s5, [r6, #4]
 800cc0e:	edd0 7a01 	vldr	s15, [r0, #4]
 800cc12:	900a      	str	r0, [sp, #40]	; 0x28
 800cc14:	ee76 5a26 	vadd.f32	s11, s12, s13
 800cc18:	4604      	mov	r4, r0
 800cc1a:	4625      	mov	r5, r4
 800cc1c:	441c      	add	r4, r3
 800cc1e:	ed94 4a00 	vldr	s8, [r4]
 800cc22:	ed94 5a01 	vldr	s10, [r4, #4]
 800cc26:	9401      	str	r4, [sp, #4]
 800cc28:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800cc2c:	4630      	mov	r0, r6
 800cc2e:	ee74 4a24 	vadd.f32	s9, s8, s9
 800cc32:	463e      	mov	r6, r7
 800cc34:	ee14 ea90 	vmov	lr, s9
 800cc38:	ee76 6a66 	vsub.f32	s13, s12, s13
 800cc3c:	f846 eb08 	str.w	lr, [r6], #8
 800cc40:	ee37 6a27 	vadd.f32	s12, s14, s15
 800cc44:	edd0 4a01 	vldr	s9, [r0, #4]
 800cc48:	9604      	str	r6, [sp, #16]
 800cc4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc4e:	9e01      	ldr	r6, [sp, #4]
 800cc50:	ee32 3aa6 	vadd.f32	s6, s5, s13
 800cc54:	ed96 2a01 	vldr	s4, [r6, #4]
 800cc58:	ee36 7a24 	vadd.f32	s14, s12, s9
 800cc5c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800cc60:	ee77 4ae3 	vsub.f32	s9, s15, s7
 800cc64:	ee36 6a62 	vsub.f32	s12, s12, s5
 800cc68:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800cc6c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800cc70:	ee73 3a45 	vsub.f32	s7, s6, s10
 800cc74:	4604      	mov	r4, r0
 800cc76:	ee36 6a45 	vsub.f32	s12, s12, s10
 800cc7a:	ee75 6a26 	vadd.f32	s13, s10, s13
 800cc7e:	46a3      	mov	fp, r4
 800cc80:	ee37 7a02 	vadd.f32	s14, s14, s4
 800cc84:	ee34 5a84 	vadd.f32	s10, s9, s8
 800cc88:	ee13 8a90 	vmov	r8, s7
 800cc8c:	46a4      	mov	ip, r4
 800cc8e:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800cc92:	ed87 7a01 	vstr	s14, [r7, #4]
 800cc96:	f84b 8b08 	str.w	r8, [fp], #8
 800cc9a:	f1ac 0704 	sub.w	r7, ip, #4
 800cc9e:	ed8c 5a01 	vstr	s10, [ip, #4]
 800cca2:	f101 0c08 	add.w	ip, r1, #8
 800cca6:	462c      	mov	r4, r5
 800cca8:	f8cd c014 	str.w	ip, [sp, #20]
 800ccac:	ee15 ca90 	vmov	ip, s11
 800ccb0:	f844 cb08 	str.w	ip, [r4], #8
 800ccb4:	9407      	str	r4, [sp, #28]
 800ccb6:	f101 0410 	add.w	r4, r1, #16
 800ccba:	ed85 6a01 	vstr	s12, [r5, #4]
 800ccbe:	0852      	lsrs	r2, r2, #1
 800ccc0:	9402      	str	r4, [sp, #8]
 800ccc2:	462c      	mov	r4, r5
 800ccc4:	f101 0518 	add.w	r5, r1, #24
 800ccc8:	920b      	str	r2, [sp, #44]	; 0x2c
 800ccca:	46b2      	mov	sl, r6
 800cccc:	9506      	str	r5, [sp, #24]
 800ccce:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800ccd2:	3a02      	subs	r2, #2
 800ccd4:	ee16 5a90 	vmov	r5, s13
 800ccd8:	46b6      	mov	lr, r6
 800ccda:	4630      	mov	r0, r6
 800ccdc:	0852      	lsrs	r2, r2, #1
 800ccde:	f84a 5b08 	str.w	r5, [sl], #8
 800cce2:	f1a0 0604 	sub.w	r6, r0, #4
 800cce6:	edce 7a01 	vstr	s15, [lr, #4]
 800ccea:	9208      	str	r2, [sp, #32]
 800ccec:	f000 8130 	beq.w	800cf50 <arm_cfft_radix8by4_f32+0x378>
 800ccf0:	4691      	mov	r9, r2
 800ccf2:	9a03      	ldr	r2, [sp, #12]
 800ccf4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ccf8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800ccfc:	3b08      	subs	r3, #8
 800ccfe:	f102 0510 	add.w	r5, r2, #16
 800cd02:	f101 0c20 	add.w	ip, r1, #32
 800cd06:	f1a4 020c 	sub.w	r2, r4, #12
 800cd0a:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800cd0e:	4433      	add	r3, r6
 800cd10:	3410      	adds	r4, #16
 800cd12:	4650      	mov	r0, sl
 800cd14:	4659      	mov	r1, fp
 800cd16:	ed55 3a02 	vldr	s7, [r5, #-8]
 800cd1a:	ed14 5a02 	vldr	s10, [r4, #-8]
 800cd1e:	ed91 7a00 	vldr	s14, [r1]
 800cd22:	edd0 7a00 	vldr	s15, [r0]
 800cd26:	ed15 4a01 	vldr	s8, [r5, #-4]
 800cd2a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800cd2e:	edd0 6a01 	vldr	s13, [r0, #4]
 800cd32:	ed91 6a01 	vldr	s12, [r1, #4]
 800cd36:	ee33 8a85 	vadd.f32	s16, s7, s10
 800cd3a:	ee34 0a25 	vadd.f32	s0, s8, s11
 800cd3e:	ee78 4a07 	vadd.f32	s9, s16, s14
 800cd42:	ee74 5a65 	vsub.f32	s11, s8, s11
 800cd46:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800cd4a:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800cd4e:	ed45 4a02 	vstr	s9, [r5, #-8]
 800cd52:	edd1 4a01 	vldr	s9, [r1, #4]
 800cd56:	ed90 4a01 	vldr	s8, [r0, #4]
 800cd5a:	ee70 4a24 	vadd.f32	s9, s0, s9
 800cd5e:	ee76 aa05 	vadd.f32	s21, s12, s10
 800cd62:	ee74 4a84 	vadd.f32	s9, s9, s8
 800cd66:	ee35 aac7 	vsub.f32	s20, s11, s14
 800cd6a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800cd6e:	edd6 1a00 	vldr	s3, [r6]
 800cd72:	edd7 0a00 	vldr	s1, [r7]
 800cd76:	ed92 4a02 	vldr	s8, [r2, #8]
 800cd7a:	edd3 3a02 	vldr	s7, [r3, #8]
 800cd7e:	ed93 2a01 	vldr	s4, [r3, #4]
 800cd82:	ed16 1a01 	vldr	s2, [r6, #-4]
 800cd86:	edd2 2a01 	vldr	s5, [r2, #4]
 800cd8a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800cd8e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800cd92:	ee39 3a81 	vadd.f32	s6, s19, s2
 800cd96:	ee74 8a84 	vadd.f32	s17, s9, s8
 800cd9a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800cd9e:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800cda2:	ee7a aae6 	vsub.f32	s21, s21, s13
 800cda6:	ee18 aa90 	vmov	sl, s17
 800cdaa:	f847 a908 	str.w	sl, [r7], #-8
 800cdae:	edd2 8a01 	vldr	s17, [r2, #4]
 800cdb2:	ed93 9a01 	vldr	s18, [r3, #4]
 800cdb6:	ee73 8a28 	vadd.f32	s17, s6, s17
 800cdba:	ee3a aa27 	vadd.f32	s20, s20, s15
 800cdbe:	ee78 8a89 	vadd.f32	s17, s17, s18
 800cdc2:	ee74 0a63 	vsub.f32	s1, s8, s7
 800cdc6:	edc7 8a01 	vstr	s17, [r7, #4]
 800cdca:	ed18 ba02 	vldr	s22, [r8, #-8]
 800cdce:	ed58 8a01 	vldr	s17, [r8, #-4]
 800cdd2:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800cdd6:	ee6a ba28 	vmul.f32	s23, s20, s17
 800cdda:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800cdde:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800cde2:	ee30 9a81 	vadd.f32	s18, s1, s2
 800cde6:	ee79 9a82 	vadd.f32	s19, s19, s4
 800cdea:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800cdee:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800cdf2:	ee69 baa8 	vmul.f32	s23, s19, s17
 800cdf6:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800cdfa:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800cdfe:	ee69 8a28 	vmul.f32	s17, s18, s17
 800ce02:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800ce06:	ee1c aa10 	vmov	sl, s24
 800ce0a:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800ce0e:	f841 ab08 	str.w	sl, [r1], #8
 800ce12:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800ce16:	ee3b bacb 	vsub.f32	s22, s23, s22
 800ce1a:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800ce1e:	ee33 3a62 	vsub.f32	s6, s6, s5
 800ce22:	ed01 aa01 	vstr	s20, [r1, #-4]
 800ce26:	edc2 8a01 	vstr	s17, [r2, #4]
 800ce2a:	ed82 ba02 	vstr	s22, [r2, #8]
 800ce2e:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800ce32:	ee74 3a63 	vsub.f32	s7, s8, s7
 800ce36:	ee38 8a47 	vsub.f32	s16, s16, s14
 800ce3a:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800ce3e:	ee30 0a46 	vsub.f32	s0, s0, s12
 800ce42:	ee33 3a42 	vsub.f32	s6, s6, s4
 800ce46:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ce4a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ce4e:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800ce52:	ee63 8a04 	vmul.f32	s17, s6, s8
 800ce56:	ee28 aa24 	vmul.f32	s20, s16, s9
 800ce5a:	ee60 9a04 	vmul.f32	s19, s0, s8
 800ce5e:	ee28 8a04 	vmul.f32	s16, s16, s8
 800ce62:	ee20 0a24 	vmul.f32	s0, s0, s9
 800ce66:	ee63 3a84 	vmul.f32	s7, s7, s8
 800ce6a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800ce6e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800ce72:	ee14 aa10 	vmov	sl, s8
 800ce76:	ee30 0a48 	vsub.f32	s0, s0, s16
 800ce7a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800ce7e:	ed44 9a02 	vstr	s19, [r4, #-8]
 800ce82:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800ce86:	ed04 0a01 	vstr	s0, [r4, #-4]
 800ce8a:	f846 a908 	str.w	sl, [r6], #-8
 800ce8e:	ee35 6a46 	vsub.f32	s12, s10, s12
 800ce92:	ee35 7a87 	vadd.f32	s14, s11, s14
 800ce96:	edc6 3a01 	vstr	s7, [r6, #4]
 800ce9a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800ce9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cea2:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800cea6:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800ceaa:	ee67 5a86 	vmul.f32	s11, s15, s12
 800ceae:	ee26 5a87 	vmul.f32	s10, s13, s14
 800ceb2:	ee72 2a62 	vsub.f32	s5, s4, s5
 800ceb6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800ceba:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800cebe:	ee75 5a25 	vadd.f32	s11, s10, s11
 800cec2:	ee62 0a86 	vmul.f32	s1, s5, s12
 800cec6:	ee66 6a86 	vmul.f32	s13, s13, s12
 800ceca:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cece:	ee21 6a06 	vmul.f32	s12, s2, s12
 800ced2:	ee62 2a87 	vmul.f32	s5, s5, s14
 800ced6:	ee21 1a07 	vmul.f32	s2, s2, s14
 800ceda:	ee15 aa90 	vmov	sl, s11
 800cede:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cee2:	f840 ab08 	str.w	sl, [r0], #8
 800cee6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800ceea:	ee76 2a22 	vadd.f32	s5, s12, s5
 800ceee:	f1b9 0901 	subs.w	r9, r9, #1
 800cef2:	ed40 7a01 	vstr	s15, [r0, #-4]
 800cef6:	f105 0508 	add.w	r5, r5, #8
 800cefa:	ed83 1a02 	vstr	s2, [r3, #8]
 800cefe:	edc3 2a01 	vstr	s5, [r3, #4]
 800cf02:	f108 0808 	add.w	r8, r8, #8
 800cf06:	f1a2 0208 	sub.w	r2, r2, #8
 800cf0a:	f10c 0c10 	add.w	ip, ip, #16
 800cf0e:	f104 0408 	add.w	r4, r4, #8
 800cf12:	f10e 0e18 	add.w	lr, lr, #24
 800cf16:	f1a3 0308 	sub.w	r3, r3, #8
 800cf1a:	f47f aefc 	bne.w	800cd16 <arm_cfft_radix8by4_f32+0x13e>
 800cf1e:	9908      	ldr	r1, [sp, #32]
 800cf20:	9802      	ldr	r0, [sp, #8]
 800cf22:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800cf26:	00cb      	lsls	r3, r1, #3
 800cf28:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800cf2c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800cf30:	9102      	str	r1, [sp, #8]
 800cf32:	9904      	ldr	r1, [sp, #16]
 800cf34:	4419      	add	r1, r3
 800cf36:	9104      	str	r1, [sp, #16]
 800cf38:	9905      	ldr	r1, [sp, #20]
 800cf3a:	4419      	add	r1, r3
 800cf3c:	9105      	str	r1, [sp, #20]
 800cf3e:	9907      	ldr	r1, [sp, #28]
 800cf40:	449b      	add	fp, r3
 800cf42:	4419      	add	r1, r3
 800cf44:	449a      	add	sl, r3
 800cf46:	9b06      	ldr	r3, [sp, #24]
 800cf48:	9107      	str	r1, [sp, #28]
 800cf4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf4e:	9306      	str	r3, [sp, #24]
 800cf50:	9a04      	ldr	r2, [sp, #16]
 800cf52:	9807      	ldr	r0, [sp, #28]
 800cf54:	edd2 3a00 	vldr	s7, [r2]
 800cf58:	ed90 4a00 	vldr	s8, [r0]
 800cf5c:	eddb 7a00 	vldr	s15, [fp]
 800cf60:	ed9a 3a00 	vldr	s6, [sl]
 800cf64:	edd2 4a01 	vldr	s9, [r2, #4]
 800cf68:	ed90 7a01 	vldr	s14, [r0, #4]
 800cf6c:	ed9b 2a01 	vldr	s4, [fp, #4]
 800cf70:	edda 5a01 	vldr	s11, [sl, #4]
 800cf74:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800cf78:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cf7a:	ee73 6a84 	vadd.f32	s13, s7, s8
 800cf7e:	ee34 6a87 	vadd.f32	s12, s9, s14
 800cf82:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800cf86:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800cf8a:	ee33 5a05 	vadd.f32	s10, s6, s10
 800cf8e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800cf92:	ed82 5a00 	vstr	s10, [r2]
 800cf96:	ed9b 5a01 	vldr	s10, [fp, #4]
 800cf9a:	edda 4a01 	vldr	s9, [sl, #4]
 800cf9e:	ee36 5a05 	vadd.f32	s10, s12, s10
 800cfa2:	ee72 3a04 	vadd.f32	s7, s4, s8
 800cfa6:	ee35 5a24 	vadd.f32	s10, s10, s9
 800cfaa:	ee77 4a67 	vsub.f32	s9, s14, s15
 800cfae:	ed82 5a01 	vstr	s10, [r2, #4]
 800cfb2:	9a05      	ldr	r2, [sp, #20]
 800cfb4:	ee34 5a83 	vadd.f32	s10, s9, s6
 800cfb8:	edd2 1a00 	vldr	s3, [r2]
 800cfbc:	edd2 2a01 	vldr	s5, [r2, #4]
 800cfc0:	9a02      	ldr	r2, [sp, #8]
 800cfc2:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800cfc6:	ee36 6a42 	vsub.f32	s12, s12, s4
 800cfca:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800cfce:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800cfd2:	ee65 2a22 	vmul.f32	s5, s10, s5
 800cfd6:	ee25 5a21 	vmul.f32	s10, s10, s3
 800cfda:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800cfde:	ee35 5a63 	vsub.f32	s10, s10, s7
 800cfe2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cfe6:	edcb 2a00 	vstr	s5, [fp]
 800cfea:	ed8b 5a01 	vstr	s10, [fp, #4]
 800cfee:	edd2 3a01 	vldr	s7, [r2, #4]
 800cff2:	ed92 5a00 	vldr	s10, [r2]
 800cff6:	9a06      	ldr	r2, [sp, #24]
 800cff8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800cffc:	ee36 6a65 	vsub.f32	s12, s12, s11
 800d000:	ee66 4a85 	vmul.f32	s9, s13, s10
 800d004:	ee26 5a05 	vmul.f32	s10, s12, s10
 800d008:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800d00c:	ee26 6a23 	vmul.f32	s12, s12, s7
 800d010:	ee75 6a66 	vsub.f32	s13, s10, s13
 800d014:	ee34 6a86 	vadd.f32	s12, s9, s12
 800d018:	ee34 4a42 	vsub.f32	s8, s8, s4
 800d01c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d020:	edc0 6a01 	vstr	s13, [r0, #4]
 800d024:	ed80 6a00 	vstr	s12, [r0]
 800d028:	ed92 6a01 	vldr	s12, [r2, #4]
 800d02c:	9803      	ldr	r0, [sp, #12]
 800d02e:	ee77 7a43 	vsub.f32	s15, s14, s6
 800d032:	ee75 5a84 	vadd.f32	s11, s11, s8
 800d036:	ed92 7a00 	vldr	s14, [r2]
 800d03a:	ee65 6a87 	vmul.f32	s13, s11, s14
 800d03e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d042:	ee65 5a86 	vmul.f32	s11, s11, s12
 800d046:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d04a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800d04e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d052:	edca 5a01 	vstr	s11, [sl, #4]
 800d056:	edca 7a00 	vstr	s15, [sl]
 800d05a:	6872      	ldr	r2, [r6, #4]
 800d05c:	4621      	mov	r1, r4
 800d05e:	2304      	movs	r3, #4
 800d060:	f000 f97a 	bl	800d358 <arm_radix8_butterfly_f32>
 800d064:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d066:	6872      	ldr	r2, [r6, #4]
 800d068:	4621      	mov	r1, r4
 800d06a:	2304      	movs	r3, #4
 800d06c:	f000 f974 	bl	800d358 <arm_radix8_butterfly_f32>
 800d070:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d072:	6872      	ldr	r2, [r6, #4]
 800d074:	4621      	mov	r1, r4
 800d076:	2304      	movs	r3, #4
 800d078:	f000 f96e 	bl	800d358 <arm_radix8_butterfly_f32>
 800d07c:	9801      	ldr	r0, [sp, #4]
 800d07e:	6872      	ldr	r2, [r6, #4]
 800d080:	4621      	mov	r1, r4
 800d082:	2304      	movs	r3, #4
 800d084:	b00f      	add	sp, #60	; 0x3c
 800d086:	ecbd 8b0a 	vpop	{d8-d12}
 800d08a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d08e:	f000 b963 	b.w	800d358 <arm_radix8_butterfly_f32>
 800d092:	bf00      	nop

0800d094 <arm_cfft_f32>:
 800d094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d098:	2a01      	cmp	r2, #1
 800d09a:	4606      	mov	r6, r0
 800d09c:	4617      	mov	r7, r2
 800d09e:	460c      	mov	r4, r1
 800d0a0:	4698      	mov	r8, r3
 800d0a2:	8805      	ldrh	r5, [r0, #0]
 800d0a4:	d054      	beq.n	800d150 <arm_cfft_f32+0xbc>
 800d0a6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800d0aa:	d04c      	beq.n	800d146 <arm_cfft_f32+0xb2>
 800d0ac:	d916      	bls.n	800d0dc <arm_cfft_f32+0x48>
 800d0ae:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800d0b2:	d01a      	beq.n	800d0ea <arm_cfft_f32+0x56>
 800d0b4:	d95c      	bls.n	800d170 <arm_cfft_f32+0xdc>
 800d0b6:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800d0ba:	d044      	beq.n	800d146 <arm_cfft_f32+0xb2>
 800d0bc:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800d0c0:	d105      	bne.n	800d0ce <arm_cfft_f32+0x3a>
 800d0c2:	4620      	mov	r0, r4
 800d0c4:	4629      	mov	r1, r5
 800d0c6:	6872      	ldr	r2, [r6, #4]
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	f000 f945 	bl	800d358 <arm_radix8_butterfly_f32>
 800d0ce:	f1b8 0f00 	cmp.w	r8, #0
 800d0d2:	d111      	bne.n	800d0f8 <arm_cfft_f32+0x64>
 800d0d4:	2f01      	cmp	r7, #1
 800d0d6:	d016      	beq.n	800d106 <arm_cfft_f32+0x72>
 800d0d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0dc:	2d20      	cmp	r5, #32
 800d0de:	d032      	beq.n	800d146 <arm_cfft_f32+0xb2>
 800d0e0:	d94a      	bls.n	800d178 <arm_cfft_f32+0xe4>
 800d0e2:	2d40      	cmp	r5, #64	; 0x40
 800d0e4:	d0ed      	beq.n	800d0c2 <arm_cfft_f32+0x2e>
 800d0e6:	2d80      	cmp	r5, #128	; 0x80
 800d0e8:	d1f1      	bne.n	800d0ce <arm_cfft_f32+0x3a>
 800d0ea:	4630      	mov	r0, r6
 800d0ec:	4621      	mov	r1, r4
 800d0ee:	f7ff fca1 	bl	800ca34 <arm_cfft_radix8by2_f32>
 800d0f2:	f1b8 0f00 	cmp.w	r8, #0
 800d0f6:	d0ed      	beq.n	800d0d4 <arm_cfft_f32+0x40>
 800d0f8:	4620      	mov	r0, r4
 800d0fa:	89b1      	ldrh	r1, [r6, #12]
 800d0fc:	68b2      	ldr	r2, [r6, #8]
 800d0fe:	f7f3 f867 	bl	80001d0 <arm_bitreversal_32>
 800d102:	2f01      	cmp	r7, #1
 800d104:	d1e8      	bne.n	800d0d8 <arm_cfft_f32+0x44>
 800d106:	ee07 5a90 	vmov	s15, r5
 800d10a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d10e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d112:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800d116:	2d00      	cmp	r5, #0
 800d118:	d0de      	beq.n	800d0d8 <arm_cfft_f32+0x44>
 800d11a:	f104 0108 	add.w	r1, r4, #8
 800d11e:	2300      	movs	r3, #0
 800d120:	3301      	adds	r3, #1
 800d122:	429d      	cmp	r5, r3
 800d124:	f101 0108 	add.w	r1, r1, #8
 800d128:	ed11 7a04 	vldr	s14, [r1, #-16]
 800d12c:	ed51 7a03 	vldr	s15, [r1, #-12]
 800d130:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d134:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d138:	ed01 7a04 	vstr	s14, [r1, #-16]
 800d13c:	ed41 7a03 	vstr	s15, [r1, #-12]
 800d140:	d1ee      	bne.n	800d120 <arm_cfft_f32+0x8c>
 800d142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d146:	4630      	mov	r0, r6
 800d148:	4621      	mov	r1, r4
 800d14a:	f7ff fd45 	bl	800cbd8 <arm_cfft_radix8by4_f32>
 800d14e:	e7be      	b.n	800d0ce <arm_cfft_f32+0x3a>
 800d150:	b1ad      	cbz	r5, 800d17e <arm_cfft_f32+0xea>
 800d152:	f101 030c 	add.w	r3, r1, #12
 800d156:	2200      	movs	r2, #0
 800d158:	ed53 7a02 	vldr	s15, [r3, #-8]
 800d15c:	3201      	adds	r2, #1
 800d15e:	eef1 7a67 	vneg.f32	s15, s15
 800d162:	4295      	cmp	r5, r2
 800d164:	ed43 7a02 	vstr	s15, [r3, #-8]
 800d168:	f103 0308 	add.w	r3, r3, #8
 800d16c:	d1f4      	bne.n	800d158 <arm_cfft_f32+0xc4>
 800d16e:	e79a      	b.n	800d0a6 <arm_cfft_f32+0x12>
 800d170:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800d174:	d0a5      	beq.n	800d0c2 <arm_cfft_f32+0x2e>
 800d176:	e7aa      	b.n	800d0ce <arm_cfft_f32+0x3a>
 800d178:	2d10      	cmp	r5, #16
 800d17a:	d0b6      	beq.n	800d0ea <arm_cfft_f32+0x56>
 800d17c:	e7a7      	b.n	800d0ce <arm_cfft_f32+0x3a>
 800d17e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800d182:	d894      	bhi.n	800d0ae <arm_cfft_f32+0x1a>
 800d184:	e7aa      	b.n	800d0dc <arm_cfft_f32+0x48>
 800d186:	bf00      	nop

0800d188 <arm_cmplx_mag_f32>:
 800d188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d18c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800d190:	b084      	sub	sp, #16
 800d192:	d07f      	beq.n	800d294 <arm_cmplx_mag_f32+0x10c>
 800d194:	2700      	movs	r7, #0
 800d196:	f100 0420 	add.w	r4, r0, #32
 800d19a:	f101 0510 	add.w	r5, r1, #16
 800d19e:	4646      	mov	r6, r8
 800d1a0:	e05a      	b.n	800d258 <arm_cmplx_mag_f32+0xd0>
 800d1a2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800d1a6:	eeb4 0a40 	vcmp.f32	s0, s0
 800d1aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ae:	f040 80a4 	bne.w	800d2fa <arm_cmplx_mag_f32+0x172>
 800d1b2:	ed05 0a04 	vstr	s0, [r5, #-16]
 800d1b6:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800d1ba:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800d1be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d1c2:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d1c6:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d1ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1d2:	f2c0 808f 	blt.w	800d2f4 <arm_cmplx_mag_f32+0x16c>
 800d1d6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800d1da:	eeb4 0a40 	vcmp.f32	s0, s0
 800d1de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1e2:	f040 80af 	bne.w	800d344 <arm_cmplx_mag_f32+0x1bc>
 800d1e6:	ed05 0a03 	vstr	s0, [r5, #-12]
 800d1ea:	ed54 7a04 	vldr	s15, [r4, #-16]
 800d1ee:	ed14 0a03 	vldr	s0, [r4, #-12]
 800d1f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d1f6:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d1fa:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d1fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d206:	db72      	blt.n	800d2ee <arm_cmplx_mag_f32+0x166>
 800d208:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800d20c:	eeb4 0a40 	vcmp.f32	s0, s0
 800d210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d214:	f040 808c 	bne.w	800d330 <arm_cmplx_mag_f32+0x1a8>
 800d218:	ed05 0a02 	vstr	s0, [r5, #-8]
 800d21c:	ed54 7a02 	vldr	s15, [r4, #-8]
 800d220:	ed14 0a01 	vldr	s0, [r4, #-4]
 800d224:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d228:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d22c:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d230:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d238:	db20      	blt.n	800d27c <arm_cmplx_mag_f32+0xf4>
 800d23a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800d23e:	eeb4 0a40 	vcmp.f32	s0, s0
 800d242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d246:	d169      	bne.n	800d31c <arm_cmplx_mag_f32+0x194>
 800d248:	3e01      	subs	r6, #1
 800d24a:	ed05 0a01 	vstr	s0, [r5, #-4]
 800d24e:	f104 0420 	add.w	r4, r4, #32
 800d252:	f105 0510 	add.w	r5, r5, #16
 800d256:	d019      	beq.n	800d28c <arm_cmplx_mag_f32+0x104>
 800d258:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800d25c:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800d260:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d264:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d268:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d26c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d274:	da95      	bge.n	800d1a2 <arm_cmplx_mag_f32+0x1a>
 800d276:	f845 7c10 	str.w	r7, [r5, #-16]
 800d27a:	e79c      	b.n	800d1b6 <arm_cmplx_mag_f32+0x2e>
 800d27c:	3e01      	subs	r6, #1
 800d27e:	f845 7c04 	str.w	r7, [r5, #-4]
 800d282:	f104 0420 	add.w	r4, r4, #32
 800d286:	f105 0510 	add.w	r5, r5, #16
 800d28a:	d1e5      	bne.n	800d258 <arm_cmplx_mag_f32+0xd0>
 800d28c:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800d290:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800d294:	f012 0503 	ands.w	r5, r2, #3
 800d298:	d026      	beq.n	800d2e8 <arm_cmplx_mag_f32+0x160>
 800d29a:	2600      	movs	r6, #0
 800d29c:	f100 0408 	add.w	r4, r0, #8
 800d2a0:	e00c      	b.n	800d2bc <arm_cmplx_mag_f32+0x134>
 800d2a2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800d2a6:	eeb4 0a40 	vcmp.f32	s0, s0
 800d2aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2ae:	d12e      	bne.n	800d30e <arm_cmplx_mag_f32+0x186>
 800d2b0:	3d01      	subs	r5, #1
 800d2b2:	ed01 0a01 	vstr	s0, [r1, #-4]
 800d2b6:	f104 0408 	add.w	r4, r4, #8
 800d2ba:	d015      	beq.n	800d2e8 <arm_cmplx_mag_f32+0x160>
 800d2bc:	ed54 7a02 	vldr	s15, [r4, #-8]
 800d2c0:	ed14 0a01 	vldr	s0, [r4, #-4]
 800d2c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d2c8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800d2cc:	3104      	adds	r1, #4
 800d2ce:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d2d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2da:	dae2      	bge.n	800d2a2 <arm_cmplx_mag_f32+0x11a>
 800d2dc:	3d01      	subs	r5, #1
 800d2de:	f841 6c04 	str.w	r6, [r1, #-4]
 800d2e2:	f104 0408 	add.w	r4, r4, #8
 800d2e6:	d1e9      	bne.n	800d2bc <arm_cmplx_mag_f32+0x134>
 800d2e8:	b004      	add	sp, #16
 800d2ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2ee:	f845 7c08 	str.w	r7, [r5, #-8]
 800d2f2:	e793      	b.n	800d21c <arm_cmplx_mag_f32+0x94>
 800d2f4:	f845 7c0c 	str.w	r7, [r5, #-12]
 800d2f8:	e777      	b.n	800d1ea <arm_cmplx_mag_f32+0x62>
 800d2fa:	eeb0 0a67 	vmov.f32	s0, s15
 800d2fe:	9203      	str	r2, [sp, #12]
 800d300:	9102      	str	r1, [sp, #8]
 800d302:	9001      	str	r0, [sp, #4]
 800d304:	f002 fbcc 	bl	800faa0 <sqrtf>
 800d308:	a801      	add	r0, sp, #4
 800d30a:	c807      	ldmia	r0, {r0, r1, r2}
 800d30c:	e751      	b.n	800d1b2 <arm_cmplx_mag_f32+0x2a>
 800d30e:	eeb0 0a67 	vmov.f32	s0, s15
 800d312:	9101      	str	r1, [sp, #4]
 800d314:	f002 fbc4 	bl	800faa0 <sqrtf>
 800d318:	9901      	ldr	r1, [sp, #4]
 800d31a:	e7c9      	b.n	800d2b0 <arm_cmplx_mag_f32+0x128>
 800d31c:	eeb0 0a67 	vmov.f32	s0, s15
 800d320:	9203      	str	r2, [sp, #12]
 800d322:	9102      	str	r1, [sp, #8]
 800d324:	9001      	str	r0, [sp, #4]
 800d326:	f002 fbbb 	bl	800faa0 <sqrtf>
 800d32a:	a801      	add	r0, sp, #4
 800d32c:	c807      	ldmia	r0, {r0, r1, r2}
 800d32e:	e78b      	b.n	800d248 <arm_cmplx_mag_f32+0xc0>
 800d330:	eeb0 0a67 	vmov.f32	s0, s15
 800d334:	9203      	str	r2, [sp, #12]
 800d336:	9102      	str	r1, [sp, #8]
 800d338:	9001      	str	r0, [sp, #4]
 800d33a:	f002 fbb1 	bl	800faa0 <sqrtf>
 800d33e:	a801      	add	r0, sp, #4
 800d340:	c807      	ldmia	r0, {r0, r1, r2}
 800d342:	e769      	b.n	800d218 <arm_cmplx_mag_f32+0x90>
 800d344:	eeb0 0a67 	vmov.f32	s0, s15
 800d348:	9203      	str	r2, [sp, #12]
 800d34a:	9102      	str	r1, [sp, #8]
 800d34c:	9001      	str	r0, [sp, #4]
 800d34e:	f002 fba7 	bl	800faa0 <sqrtf>
 800d352:	a801      	add	r0, sp, #4
 800d354:	c807      	ldmia	r0, {r0, r1, r2}
 800d356:	e746      	b.n	800d1e6 <arm_cmplx_mag_f32+0x5e>

0800d358 <arm_radix8_butterfly_f32>:
 800d358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d35c:	ed2d 8b10 	vpush	{d8-d15}
 800d360:	b09d      	sub	sp, #116	; 0x74
 800d362:	461c      	mov	r4, r3
 800d364:	ed9f bac8 	vldr	s22, [pc, #800]	; 800d688 <arm_radix8_butterfly_f32+0x330>
 800d368:	921a      	str	r2, [sp, #104]	; 0x68
 800d36a:	1d03      	adds	r3, r0, #4
 800d36c:	4682      	mov	sl, r0
 800d36e:	4689      	mov	r9, r1
 800d370:	468b      	mov	fp, r1
 800d372:	931b      	str	r3, [sp, #108]	; 0x6c
 800d374:	9400      	str	r4, [sp, #0]
 800d376:	469e      	mov	lr, r3
 800d378:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800d37c:	005a      	lsls	r2, r3, #1
 800d37e:	18d6      	adds	r6, r2, r3
 800d380:	18f5      	adds	r5, r6, r3
 800d382:	9203      	str	r2, [sp, #12]
 800d384:	195a      	adds	r2, r3, r5
 800d386:	18d0      	adds	r0, r2, r3
 800d388:	00df      	lsls	r7, r3, #3
 800d38a:	1819      	adds	r1, r3, r0
 800d38c:	463c      	mov	r4, r7
 800d38e:	9701      	str	r7, [sp, #4]
 800d390:	4457      	add	r7, sl
 800d392:	930c      	str	r3, [sp, #48]	; 0x30
 800d394:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800d398:	011b      	lsls	r3, r3, #4
 800d39a:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800d39e:	eb07 0c04 	add.w	ip, r7, r4
 800d3a2:	9c00      	ldr	r4, [sp, #0]
 800d3a4:	9302      	str	r3, [sp, #8]
 800d3a6:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800d3aa:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800d3ae:	3204      	adds	r2, #4
 800d3b0:	3104      	adds	r1, #4
 800d3b2:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800d3b6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d3ba:	f04f 0800 	mov.w	r8, #0
 800d3be:	eddc 7a00 	vldr	s15, [ip]
 800d3c2:	edd7 6a00 	vldr	s13, [r7]
 800d3c6:	edd6 3a00 	vldr	s7, [r6]
 800d3ca:	ed5e aa01 	vldr	s21, [lr, #-4]
 800d3ce:	edd5 4a00 	vldr	s9, [r5]
 800d3d2:	ed90 2a00 	vldr	s4, [r0]
 800d3d6:	ed12 7a01 	vldr	s14, [r2, #-4]
 800d3da:	ed51 0a01 	vldr	s1, [r1, #-4]
 800d3de:	ee77 8a82 	vadd.f32	s17, s15, s4
 800d3e2:	ee33 4aa0 	vadd.f32	s8, s7, s1
 800d3e6:	ee76 1a87 	vadd.f32	s3, s13, s14
 800d3ea:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800d3ee:	ee31 6a84 	vadd.f32	s12, s3, s8
 800d3f2:	ee33 5a28 	vadd.f32	s10, s6, s17
 800d3f6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d3fa:	ee75 6a06 	vadd.f32	s13, s10, s12
 800d3fe:	ee35 5a46 	vsub.f32	s10, s10, s12
 800d402:	ed4e 6a01 	vstr	s13, [lr, #-4]
 800d406:	ed85 5a00 	vstr	s10, [r5]
 800d40a:	ed96 1a01 	vldr	s2, [r6, #4]
 800d40e:	edd7 5a01 	vldr	s11, [r7, #4]
 800d412:	ed92 aa00 	vldr	s20, [r2]
 800d416:	ed91 6a00 	vldr	s12, [r1]
 800d41a:	ed9e 9a00 	vldr	s18, [lr]
 800d41e:	ed95 5a01 	vldr	s10, [r5, #4]
 800d422:	eddc 6a01 	vldr	s13, [ip, #4]
 800d426:	edd0 9a01 	vldr	s19, [r0, #4]
 800d42a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800d42e:	ee71 2a46 	vsub.f32	s5, s2, s12
 800d432:	ee75 3aca 	vsub.f32	s7, s11, s20
 800d436:	ee37 0a60 	vsub.f32	s0, s14, s1
 800d43a:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800d43e:	ee37 7a20 	vadd.f32	s14, s14, s1
 800d442:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800d446:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800d44a:	ee79 3a05 	vadd.f32	s7, s18, s10
 800d44e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800d452:	ee39 5a45 	vsub.f32	s10, s18, s10
 800d456:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800d45a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800d45e:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800d462:	ee31 6a06 	vadd.f32	s12, s2, s12
 800d466:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800d46a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800d46e:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800d472:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800d476:	ee33 3a68 	vsub.f32	s6, s6, s17
 800d47a:	ee36 0a88 	vadd.f32	s0, s13, s16
 800d47e:	ee75 8a86 	vadd.f32	s17, s11, s12
 800d482:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800d486:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800d48a:	ee75 6a62 	vsub.f32	s13, s10, s5
 800d48e:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800d492:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800d496:	ee33 1a89 	vadd.f32	s2, s7, s18
 800d49a:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800d49e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800d4a2:	ee75 4a22 	vadd.f32	s9, s10, s5
 800d4a6:	ee32 5a27 	vadd.f32	s10, s4, s15
 800d4aa:	ee72 7a67 	vsub.f32	s15, s4, s15
 800d4ae:	ee33 8a06 	vadd.f32	s16, s6, s12
 800d4b2:	ee75 2a87 	vadd.f32	s5, s11, s14
 800d4b6:	ee31 9a28 	vadd.f32	s18, s2, s17
 800d4ba:	ee33 6a46 	vsub.f32	s12, s6, s12
 800d4be:	ee74 0a61 	vsub.f32	s1, s8, s3
 800d4c2:	ee33 2a80 	vadd.f32	s4, s7, s0
 800d4c6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800d4ca:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800d4ce:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d4d2:	ee31 1a68 	vsub.f32	s2, s2, s17
 800d4d6:	ee34 4a21 	vadd.f32	s8, s8, s3
 800d4da:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800d4de:	ee74 4a85 	vadd.f32	s9, s9, s10
 800d4e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800d4e6:	44d8      	add	r8, fp
 800d4e8:	45c1      	cmp	r9, r8
 800d4ea:	ed8e 9a00 	vstr	s18, [lr]
 800d4ee:	ed85 1a01 	vstr	s2, [r5, #4]
 800d4f2:	449e      	add	lr, r3
 800d4f4:	ed8c 8a00 	vstr	s16, [ip]
 800d4f8:	441d      	add	r5, r3
 800d4fa:	ed80 6a00 	vstr	s12, [r0]
 800d4fe:	edcc 0a01 	vstr	s1, [ip, #4]
 800d502:	ed80 4a01 	vstr	s8, [r0, #4]
 800d506:	449c      	add	ip, r3
 800d508:	ed87 2a00 	vstr	s4, [r7]
 800d50c:	4418      	add	r0, r3
 800d50e:	ed41 3a01 	vstr	s7, [r1, #-4]
 800d512:	ed42 2a01 	vstr	s5, [r2, #-4]
 800d516:	ed86 7a00 	vstr	s14, [r6]
 800d51a:	ed87 3a01 	vstr	s6, [r7, #4]
 800d51e:	edc1 4a00 	vstr	s9, [r1]
 800d522:	441f      	add	r7, r3
 800d524:	edc2 5a00 	vstr	s11, [r2]
 800d528:	4419      	add	r1, r3
 800d52a:	edc6 6a01 	vstr	s13, [r6, #4]
 800d52e:	441a      	add	r2, r3
 800d530:	441e      	add	r6, r3
 800d532:	f63f af44 	bhi.w	800d3be <arm_radix8_butterfly_f32+0x66>
 800d536:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d538:	2907      	cmp	r1, #7
 800d53a:	4620      	mov	r0, r4
 800d53c:	f240 81e9 	bls.w	800d912 <arm_radix8_butterfly_f32+0x5ba>
 800d540:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 800d544:	193e      	adds	r6, r7, r4
 800d546:	1935      	adds	r5, r6, r4
 800d548:	9c03      	ldr	r4, [sp, #12]
 800d54a:	9000      	str	r0, [sp, #0]
 800d54c:	4622      	mov	r2, r4
 800d54e:	3201      	adds	r2, #1
 800d550:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800d554:	9900      	ldr	r1, [sp, #0]
 800d556:	1828      	adds	r0, r5, r0
 800d558:	eb00 0e01 	add.w	lr, r0, r1
 800d55c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d55e:	440a      	add	r2, r1
 800d560:	eb04 0c01 	add.w	ip, r4, r1
 800d564:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800d568:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800d56c:	9a00      	ldr	r2, [sp, #0]
 800d56e:	940f      	str	r4, [sp, #60]	; 0x3c
 800d570:	00ed      	lsls	r5, r5, #3
 800d572:	9511      	str	r5, [sp, #68]	; 0x44
 800d574:	00d5      	lsls	r5, r2, #3
 800d576:	950d      	str	r5, [sp, #52]	; 0x34
 800d578:	9d01      	ldr	r5, [sp, #4]
 800d57a:	3508      	adds	r5, #8
 800d57c:	9516      	str	r5, [sp, #88]	; 0x58
 800d57e:	9d02      	ldr	r5, [sp, #8]
 800d580:	3508      	adds	r5, #8
 800d582:	0114      	lsls	r4, r2, #4
 800d584:	9517      	str	r5, [sp, #92]	; 0x5c
 800d586:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d588:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800d58a:	940e      	str	r4, [sp, #56]	; 0x38
 800d58c:	00c0      	lsls	r0, r0, #3
 800d58e:	9010      	str	r0, [sp, #64]	; 0x40
 800d590:	18aa      	adds	r2, r5, r2
 800d592:	9207      	str	r2, [sp, #28]
 800d594:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d596:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d598:	18aa      	adds	r2, r5, r2
 800d59a:	9208      	str	r2, [sp, #32]
 800d59c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d59e:	18aa      	adds	r2, r5, r2
 800d5a0:	9209      	str	r2, [sp, #36]	; 0x24
 800d5a2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800d5a6:	f10e 0204 	add.w	r2, lr, #4
 800d5aa:	920a      	str	r2, [sp, #40]	; 0x28
 800d5ac:	00c9      	lsls	r1, r1, #3
 800d5ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d5b0:	310c      	adds	r1, #12
 800d5b2:	00f6      	lsls	r6, r6, #3
 800d5b4:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800d5b8:	9114      	str	r1, [sp, #80]	; 0x50
 800d5ba:	18a9      	adds	r1, r5, r2
 800d5bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d5be:	9612      	str	r6, [sp, #72]	; 0x48
 800d5c0:	00ff      	lsls	r7, r7, #3
 800d5c2:	19ae      	adds	r6, r5, r6
 800d5c4:	3008      	adds	r0, #8
 800d5c6:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800d5ca:	9606      	str	r6, [sp, #24]
 800d5cc:	9019      	str	r0, [sp, #100]	; 0x64
 800d5ce:	18aa      	adds	r2, r5, r2
 800d5d0:	0164      	lsls	r4, r4, #5
 800d5d2:	19ee      	adds	r6, r5, r7
 800d5d4:	f10c 000c 	add.w	r0, ip, #12
 800d5d8:	9713      	str	r7, [sp, #76]	; 0x4c
 800d5da:	9604      	str	r6, [sp, #16]
 800d5dc:	9015      	str	r0, [sp, #84]	; 0x54
 800d5de:	9103      	str	r1, [sp, #12]
 800d5e0:	9205      	str	r2, [sp, #20]
 800d5e2:	f104 0208 	add.w	r2, r4, #8
 800d5e6:	9218      	str	r2, [sp, #96]	; 0x60
 800d5e8:	f04f 0801 	mov.w	r8, #1
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	f102 0108 	add.w	r1, r2, #8
 800d5f2:	460f      	mov	r7, r1
 800d5f4:	910b      	str	r1, [sp, #44]	; 0x2c
 800d5f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d5f8:	188e      	adds	r6, r1, r2
 800d5fa:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d5fc:	188d      	adds	r5, r1, r2
 800d5fe:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d600:	188c      	adds	r4, r1, r2
 800d602:	9919      	ldr	r1, [sp, #100]	; 0x64
 800d604:	1888      	adds	r0, r1, r2
 800d606:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d608:	eb01 0c02 	add.w	ip, r1, r2
 800d60c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d60e:	440a      	add	r2, r1
 800d610:	9903      	ldr	r1, [sp, #12]
 800d612:	edd1 fa00 	vldr	s31, [r1]
 800d616:	9905      	ldr	r1, [sp, #20]
 800d618:	ed91 fa00 	vldr	s30, [r1]
 800d61c:	9904      	ldr	r1, [sp, #16]
 800d61e:	edd1 ea00 	vldr	s29, [r1]
 800d622:	9906      	ldr	r1, [sp, #24]
 800d624:	ed91 ea00 	vldr	s28, [r1]
 800d628:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d62a:	edd1 da00 	vldr	s27, [r1]
 800d62e:	9908      	ldr	r1, [sp, #32]
 800d630:	ed91 da00 	vldr	s26, [r1]
 800d634:	9907      	ldr	r1, [sp, #28]
 800d636:	edd1 ca00 	vldr	s25, [r1]
 800d63a:	9903      	ldr	r1, [sp, #12]
 800d63c:	ed91 ca01 	vldr	s24, [r1, #4]
 800d640:	9905      	ldr	r1, [sp, #20]
 800d642:	edd1 ba01 	vldr	s23, [r1, #4]
 800d646:	9904      	ldr	r1, [sp, #16]
 800d648:	edd1 aa01 	vldr	s21, [r1, #4]
 800d64c:	9906      	ldr	r1, [sp, #24]
 800d64e:	ed91 aa01 	vldr	s20, [r1, #4]
 800d652:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d654:	edd1 7a01 	vldr	s15, [r1, #4]
 800d658:	9908      	ldr	r1, [sp, #32]
 800d65a:	edcd 7a00 	vstr	s15, [sp]
 800d65e:	edd1 7a01 	vldr	s15, [r1, #4]
 800d662:	9907      	ldr	r1, [sp, #28]
 800d664:	edcd 7a01 	vstr	s15, [sp, #4]
 800d668:	edd1 7a01 	vldr	s15, [r1, #4]
 800d66c:	eb0a 0e07 	add.w	lr, sl, r7
 800d670:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800d672:	edcd 7a02 	vstr	s15, [sp, #8]
 800d676:	eb0c 010a 	add.w	r1, ip, sl
 800d67a:	4456      	add	r6, sl
 800d67c:	4455      	add	r5, sl
 800d67e:	4454      	add	r4, sl
 800d680:	4450      	add	r0, sl
 800d682:	4452      	add	r2, sl
 800d684:	46c4      	mov	ip, r8
 800d686:	e001      	b.n	800d68c <arm_radix8_butterfly_f32+0x334>
 800d688:	3f3504f3 	.word	0x3f3504f3
 800d68c:	ed96 5a00 	vldr	s10, [r6]
 800d690:	ed52 9a01 	vldr	s19, [r2, #-4]
 800d694:	ed11 6a01 	vldr	s12, [r1, #-4]
 800d698:	edd0 7a00 	vldr	s15, [r0]
 800d69c:	ed17 7a01 	vldr	s14, [r7, #-4]
 800d6a0:	edde 3a00 	vldr	s7, [lr]
 800d6a4:	ed94 3a00 	vldr	s6, [r4]
 800d6a8:	ed95 2a00 	vldr	s4, [r5]
 800d6ac:	ed9e 0a01 	vldr	s0, [lr, #4]
 800d6b0:	ee33 8a85 	vadd.f32	s16, s7, s10
 800d6b4:	ee32 1a06 	vadd.f32	s2, s4, s12
 800d6b8:	ee33 4a29 	vadd.f32	s8, s6, s19
 800d6bc:	ee77 4a87 	vadd.f32	s9, s15, s14
 800d6c0:	ee78 1a04 	vadd.f32	s3, s16, s8
 800d6c4:	ee71 6a24 	vadd.f32	s13, s2, s9
 800d6c8:	ee32 2a46 	vsub.f32	s4, s4, s12
 800d6cc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800d6d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6d4:	ed8e 6a00 	vstr	s12, [lr]
 800d6d8:	edd0 8a01 	vldr	s17, [r0, #4]
 800d6dc:	ed95 9a01 	vldr	s18, [r5, #4]
 800d6e0:	edd1 2a00 	vldr	s5, [r1]
 800d6e4:	ed97 7a00 	vldr	s14, [r7]
 800d6e8:	edd4 0a01 	vldr	s1, [r4, #4]
 800d6ec:	ed96 6a01 	vldr	s12, [r6, #4]
 800d6f0:	edd2 5a00 	vldr	s11, [r2]
 800d6f4:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800d6f8:	ee33 3a69 	vsub.f32	s6, s6, s19
 800d6fc:	ee39 5a62 	vsub.f32	s10, s18, s5
 800d700:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800d704:	ee38 4a44 	vsub.f32	s8, s16, s8
 800d708:	ee38 7a87 	vadd.f32	s14, s17, s14
 800d70c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800d710:	ee79 2a22 	vadd.f32	s5, s18, s5
 800d714:	ee75 8a69 	vsub.f32	s17, s10, s19
 800d718:	ee32 9a27 	vadd.f32	s18, s4, s15
 800d71c:	ee35 5a29 	vadd.f32	s10, s10, s19
 800d720:	ee72 7a67 	vsub.f32	s15, s4, s15
 800d724:	ee30 2a06 	vadd.f32	s4, s0, s12
 800d728:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800d72c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800d730:	ee32 9a08 	vadd.f32	s18, s4, s16
 800d734:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800d738:	ee32 2a48 	vsub.f32	s4, s4, s16
 800d73c:	ee71 4a64 	vsub.f32	s9, s2, s9
 800d740:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800d744:	ee32 1a87 	vadd.f32	s2, s5, s14
 800d748:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800d74c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800d750:	ee30 6a46 	vsub.f32	s12, s0, s12
 800d754:	ee73 0a29 	vadd.f32	s1, s6, s19
 800d758:	ee36 0a28 	vadd.f32	s0, s12, s17
 800d75c:	ee33 3a69 	vsub.f32	s6, s6, s19
 800d760:	ee32 7a64 	vsub.f32	s14, s4, s9
 800d764:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800d768:	ee36 6a68 	vsub.f32	s12, s12, s17
 800d76c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800d770:	ee75 8a85 	vadd.f32	s17, s11, s10
 800d774:	ee74 3a22 	vadd.f32	s7, s8, s5
 800d778:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800d77c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800d780:	ee79 1a41 	vsub.f32	s3, s18, s2
 800d784:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800d788:	ee76 5a43 	vsub.f32	s11, s12, s6
 800d78c:	ee74 2a62 	vsub.f32	s5, s8, s5
 800d790:	ee72 4a24 	vadd.f32	s9, s4, s9
 800d794:	ee30 4a60 	vsub.f32	s8, s0, s1
 800d798:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800d79c:	ee30 0a20 	vadd.f32	s0, s0, s1
 800d7a0:	ee77 9a85 	vadd.f32	s19, s15, s10
 800d7a4:	ee36 6a03 	vadd.f32	s12, s12, s6
 800d7a8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800d7ac:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800d7b0:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800d7b4:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800d7b8:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800d7bc:	ee39 1a01 	vadd.f32	s2, s18, s2
 800d7c0:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800d7c4:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800d7c8:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800d7cc:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800d7d0:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800d7d4:	ee35 3a03 	vadd.f32	s6, s10, s6
 800d7d8:	ee72 6a66 	vsub.f32	s13, s4, s13
 800d7dc:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800d7e0:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800d7e4:	ed9d 4a02 	vldr	s8, [sp, #8]
 800d7e8:	ed8e 1a01 	vstr	s2, [lr, #4]
 800d7ec:	ee77 3a63 	vsub.f32	s7, s14, s7
 800d7f0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800d7f4:	ed9d 7a01 	vldr	s14, [sp, #4]
 800d7f8:	ed86 3a00 	vstr	s6, [r6]
 800d7fc:	ee30 9a89 	vadd.f32	s18, s1, s18
 800d800:	ee32 2a05 	vadd.f32	s4, s4, s10
 800d804:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800d808:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800d80c:	ee67 2a22 	vmul.f32	s5, s14, s5
 800d810:	ee64 1a00 	vmul.f32	s3, s8, s0
 800d814:	ee27 7a24 	vmul.f32	s14, s14, s9
 800d818:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800d81c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800d820:	ee64 8a28 	vmul.f32	s17, s8, s17
 800d824:	ed9d 4a00 	vldr	s8, [sp]
 800d828:	edc6 6a01 	vstr	s13, [r6, #4]
 800d82c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800d830:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800d834:	ee64 9a29 	vmul.f32	s19, s8, s19
 800d838:	ee24 4a25 	vmul.f32	s8, s8, s11
 800d83c:	ee30 7a87 	vadd.f32	s14, s1, s14
 800d840:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d844:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800d848:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800d84c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800d850:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800d854:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800d858:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800d85c:	ee75 1a21 	vadd.f32	s3, s10, s3
 800d860:	ee30 0a68 	vsub.f32	s0, s0, s17
 800d864:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800d868:	ee70 0a84 	vadd.f32	s1, s1, s8
 800d86c:	ee36 6a67 	vsub.f32	s12, s12, s15
 800d870:	44dc      	add	ip, fp
 800d872:	45e1      	cmp	r9, ip
 800d874:	ed84 9a00 	vstr	s18, [r4]
 800d878:	edc4 3a01 	vstr	s7, [r4, #4]
 800d87c:	449e      	add	lr, r3
 800d87e:	ed02 7a01 	vstr	s14, [r2, #-4]
 800d882:	edc2 2a00 	vstr	s5, [r2]
 800d886:	441e      	add	r6, r3
 800d888:	ed85 2a00 	vstr	s4, [r5]
 800d88c:	ed85 8a01 	vstr	s16, [r5, #4]
 800d890:	441c      	add	r4, r3
 800d892:	ed47 1a01 	vstr	s3, [r7, #-4]
 800d896:	ed87 0a00 	vstr	s0, [r7]
 800d89a:	441a      	add	r2, r3
 800d89c:	ed41 4a01 	vstr	s9, [r1, #-4]
 800d8a0:	edc1 9a00 	vstr	s19, [r1]
 800d8a4:	441d      	add	r5, r3
 800d8a6:	edc0 0a00 	vstr	s1, [r0]
 800d8aa:	441f      	add	r7, r3
 800d8ac:	ed80 6a01 	vstr	s12, [r0, #4]
 800d8b0:	4419      	add	r1, r3
 800d8b2:	4418      	add	r0, r3
 800d8b4:	f63f aeea 	bhi.w	800d68c <arm_radix8_butterfly_f32+0x334>
 800d8b8:	9a03      	ldr	r2, [sp, #12]
 800d8ba:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d8bc:	440a      	add	r2, r1
 800d8be:	9203      	str	r2, [sp, #12]
 800d8c0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d8c2:	9a05      	ldr	r2, [sp, #20]
 800d8c4:	440a      	add	r2, r1
 800d8c6:	9205      	str	r2, [sp, #20]
 800d8c8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d8ca:	9a04      	ldr	r2, [sp, #16]
 800d8cc:	440a      	add	r2, r1
 800d8ce:	9204      	str	r2, [sp, #16]
 800d8d0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d8d2:	9a06      	ldr	r2, [sp, #24]
 800d8d4:	440a      	add	r2, r1
 800d8d6:	9206      	str	r2, [sp, #24]
 800d8d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d8da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8dc:	440a      	add	r2, r1
 800d8de:	9209      	str	r2, [sp, #36]	; 0x24
 800d8e0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d8e2:	9a08      	ldr	r2, [sp, #32]
 800d8e4:	440a      	add	r2, r1
 800d8e6:	9208      	str	r2, [sp, #32]
 800d8e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d8ea:	9a07      	ldr	r2, [sp, #28]
 800d8ec:	440a      	add	r2, r1
 800d8ee:	9207      	str	r2, [sp, #28]
 800d8f0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d8f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d8f4:	f108 0801 	add.w	r8, r8, #1
 800d8f8:	3208      	adds	r2, #8
 800d8fa:	4588      	cmp	r8, r1
 800d8fc:	920a      	str	r2, [sp, #40]	; 0x28
 800d8fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d900:	f47f ae75 	bne.w	800d5ee <arm_radix8_butterfly_f32+0x296>
 800d904:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800d908:	9300      	str	r3, [sp, #0]
 800d90a:	46c3      	mov	fp, r8
 800d90c:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 800d910:	e532      	b.n	800d378 <arm_radix8_butterfly_f32+0x20>
 800d912:	b01d      	add	sp, #116	; 0x74
 800d914:	ecbd 8b10 	vpop	{d8-d15}
 800d918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d91c <__errno>:
 800d91c:	4b01      	ldr	r3, [pc, #4]	; (800d924 <__errno+0x8>)
 800d91e:	6818      	ldr	r0, [r3, #0]
 800d920:	4770      	bx	lr
 800d922:	bf00      	nop
 800d924:	20000048 	.word	0x20000048

0800d928 <__libc_init_array>:
 800d928:	b570      	push	{r4, r5, r6, lr}
 800d92a:	4e0d      	ldr	r6, [pc, #52]	; (800d960 <__libc_init_array+0x38>)
 800d92c:	4c0d      	ldr	r4, [pc, #52]	; (800d964 <__libc_init_array+0x3c>)
 800d92e:	1ba4      	subs	r4, r4, r6
 800d930:	10a4      	asrs	r4, r4, #2
 800d932:	2500      	movs	r5, #0
 800d934:	42a5      	cmp	r5, r4
 800d936:	d109      	bne.n	800d94c <__libc_init_array+0x24>
 800d938:	4e0b      	ldr	r6, [pc, #44]	; (800d968 <__libc_init_array+0x40>)
 800d93a:	4c0c      	ldr	r4, [pc, #48]	; (800d96c <__libc_init_array+0x44>)
 800d93c:	f003 f8d2 	bl	8010ae4 <_init>
 800d940:	1ba4      	subs	r4, r4, r6
 800d942:	10a4      	asrs	r4, r4, #2
 800d944:	2500      	movs	r5, #0
 800d946:	42a5      	cmp	r5, r4
 800d948:	d105      	bne.n	800d956 <__libc_init_array+0x2e>
 800d94a:	bd70      	pop	{r4, r5, r6, pc}
 800d94c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d950:	4798      	blx	r3
 800d952:	3501      	adds	r5, #1
 800d954:	e7ee      	b.n	800d934 <__libc_init_array+0xc>
 800d956:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d95a:	4798      	blx	r3
 800d95c:	3501      	adds	r5, #1
 800d95e:	e7f2      	b.n	800d946 <__libc_init_array+0x1e>
 800d960:	08011000 	.word	0x08011000
 800d964:	08011000 	.word	0x08011000
 800d968:	08011000 	.word	0x08011000
 800d96c:	08011004 	.word	0x08011004

0800d970 <malloc>:
 800d970:	4b02      	ldr	r3, [pc, #8]	; (800d97c <malloc+0xc>)
 800d972:	4601      	mov	r1, r0
 800d974:	6818      	ldr	r0, [r3, #0]
 800d976:	f000 b86d 	b.w	800da54 <_malloc_r>
 800d97a:	bf00      	nop
 800d97c:	20000048 	.word	0x20000048

0800d980 <free>:
 800d980:	4b02      	ldr	r3, [pc, #8]	; (800d98c <free+0xc>)
 800d982:	4601      	mov	r1, r0
 800d984:	6818      	ldr	r0, [r3, #0]
 800d986:	f000 b817 	b.w	800d9b8 <_free_r>
 800d98a:	bf00      	nop
 800d98c:	20000048 	.word	0x20000048

0800d990 <memcpy>:
 800d990:	b510      	push	{r4, lr}
 800d992:	1e43      	subs	r3, r0, #1
 800d994:	440a      	add	r2, r1
 800d996:	4291      	cmp	r1, r2
 800d998:	d100      	bne.n	800d99c <memcpy+0xc>
 800d99a:	bd10      	pop	{r4, pc}
 800d99c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9a4:	e7f7      	b.n	800d996 <memcpy+0x6>

0800d9a6 <memset>:
 800d9a6:	4402      	add	r2, r0
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d100      	bne.n	800d9b0 <memset+0xa>
 800d9ae:	4770      	bx	lr
 800d9b0:	f803 1b01 	strb.w	r1, [r3], #1
 800d9b4:	e7f9      	b.n	800d9aa <memset+0x4>
	...

0800d9b8 <_free_r>:
 800d9b8:	b538      	push	{r3, r4, r5, lr}
 800d9ba:	4605      	mov	r5, r0
 800d9bc:	2900      	cmp	r1, #0
 800d9be:	d045      	beq.n	800da4c <_free_r+0x94>
 800d9c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9c4:	1f0c      	subs	r4, r1, #4
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	bfb8      	it	lt
 800d9ca:	18e4      	addlt	r4, r4, r3
 800d9cc:	f001 fb7a 	bl	800f0c4 <__malloc_lock>
 800d9d0:	4a1f      	ldr	r2, [pc, #124]	; (800da50 <_free_r+0x98>)
 800d9d2:	6813      	ldr	r3, [r2, #0]
 800d9d4:	4610      	mov	r0, r2
 800d9d6:	b933      	cbnz	r3, 800d9e6 <_free_r+0x2e>
 800d9d8:	6063      	str	r3, [r4, #4]
 800d9da:	6014      	str	r4, [r2, #0]
 800d9dc:	4628      	mov	r0, r5
 800d9de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9e2:	f001 bb70 	b.w	800f0c6 <__malloc_unlock>
 800d9e6:	42a3      	cmp	r3, r4
 800d9e8:	d90c      	bls.n	800da04 <_free_r+0x4c>
 800d9ea:	6821      	ldr	r1, [r4, #0]
 800d9ec:	1862      	adds	r2, r4, r1
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	bf04      	itt	eq
 800d9f2:	681a      	ldreq	r2, [r3, #0]
 800d9f4:	685b      	ldreq	r3, [r3, #4]
 800d9f6:	6063      	str	r3, [r4, #4]
 800d9f8:	bf04      	itt	eq
 800d9fa:	1852      	addeq	r2, r2, r1
 800d9fc:	6022      	streq	r2, [r4, #0]
 800d9fe:	6004      	str	r4, [r0, #0]
 800da00:	e7ec      	b.n	800d9dc <_free_r+0x24>
 800da02:	4613      	mov	r3, r2
 800da04:	685a      	ldr	r2, [r3, #4]
 800da06:	b10a      	cbz	r2, 800da0c <_free_r+0x54>
 800da08:	42a2      	cmp	r2, r4
 800da0a:	d9fa      	bls.n	800da02 <_free_r+0x4a>
 800da0c:	6819      	ldr	r1, [r3, #0]
 800da0e:	1858      	adds	r0, r3, r1
 800da10:	42a0      	cmp	r0, r4
 800da12:	d10b      	bne.n	800da2c <_free_r+0x74>
 800da14:	6820      	ldr	r0, [r4, #0]
 800da16:	4401      	add	r1, r0
 800da18:	1858      	adds	r0, r3, r1
 800da1a:	4282      	cmp	r2, r0
 800da1c:	6019      	str	r1, [r3, #0]
 800da1e:	d1dd      	bne.n	800d9dc <_free_r+0x24>
 800da20:	6810      	ldr	r0, [r2, #0]
 800da22:	6852      	ldr	r2, [r2, #4]
 800da24:	605a      	str	r2, [r3, #4]
 800da26:	4401      	add	r1, r0
 800da28:	6019      	str	r1, [r3, #0]
 800da2a:	e7d7      	b.n	800d9dc <_free_r+0x24>
 800da2c:	d902      	bls.n	800da34 <_free_r+0x7c>
 800da2e:	230c      	movs	r3, #12
 800da30:	602b      	str	r3, [r5, #0]
 800da32:	e7d3      	b.n	800d9dc <_free_r+0x24>
 800da34:	6820      	ldr	r0, [r4, #0]
 800da36:	1821      	adds	r1, r4, r0
 800da38:	428a      	cmp	r2, r1
 800da3a:	bf04      	itt	eq
 800da3c:	6811      	ldreq	r1, [r2, #0]
 800da3e:	6852      	ldreq	r2, [r2, #4]
 800da40:	6062      	str	r2, [r4, #4]
 800da42:	bf04      	itt	eq
 800da44:	1809      	addeq	r1, r1, r0
 800da46:	6021      	streq	r1, [r4, #0]
 800da48:	605c      	str	r4, [r3, #4]
 800da4a:	e7c7      	b.n	800d9dc <_free_r+0x24>
 800da4c:	bd38      	pop	{r3, r4, r5, pc}
 800da4e:	bf00      	nop
 800da50:	20000260 	.word	0x20000260

0800da54 <_malloc_r>:
 800da54:	b570      	push	{r4, r5, r6, lr}
 800da56:	1ccd      	adds	r5, r1, #3
 800da58:	f025 0503 	bic.w	r5, r5, #3
 800da5c:	3508      	adds	r5, #8
 800da5e:	2d0c      	cmp	r5, #12
 800da60:	bf38      	it	cc
 800da62:	250c      	movcc	r5, #12
 800da64:	2d00      	cmp	r5, #0
 800da66:	4606      	mov	r6, r0
 800da68:	db01      	blt.n	800da6e <_malloc_r+0x1a>
 800da6a:	42a9      	cmp	r1, r5
 800da6c:	d903      	bls.n	800da76 <_malloc_r+0x22>
 800da6e:	230c      	movs	r3, #12
 800da70:	6033      	str	r3, [r6, #0]
 800da72:	2000      	movs	r0, #0
 800da74:	bd70      	pop	{r4, r5, r6, pc}
 800da76:	f001 fb25 	bl	800f0c4 <__malloc_lock>
 800da7a:	4a21      	ldr	r2, [pc, #132]	; (800db00 <_malloc_r+0xac>)
 800da7c:	6814      	ldr	r4, [r2, #0]
 800da7e:	4621      	mov	r1, r4
 800da80:	b991      	cbnz	r1, 800daa8 <_malloc_r+0x54>
 800da82:	4c20      	ldr	r4, [pc, #128]	; (800db04 <_malloc_r+0xb0>)
 800da84:	6823      	ldr	r3, [r4, #0]
 800da86:	b91b      	cbnz	r3, 800da90 <_malloc_r+0x3c>
 800da88:	4630      	mov	r0, r6
 800da8a:	f000 fc99 	bl	800e3c0 <_sbrk_r>
 800da8e:	6020      	str	r0, [r4, #0]
 800da90:	4629      	mov	r1, r5
 800da92:	4630      	mov	r0, r6
 800da94:	f000 fc94 	bl	800e3c0 <_sbrk_r>
 800da98:	1c43      	adds	r3, r0, #1
 800da9a:	d124      	bne.n	800dae6 <_malloc_r+0x92>
 800da9c:	230c      	movs	r3, #12
 800da9e:	6033      	str	r3, [r6, #0]
 800daa0:	4630      	mov	r0, r6
 800daa2:	f001 fb10 	bl	800f0c6 <__malloc_unlock>
 800daa6:	e7e4      	b.n	800da72 <_malloc_r+0x1e>
 800daa8:	680b      	ldr	r3, [r1, #0]
 800daaa:	1b5b      	subs	r3, r3, r5
 800daac:	d418      	bmi.n	800dae0 <_malloc_r+0x8c>
 800daae:	2b0b      	cmp	r3, #11
 800dab0:	d90f      	bls.n	800dad2 <_malloc_r+0x7e>
 800dab2:	600b      	str	r3, [r1, #0]
 800dab4:	50cd      	str	r5, [r1, r3]
 800dab6:	18cc      	adds	r4, r1, r3
 800dab8:	4630      	mov	r0, r6
 800daba:	f001 fb04 	bl	800f0c6 <__malloc_unlock>
 800dabe:	f104 000b 	add.w	r0, r4, #11
 800dac2:	1d23      	adds	r3, r4, #4
 800dac4:	f020 0007 	bic.w	r0, r0, #7
 800dac8:	1ac3      	subs	r3, r0, r3
 800daca:	d0d3      	beq.n	800da74 <_malloc_r+0x20>
 800dacc:	425a      	negs	r2, r3
 800dace:	50e2      	str	r2, [r4, r3]
 800dad0:	e7d0      	b.n	800da74 <_malloc_r+0x20>
 800dad2:	428c      	cmp	r4, r1
 800dad4:	684b      	ldr	r3, [r1, #4]
 800dad6:	bf16      	itet	ne
 800dad8:	6063      	strne	r3, [r4, #4]
 800dada:	6013      	streq	r3, [r2, #0]
 800dadc:	460c      	movne	r4, r1
 800dade:	e7eb      	b.n	800dab8 <_malloc_r+0x64>
 800dae0:	460c      	mov	r4, r1
 800dae2:	6849      	ldr	r1, [r1, #4]
 800dae4:	e7cc      	b.n	800da80 <_malloc_r+0x2c>
 800dae6:	1cc4      	adds	r4, r0, #3
 800dae8:	f024 0403 	bic.w	r4, r4, #3
 800daec:	42a0      	cmp	r0, r4
 800daee:	d005      	beq.n	800dafc <_malloc_r+0xa8>
 800daf0:	1a21      	subs	r1, r4, r0
 800daf2:	4630      	mov	r0, r6
 800daf4:	f000 fc64 	bl	800e3c0 <_sbrk_r>
 800daf8:	3001      	adds	r0, #1
 800dafa:	d0cf      	beq.n	800da9c <_malloc_r+0x48>
 800dafc:	6025      	str	r5, [r4, #0]
 800dafe:	e7db      	b.n	800dab8 <_malloc_r+0x64>
 800db00:	20000260 	.word	0x20000260
 800db04:	20000264 	.word	0x20000264

0800db08 <__cvt>:
 800db08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db0c:	ec55 4b10 	vmov	r4, r5, d0
 800db10:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800db12:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800db16:	2d00      	cmp	r5, #0
 800db18:	460e      	mov	r6, r1
 800db1a:	4691      	mov	r9, r2
 800db1c:	4619      	mov	r1, r3
 800db1e:	bfb8      	it	lt
 800db20:	4622      	movlt	r2, r4
 800db22:	462b      	mov	r3, r5
 800db24:	f027 0720 	bic.w	r7, r7, #32
 800db28:	bfbb      	ittet	lt
 800db2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800db2e:	461d      	movlt	r5, r3
 800db30:	2300      	movge	r3, #0
 800db32:	232d      	movlt	r3, #45	; 0x2d
 800db34:	bfb8      	it	lt
 800db36:	4614      	movlt	r4, r2
 800db38:	2f46      	cmp	r7, #70	; 0x46
 800db3a:	700b      	strb	r3, [r1, #0]
 800db3c:	d004      	beq.n	800db48 <__cvt+0x40>
 800db3e:	2f45      	cmp	r7, #69	; 0x45
 800db40:	d100      	bne.n	800db44 <__cvt+0x3c>
 800db42:	3601      	adds	r6, #1
 800db44:	2102      	movs	r1, #2
 800db46:	e000      	b.n	800db4a <__cvt+0x42>
 800db48:	2103      	movs	r1, #3
 800db4a:	ab03      	add	r3, sp, #12
 800db4c:	9301      	str	r3, [sp, #4]
 800db4e:	ab02      	add	r3, sp, #8
 800db50:	9300      	str	r3, [sp, #0]
 800db52:	4632      	mov	r2, r6
 800db54:	4653      	mov	r3, sl
 800db56:	ec45 4b10 	vmov	d0, r4, r5
 800db5a:	f000 fced 	bl	800e538 <_dtoa_r>
 800db5e:	2f47      	cmp	r7, #71	; 0x47
 800db60:	4680      	mov	r8, r0
 800db62:	d102      	bne.n	800db6a <__cvt+0x62>
 800db64:	f019 0f01 	tst.w	r9, #1
 800db68:	d026      	beq.n	800dbb8 <__cvt+0xb0>
 800db6a:	2f46      	cmp	r7, #70	; 0x46
 800db6c:	eb08 0906 	add.w	r9, r8, r6
 800db70:	d111      	bne.n	800db96 <__cvt+0x8e>
 800db72:	f898 3000 	ldrb.w	r3, [r8]
 800db76:	2b30      	cmp	r3, #48	; 0x30
 800db78:	d10a      	bne.n	800db90 <__cvt+0x88>
 800db7a:	2200      	movs	r2, #0
 800db7c:	2300      	movs	r3, #0
 800db7e:	4620      	mov	r0, r4
 800db80:	4629      	mov	r1, r5
 800db82:	f7f3 f801 	bl	8000b88 <__aeabi_dcmpeq>
 800db86:	b918      	cbnz	r0, 800db90 <__cvt+0x88>
 800db88:	f1c6 0601 	rsb	r6, r6, #1
 800db8c:	f8ca 6000 	str.w	r6, [sl]
 800db90:	f8da 3000 	ldr.w	r3, [sl]
 800db94:	4499      	add	r9, r3
 800db96:	2200      	movs	r2, #0
 800db98:	2300      	movs	r3, #0
 800db9a:	4620      	mov	r0, r4
 800db9c:	4629      	mov	r1, r5
 800db9e:	f7f2 fff3 	bl	8000b88 <__aeabi_dcmpeq>
 800dba2:	b938      	cbnz	r0, 800dbb4 <__cvt+0xac>
 800dba4:	2230      	movs	r2, #48	; 0x30
 800dba6:	9b03      	ldr	r3, [sp, #12]
 800dba8:	454b      	cmp	r3, r9
 800dbaa:	d205      	bcs.n	800dbb8 <__cvt+0xb0>
 800dbac:	1c59      	adds	r1, r3, #1
 800dbae:	9103      	str	r1, [sp, #12]
 800dbb0:	701a      	strb	r2, [r3, #0]
 800dbb2:	e7f8      	b.n	800dba6 <__cvt+0x9e>
 800dbb4:	f8cd 900c 	str.w	r9, [sp, #12]
 800dbb8:	9b03      	ldr	r3, [sp, #12]
 800dbba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dbbc:	eba3 0308 	sub.w	r3, r3, r8
 800dbc0:	4640      	mov	r0, r8
 800dbc2:	6013      	str	r3, [r2, #0]
 800dbc4:	b004      	add	sp, #16
 800dbc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800dbca <__exponent>:
 800dbca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbcc:	2900      	cmp	r1, #0
 800dbce:	4604      	mov	r4, r0
 800dbd0:	bfba      	itte	lt
 800dbd2:	4249      	neglt	r1, r1
 800dbd4:	232d      	movlt	r3, #45	; 0x2d
 800dbd6:	232b      	movge	r3, #43	; 0x2b
 800dbd8:	2909      	cmp	r1, #9
 800dbda:	f804 2b02 	strb.w	r2, [r4], #2
 800dbde:	7043      	strb	r3, [r0, #1]
 800dbe0:	dd20      	ble.n	800dc24 <__exponent+0x5a>
 800dbe2:	f10d 0307 	add.w	r3, sp, #7
 800dbe6:	461f      	mov	r7, r3
 800dbe8:	260a      	movs	r6, #10
 800dbea:	fb91 f5f6 	sdiv	r5, r1, r6
 800dbee:	fb06 1115 	mls	r1, r6, r5, r1
 800dbf2:	3130      	adds	r1, #48	; 0x30
 800dbf4:	2d09      	cmp	r5, #9
 800dbf6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dbfa:	f103 32ff 	add.w	r2, r3, #4294967295
 800dbfe:	4629      	mov	r1, r5
 800dc00:	dc09      	bgt.n	800dc16 <__exponent+0x4c>
 800dc02:	3130      	adds	r1, #48	; 0x30
 800dc04:	3b02      	subs	r3, #2
 800dc06:	f802 1c01 	strb.w	r1, [r2, #-1]
 800dc0a:	42bb      	cmp	r3, r7
 800dc0c:	4622      	mov	r2, r4
 800dc0e:	d304      	bcc.n	800dc1a <__exponent+0x50>
 800dc10:	1a10      	subs	r0, r2, r0
 800dc12:	b003      	add	sp, #12
 800dc14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc16:	4613      	mov	r3, r2
 800dc18:	e7e7      	b.n	800dbea <__exponent+0x20>
 800dc1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc1e:	f804 2b01 	strb.w	r2, [r4], #1
 800dc22:	e7f2      	b.n	800dc0a <__exponent+0x40>
 800dc24:	2330      	movs	r3, #48	; 0x30
 800dc26:	4419      	add	r1, r3
 800dc28:	7083      	strb	r3, [r0, #2]
 800dc2a:	1d02      	adds	r2, r0, #4
 800dc2c:	70c1      	strb	r1, [r0, #3]
 800dc2e:	e7ef      	b.n	800dc10 <__exponent+0x46>

0800dc30 <_printf_float>:
 800dc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc34:	b08d      	sub	sp, #52	; 0x34
 800dc36:	460c      	mov	r4, r1
 800dc38:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800dc3c:	4616      	mov	r6, r2
 800dc3e:	461f      	mov	r7, r3
 800dc40:	4605      	mov	r5, r0
 800dc42:	f001 fa31 	bl	800f0a8 <_localeconv_r>
 800dc46:	6803      	ldr	r3, [r0, #0]
 800dc48:	9304      	str	r3, [sp, #16]
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f7f2 fb20 	bl	8000290 <strlen>
 800dc50:	2300      	movs	r3, #0
 800dc52:	930a      	str	r3, [sp, #40]	; 0x28
 800dc54:	f8d8 3000 	ldr.w	r3, [r8]
 800dc58:	9005      	str	r0, [sp, #20]
 800dc5a:	3307      	adds	r3, #7
 800dc5c:	f023 0307 	bic.w	r3, r3, #7
 800dc60:	f103 0208 	add.w	r2, r3, #8
 800dc64:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dc68:	f8d4 b000 	ldr.w	fp, [r4]
 800dc6c:	f8c8 2000 	str.w	r2, [r8]
 800dc70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc74:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dc78:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dc7c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dc80:	9307      	str	r3, [sp, #28]
 800dc82:	f8cd 8018 	str.w	r8, [sp, #24]
 800dc86:	f04f 32ff 	mov.w	r2, #4294967295
 800dc8a:	4ba7      	ldr	r3, [pc, #668]	; (800df28 <_printf_float+0x2f8>)
 800dc8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc90:	f7f2 ffac 	bl	8000bec <__aeabi_dcmpun>
 800dc94:	bb70      	cbnz	r0, 800dcf4 <_printf_float+0xc4>
 800dc96:	f04f 32ff 	mov.w	r2, #4294967295
 800dc9a:	4ba3      	ldr	r3, [pc, #652]	; (800df28 <_printf_float+0x2f8>)
 800dc9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dca0:	f7f2 ff86 	bl	8000bb0 <__aeabi_dcmple>
 800dca4:	bb30      	cbnz	r0, 800dcf4 <_printf_float+0xc4>
 800dca6:	2200      	movs	r2, #0
 800dca8:	2300      	movs	r3, #0
 800dcaa:	4640      	mov	r0, r8
 800dcac:	4649      	mov	r1, r9
 800dcae:	f7f2 ff75 	bl	8000b9c <__aeabi_dcmplt>
 800dcb2:	b110      	cbz	r0, 800dcba <_printf_float+0x8a>
 800dcb4:	232d      	movs	r3, #45	; 0x2d
 800dcb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dcba:	4a9c      	ldr	r2, [pc, #624]	; (800df2c <_printf_float+0x2fc>)
 800dcbc:	4b9c      	ldr	r3, [pc, #624]	; (800df30 <_printf_float+0x300>)
 800dcbe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dcc2:	bf8c      	ite	hi
 800dcc4:	4690      	movhi	r8, r2
 800dcc6:	4698      	movls	r8, r3
 800dcc8:	2303      	movs	r3, #3
 800dcca:	f02b 0204 	bic.w	r2, fp, #4
 800dcce:	6123      	str	r3, [r4, #16]
 800dcd0:	6022      	str	r2, [r4, #0]
 800dcd2:	f04f 0900 	mov.w	r9, #0
 800dcd6:	9700      	str	r7, [sp, #0]
 800dcd8:	4633      	mov	r3, r6
 800dcda:	aa0b      	add	r2, sp, #44	; 0x2c
 800dcdc:	4621      	mov	r1, r4
 800dcde:	4628      	mov	r0, r5
 800dce0:	f000 f9e6 	bl	800e0b0 <_printf_common>
 800dce4:	3001      	adds	r0, #1
 800dce6:	f040 808d 	bne.w	800de04 <_printf_float+0x1d4>
 800dcea:	f04f 30ff 	mov.w	r0, #4294967295
 800dcee:	b00d      	add	sp, #52	; 0x34
 800dcf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcf4:	4642      	mov	r2, r8
 800dcf6:	464b      	mov	r3, r9
 800dcf8:	4640      	mov	r0, r8
 800dcfa:	4649      	mov	r1, r9
 800dcfc:	f7f2 ff76 	bl	8000bec <__aeabi_dcmpun>
 800dd00:	b110      	cbz	r0, 800dd08 <_printf_float+0xd8>
 800dd02:	4a8c      	ldr	r2, [pc, #560]	; (800df34 <_printf_float+0x304>)
 800dd04:	4b8c      	ldr	r3, [pc, #560]	; (800df38 <_printf_float+0x308>)
 800dd06:	e7da      	b.n	800dcbe <_printf_float+0x8e>
 800dd08:	6861      	ldr	r1, [r4, #4]
 800dd0a:	1c4b      	adds	r3, r1, #1
 800dd0c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800dd10:	a80a      	add	r0, sp, #40	; 0x28
 800dd12:	d13e      	bne.n	800dd92 <_printf_float+0x162>
 800dd14:	2306      	movs	r3, #6
 800dd16:	6063      	str	r3, [r4, #4]
 800dd18:	2300      	movs	r3, #0
 800dd1a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800dd1e:	ab09      	add	r3, sp, #36	; 0x24
 800dd20:	9300      	str	r3, [sp, #0]
 800dd22:	ec49 8b10 	vmov	d0, r8, r9
 800dd26:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800dd2a:	6022      	str	r2, [r4, #0]
 800dd2c:	f8cd a004 	str.w	sl, [sp, #4]
 800dd30:	6861      	ldr	r1, [r4, #4]
 800dd32:	4628      	mov	r0, r5
 800dd34:	f7ff fee8 	bl	800db08 <__cvt>
 800dd38:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800dd3c:	2b47      	cmp	r3, #71	; 0x47
 800dd3e:	4680      	mov	r8, r0
 800dd40:	d109      	bne.n	800dd56 <_printf_float+0x126>
 800dd42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd44:	1cd8      	adds	r0, r3, #3
 800dd46:	db02      	blt.n	800dd4e <_printf_float+0x11e>
 800dd48:	6862      	ldr	r2, [r4, #4]
 800dd4a:	4293      	cmp	r3, r2
 800dd4c:	dd47      	ble.n	800ddde <_printf_float+0x1ae>
 800dd4e:	f1aa 0a02 	sub.w	sl, sl, #2
 800dd52:	fa5f fa8a 	uxtb.w	sl, sl
 800dd56:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800dd5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd5c:	d824      	bhi.n	800dda8 <_printf_float+0x178>
 800dd5e:	3901      	subs	r1, #1
 800dd60:	4652      	mov	r2, sl
 800dd62:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dd66:	9109      	str	r1, [sp, #36]	; 0x24
 800dd68:	f7ff ff2f 	bl	800dbca <__exponent>
 800dd6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd6e:	1813      	adds	r3, r2, r0
 800dd70:	2a01      	cmp	r2, #1
 800dd72:	4681      	mov	r9, r0
 800dd74:	6123      	str	r3, [r4, #16]
 800dd76:	dc02      	bgt.n	800dd7e <_printf_float+0x14e>
 800dd78:	6822      	ldr	r2, [r4, #0]
 800dd7a:	07d1      	lsls	r1, r2, #31
 800dd7c:	d501      	bpl.n	800dd82 <_printf_float+0x152>
 800dd7e:	3301      	adds	r3, #1
 800dd80:	6123      	str	r3, [r4, #16]
 800dd82:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d0a5      	beq.n	800dcd6 <_printf_float+0xa6>
 800dd8a:	232d      	movs	r3, #45	; 0x2d
 800dd8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd90:	e7a1      	b.n	800dcd6 <_printf_float+0xa6>
 800dd92:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800dd96:	f000 8177 	beq.w	800e088 <_printf_float+0x458>
 800dd9a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dd9e:	d1bb      	bne.n	800dd18 <_printf_float+0xe8>
 800dda0:	2900      	cmp	r1, #0
 800dda2:	d1b9      	bne.n	800dd18 <_printf_float+0xe8>
 800dda4:	2301      	movs	r3, #1
 800dda6:	e7b6      	b.n	800dd16 <_printf_float+0xe6>
 800dda8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800ddac:	d119      	bne.n	800dde2 <_printf_float+0x1b2>
 800ddae:	2900      	cmp	r1, #0
 800ddb0:	6863      	ldr	r3, [r4, #4]
 800ddb2:	dd0c      	ble.n	800ddce <_printf_float+0x19e>
 800ddb4:	6121      	str	r1, [r4, #16]
 800ddb6:	b913      	cbnz	r3, 800ddbe <_printf_float+0x18e>
 800ddb8:	6822      	ldr	r2, [r4, #0]
 800ddba:	07d2      	lsls	r2, r2, #31
 800ddbc:	d502      	bpl.n	800ddc4 <_printf_float+0x194>
 800ddbe:	3301      	adds	r3, #1
 800ddc0:	440b      	add	r3, r1
 800ddc2:	6123      	str	r3, [r4, #16]
 800ddc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddc6:	65a3      	str	r3, [r4, #88]	; 0x58
 800ddc8:	f04f 0900 	mov.w	r9, #0
 800ddcc:	e7d9      	b.n	800dd82 <_printf_float+0x152>
 800ddce:	b913      	cbnz	r3, 800ddd6 <_printf_float+0x1a6>
 800ddd0:	6822      	ldr	r2, [r4, #0]
 800ddd2:	07d0      	lsls	r0, r2, #31
 800ddd4:	d501      	bpl.n	800ddda <_printf_float+0x1aa>
 800ddd6:	3302      	adds	r3, #2
 800ddd8:	e7f3      	b.n	800ddc2 <_printf_float+0x192>
 800ddda:	2301      	movs	r3, #1
 800dddc:	e7f1      	b.n	800ddc2 <_printf_float+0x192>
 800ddde:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800dde2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800dde6:	4293      	cmp	r3, r2
 800dde8:	db05      	blt.n	800ddf6 <_printf_float+0x1c6>
 800ddea:	6822      	ldr	r2, [r4, #0]
 800ddec:	6123      	str	r3, [r4, #16]
 800ddee:	07d1      	lsls	r1, r2, #31
 800ddf0:	d5e8      	bpl.n	800ddc4 <_printf_float+0x194>
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	e7e5      	b.n	800ddc2 <_printf_float+0x192>
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	bfd4      	ite	le
 800ddfa:	f1c3 0302 	rsble	r3, r3, #2
 800ddfe:	2301      	movgt	r3, #1
 800de00:	4413      	add	r3, r2
 800de02:	e7de      	b.n	800ddc2 <_printf_float+0x192>
 800de04:	6823      	ldr	r3, [r4, #0]
 800de06:	055a      	lsls	r2, r3, #21
 800de08:	d407      	bmi.n	800de1a <_printf_float+0x1ea>
 800de0a:	6923      	ldr	r3, [r4, #16]
 800de0c:	4642      	mov	r2, r8
 800de0e:	4631      	mov	r1, r6
 800de10:	4628      	mov	r0, r5
 800de12:	47b8      	blx	r7
 800de14:	3001      	adds	r0, #1
 800de16:	d12b      	bne.n	800de70 <_printf_float+0x240>
 800de18:	e767      	b.n	800dcea <_printf_float+0xba>
 800de1a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800de1e:	f240 80dc 	bls.w	800dfda <_printf_float+0x3aa>
 800de22:	2200      	movs	r2, #0
 800de24:	2300      	movs	r3, #0
 800de26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de2a:	f7f2 fead 	bl	8000b88 <__aeabi_dcmpeq>
 800de2e:	2800      	cmp	r0, #0
 800de30:	d033      	beq.n	800de9a <_printf_float+0x26a>
 800de32:	2301      	movs	r3, #1
 800de34:	4a41      	ldr	r2, [pc, #260]	; (800df3c <_printf_float+0x30c>)
 800de36:	4631      	mov	r1, r6
 800de38:	4628      	mov	r0, r5
 800de3a:	47b8      	blx	r7
 800de3c:	3001      	adds	r0, #1
 800de3e:	f43f af54 	beq.w	800dcea <_printf_float+0xba>
 800de42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800de46:	429a      	cmp	r2, r3
 800de48:	db02      	blt.n	800de50 <_printf_float+0x220>
 800de4a:	6823      	ldr	r3, [r4, #0]
 800de4c:	07d8      	lsls	r0, r3, #31
 800de4e:	d50f      	bpl.n	800de70 <_printf_float+0x240>
 800de50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de54:	4631      	mov	r1, r6
 800de56:	4628      	mov	r0, r5
 800de58:	47b8      	blx	r7
 800de5a:	3001      	adds	r0, #1
 800de5c:	f43f af45 	beq.w	800dcea <_printf_float+0xba>
 800de60:	f04f 0800 	mov.w	r8, #0
 800de64:	f104 091a 	add.w	r9, r4, #26
 800de68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de6a:	3b01      	subs	r3, #1
 800de6c:	4543      	cmp	r3, r8
 800de6e:	dc09      	bgt.n	800de84 <_printf_float+0x254>
 800de70:	6823      	ldr	r3, [r4, #0]
 800de72:	079b      	lsls	r3, r3, #30
 800de74:	f100 8103 	bmi.w	800e07e <_printf_float+0x44e>
 800de78:	68e0      	ldr	r0, [r4, #12]
 800de7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de7c:	4298      	cmp	r0, r3
 800de7e:	bfb8      	it	lt
 800de80:	4618      	movlt	r0, r3
 800de82:	e734      	b.n	800dcee <_printf_float+0xbe>
 800de84:	2301      	movs	r3, #1
 800de86:	464a      	mov	r2, r9
 800de88:	4631      	mov	r1, r6
 800de8a:	4628      	mov	r0, r5
 800de8c:	47b8      	blx	r7
 800de8e:	3001      	adds	r0, #1
 800de90:	f43f af2b 	beq.w	800dcea <_printf_float+0xba>
 800de94:	f108 0801 	add.w	r8, r8, #1
 800de98:	e7e6      	b.n	800de68 <_printf_float+0x238>
 800de9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	dc2b      	bgt.n	800def8 <_printf_float+0x2c8>
 800dea0:	2301      	movs	r3, #1
 800dea2:	4a26      	ldr	r2, [pc, #152]	; (800df3c <_printf_float+0x30c>)
 800dea4:	4631      	mov	r1, r6
 800dea6:	4628      	mov	r0, r5
 800dea8:	47b8      	blx	r7
 800deaa:	3001      	adds	r0, #1
 800deac:	f43f af1d 	beq.w	800dcea <_printf_float+0xba>
 800deb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800deb2:	b923      	cbnz	r3, 800debe <_printf_float+0x28e>
 800deb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800deb6:	b913      	cbnz	r3, 800debe <_printf_float+0x28e>
 800deb8:	6823      	ldr	r3, [r4, #0]
 800deba:	07d9      	lsls	r1, r3, #31
 800debc:	d5d8      	bpl.n	800de70 <_printf_float+0x240>
 800debe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dec2:	4631      	mov	r1, r6
 800dec4:	4628      	mov	r0, r5
 800dec6:	47b8      	blx	r7
 800dec8:	3001      	adds	r0, #1
 800deca:	f43f af0e 	beq.w	800dcea <_printf_float+0xba>
 800dece:	f04f 0900 	mov.w	r9, #0
 800ded2:	f104 0a1a 	add.w	sl, r4, #26
 800ded6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ded8:	425b      	negs	r3, r3
 800deda:	454b      	cmp	r3, r9
 800dedc:	dc01      	bgt.n	800dee2 <_printf_float+0x2b2>
 800dede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dee0:	e794      	b.n	800de0c <_printf_float+0x1dc>
 800dee2:	2301      	movs	r3, #1
 800dee4:	4652      	mov	r2, sl
 800dee6:	4631      	mov	r1, r6
 800dee8:	4628      	mov	r0, r5
 800deea:	47b8      	blx	r7
 800deec:	3001      	adds	r0, #1
 800deee:	f43f aefc 	beq.w	800dcea <_printf_float+0xba>
 800def2:	f109 0901 	add.w	r9, r9, #1
 800def6:	e7ee      	b.n	800ded6 <_printf_float+0x2a6>
 800def8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800defa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800defc:	429a      	cmp	r2, r3
 800defe:	bfa8      	it	ge
 800df00:	461a      	movge	r2, r3
 800df02:	2a00      	cmp	r2, #0
 800df04:	4691      	mov	r9, r2
 800df06:	dd07      	ble.n	800df18 <_printf_float+0x2e8>
 800df08:	4613      	mov	r3, r2
 800df0a:	4631      	mov	r1, r6
 800df0c:	4642      	mov	r2, r8
 800df0e:	4628      	mov	r0, r5
 800df10:	47b8      	blx	r7
 800df12:	3001      	adds	r0, #1
 800df14:	f43f aee9 	beq.w	800dcea <_printf_float+0xba>
 800df18:	f104 031a 	add.w	r3, r4, #26
 800df1c:	f04f 0b00 	mov.w	fp, #0
 800df20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df24:	9306      	str	r3, [sp, #24]
 800df26:	e015      	b.n	800df54 <_printf_float+0x324>
 800df28:	7fefffff 	.word	0x7fefffff
 800df2c:	08010bc0 	.word	0x08010bc0
 800df30:	08010bbc 	.word	0x08010bbc
 800df34:	08010bc8 	.word	0x08010bc8
 800df38:	08010bc4 	.word	0x08010bc4
 800df3c:	08010bcc 	.word	0x08010bcc
 800df40:	2301      	movs	r3, #1
 800df42:	9a06      	ldr	r2, [sp, #24]
 800df44:	4631      	mov	r1, r6
 800df46:	4628      	mov	r0, r5
 800df48:	47b8      	blx	r7
 800df4a:	3001      	adds	r0, #1
 800df4c:	f43f aecd 	beq.w	800dcea <_printf_float+0xba>
 800df50:	f10b 0b01 	add.w	fp, fp, #1
 800df54:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800df58:	ebaa 0309 	sub.w	r3, sl, r9
 800df5c:	455b      	cmp	r3, fp
 800df5e:	dcef      	bgt.n	800df40 <_printf_float+0x310>
 800df60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df64:	429a      	cmp	r2, r3
 800df66:	44d0      	add	r8, sl
 800df68:	db15      	blt.n	800df96 <_printf_float+0x366>
 800df6a:	6823      	ldr	r3, [r4, #0]
 800df6c:	07da      	lsls	r2, r3, #31
 800df6e:	d412      	bmi.n	800df96 <_printf_float+0x366>
 800df70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df72:	9909      	ldr	r1, [sp, #36]	; 0x24
 800df74:	eba3 020a 	sub.w	r2, r3, sl
 800df78:	eba3 0a01 	sub.w	sl, r3, r1
 800df7c:	4592      	cmp	sl, r2
 800df7e:	bfa8      	it	ge
 800df80:	4692      	movge	sl, r2
 800df82:	f1ba 0f00 	cmp.w	sl, #0
 800df86:	dc0e      	bgt.n	800dfa6 <_printf_float+0x376>
 800df88:	f04f 0800 	mov.w	r8, #0
 800df8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800df90:	f104 091a 	add.w	r9, r4, #26
 800df94:	e019      	b.n	800dfca <_printf_float+0x39a>
 800df96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df9a:	4631      	mov	r1, r6
 800df9c:	4628      	mov	r0, r5
 800df9e:	47b8      	blx	r7
 800dfa0:	3001      	adds	r0, #1
 800dfa2:	d1e5      	bne.n	800df70 <_printf_float+0x340>
 800dfa4:	e6a1      	b.n	800dcea <_printf_float+0xba>
 800dfa6:	4653      	mov	r3, sl
 800dfa8:	4642      	mov	r2, r8
 800dfaa:	4631      	mov	r1, r6
 800dfac:	4628      	mov	r0, r5
 800dfae:	47b8      	blx	r7
 800dfb0:	3001      	adds	r0, #1
 800dfb2:	d1e9      	bne.n	800df88 <_printf_float+0x358>
 800dfb4:	e699      	b.n	800dcea <_printf_float+0xba>
 800dfb6:	2301      	movs	r3, #1
 800dfb8:	464a      	mov	r2, r9
 800dfba:	4631      	mov	r1, r6
 800dfbc:	4628      	mov	r0, r5
 800dfbe:	47b8      	blx	r7
 800dfc0:	3001      	adds	r0, #1
 800dfc2:	f43f ae92 	beq.w	800dcea <_printf_float+0xba>
 800dfc6:	f108 0801 	add.w	r8, r8, #1
 800dfca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfce:	1a9b      	subs	r3, r3, r2
 800dfd0:	eba3 030a 	sub.w	r3, r3, sl
 800dfd4:	4543      	cmp	r3, r8
 800dfd6:	dcee      	bgt.n	800dfb6 <_printf_float+0x386>
 800dfd8:	e74a      	b.n	800de70 <_printf_float+0x240>
 800dfda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dfdc:	2a01      	cmp	r2, #1
 800dfde:	dc01      	bgt.n	800dfe4 <_printf_float+0x3b4>
 800dfe0:	07db      	lsls	r3, r3, #31
 800dfe2:	d53a      	bpl.n	800e05a <_printf_float+0x42a>
 800dfe4:	2301      	movs	r3, #1
 800dfe6:	4642      	mov	r2, r8
 800dfe8:	4631      	mov	r1, r6
 800dfea:	4628      	mov	r0, r5
 800dfec:	47b8      	blx	r7
 800dfee:	3001      	adds	r0, #1
 800dff0:	f43f ae7b 	beq.w	800dcea <_printf_float+0xba>
 800dff4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dff8:	4631      	mov	r1, r6
 800dffa:	4628      	mov	r0, r5
 800dffc:	47b8      	blx	r7
 800dffe:	3001      	adds	r0, #1
 800e000:	f108 0801 	add.w	r8, r8, #1
 800e004:	f43f ae71 	beq.w	800dcea <_printf_float+0xba>
 800e008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e00a:	2200      	movs	r2, #0
 800e00c:	f103 3aff 	add.w	sl, r3, #4294967295
 800e010:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e014:	2300      	movs	r3, #0
 800e016:	f7f2 fdb7 	bl	8000b88 <__aeabi_dcmpeq>
 800e01a:	b9c8      	cbnz	r0, 800e050 <_printf_float+0x420>
 800e01c:	4653      	mov	r3, sl
 800e01e:	4642      	mov	r2, r8
 800e020:	4631      	mov	r1, r6
 800e022:	4628      	mov	r0, r5
 800e024:	47b8      	blx	r7
 800e026:	3001      	adds	r0, #1
 800e028:	d10e      	bne.n	800e048 <_printf_float+0x418>
 800e02a:	e65e      	b.n	800dcea <_printf_float+0xba>
 800e02c:	2301      	movs	r3, #1
 800e02e:	4652      	mov	r2, sl
 800e030:	4631      	mov	r1, r6
 800e032:	4628      	mov	r0, r5
 800e034:	47b8      	blx	r7
 800e036:	3001      	adds	r0, #1
 800e038:	f43f ae57 	beq.w	800dcea <_printf_float+0xba>
 800e03c:	f108 0801 	add.w	r8, r8, #1
 800e040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e042:	3b01      	subs	r3, #1
 800e044:	4543      	cmp	r3, r8
 800e046:	dcf1      	bgt.n	800e02c <_printf_float+0x3fc>
 800e048:	464b      	mov	r3, r9
 800e04a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e04e:	e6de      	b.n	800de0e <_printf_float+0x1de>
 800e050:	f04f 0800 	mov.w	r8, #0
 800e054:	f104 0a1a 	add.w	sl, r4, #26
 800e058:	e7f2      	b.n	800e040 <_printf_float+0x410>
 800e05a:	2301      	movs	r3, #1
 800e05c:	e7df      	b.n	800e01e <_printf_float+0x3ee>
 800e05e:	2301      	movs	r3, #1
 800e060:	464a      	mov	r2, r9
 800e062:	4631      	mov	r1, r6
 800e064:	4628      	mov	r0, r5
 800e066:	47b8      	blx	r7
 800e068:	3001      	adds	r0, #1
 800e06a:	f43f ae3e 	beq.w	800dcea <_printf_float+0xba>
 800e06e:	f108 0801 	add.w	r8, r8, #1
 800e072:	68e3      	ldr	r3, [r4, #12]
 800e074:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e076:	1a9b      	subs	r3, r3, r2
 800e078:	4543      	cmp	r3, r8
 800e07a:	dcf0      	bgt.n	800e05e <_printf_float+0x42e>
 800e07c:	e6fc      	b.n	800de78 <_printf_float+0x248>
 800e07e:	f04f 0800 	mov.w	r8, #0
 800e082:	f104 0919 	add.w	r9, r4, #25
 800e086:	e7f4      	b.n	800e072 <_printf_float+0x442>
 800e088:	2900      	cmp	r1, #0
 800e08a:	f43f ae8b 	beq.w	800dda4 <_printf_float+0x174>
 800e08e:	2300      	movs	r3, #0
 800e090:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e094:	ab09      	add	r3, sp, #36	; 0x24
 800e096:	9300      	str	r3, [sp, #0]
 800e098:	ec49 8b10 	vmov	d0, r8, r9
 800e09c:	6022      	str	r2, [r4, #0]
 800e09e:	f8cd a004 	str.w	sl, [sp, #4]
 800e0a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e0a6:	4628      	mov	r0, r5
 800e0a8:	f7ff fd2e 	bl	800db08 <__cvt>
 800e0ac:	4680      	mov	r8, r0
 800e0ae:	e648      	b.n	800dd42 <_printf_float+0x112>

0800e0b0 <_printf_common>:
 800e0b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0b4:	4691      	mov	r9, r2
 800e0b6:	461f      	mov	r7, r3
 800e0b8:	688a      	ldr	r2, [r1, #8]
 800e0ba:	690b      	ldr	r3, [r1, #16]
 800e0bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e0c0:	4293      	cmp	r3, r2
 800e0c2:	bfb8      	it	lt
 800e0c4:	4613      	movlt	r3, r2
 800e0c6:	f8c9 3000 	str.w	r3, [r9]
 800e0ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e0ce:	4606      	mov	r6, r0
 800e0d0:	460c      	mov	r4, r1
 800e0d2:	b112      	cbz	r2, 800e0da <_printf_common+0x2a>
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	f8c9 3000 	str.w	r3, [r9]
 800e0da:	6823      	ldr	r3, [r4, #0]
 800e0dc:	0699      	lsls	r1, r3, #26
 800e0de:	bf42      	ittt	mi
 800e0e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e0e4:	3302      	addmi	r3, #2
 800e0e6:	f8c9 3000 	strmi.w	r3, [r9]
 800e0ea:	6825      	ldr	r5, [r4, #0]
 800e0ec:	f015 0506 	ands.w	r5, r5, #6
 800e0f0:	d107      	bne.n	800e102 <_printf_common+0x52>
 800e0f2:	f104 0a19 	add.w	sl, r4, #25
 800e0f6:	68e3      	ldr	r3, [r4, #12]
 800e0f8:	f8d9 2000 	ldr.w	r2, [r9]
 800e0fc:	1a9b      	subs	r3, r3, r2
 800e0fe:	42ab      	cmp	r3, r5
 800e100:	dc28      	bgt.n	800e154 <_printf_common+0xa4>
 800e102:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e106:	6822      	ldr	r2, [r4, #0]
 800e108:	3300      	adds	r3, #0
 800e10a:	bf18      	it	ne
 800e10c:	2301      	movne	r3, #1
 800e10e:	0692      	lsls	r2, r2, #26
 800e110:	d42d      	bmi.n	800e16e <_printf_common+0xbe>
 800e112:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e116:	4639      	mov	r1, r7
 800e118:	4630      	mov	r0, r6
 800e11a:	47c0      	blx	r8
 800e11c:	3001      	adds	r0, #1
 800e11e:	d020      	beq.n	800e162 <_printf_common+0xb2>
 800e120:	6823      	ldr	r3, [r4, #0]
 800e122:	68e5      	ldr	r5, [r4, #12]
 800e124:	f8d9 2000 	ldr.w	r2, [r9]
 800e128:	f003 0306 	and.w	r3, r3, #6
 800e12c:	2b04      	cmp	r3, #4
 800e12e:	bf08      	it	eq
 800e130:	1aad      	subeq	r5, r5, r2
 800e132:	68a3      	ldr	r3, [r4, #8]
 800e134:	6922      	ldr	r2, [r4, #16]
 800e136:	bf0c      	ite	eq
 800e138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e13c:	2500      	movne	r5, #0
 800e13e:	4293      	cmp	r3, r2
 800e140:	bfc4      	itt	gt
 800e142:	1a9b      	subgt	r3, r3, r2
 800e144:	18ed      	addgt	r5, r5, r3
 800e146:	f04f 0900 	mov.w	r9, #0
 800e14a:	341a      	adds	r4, #26
 800e14c:	454d      	cmp	r5, r9
 800e14e:	d11a      	bne.n	800e186 <_printf_common+0xd6>
 800e150:	2000      	movs	r0, #0
 800e152:	e008      	b.n	800e166 <_printf_common+0xb6>
 800e154:	2301      	movs	r3, #1
 800e156:	4652      	mov	r2, sl
 800e158:	4639      	mov	r1, r7
 800e15a:	4630      	mov	r0, r6
 800e15c:	47c0      	blx	r8
 800e15e:	3001      	adds	r0, #1
 800e160:	d103      	bne.n	800e16a <_printf_common+0xba>
 800e162:	f04f 30ff 	mov.w	r0, #4294967295
 800e166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e16a:	3501      	adds	r5, #1
 800e16c:	e7c3      	b.n	800e0f6 <_printf_common+0x46>
 800e16e:	18e1      	adds	r1, r4, r3
 800e170:	1c5a      	adds	r2, r3, #1
 800e172:	2030      	movs	r0, #48	; 0x30
 800e174:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e178:	4422      	add	r2, r4
 800e17a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e17e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e182:	3302      	adds	r3, #2
 800e184:	e7c5      	b.n	800e112 <_printf_common+0x62>
 800e186:	2301      	movs	r3, #1
 800e188:	4622      	mov	r2, r4
 800e18a:	4639      	mov	r1, r7
 800e18c:	4630      	mov	r0, r6
 800e18e:	47c0      	blx	r8
 800e190:	3001      	adds	r0, #1
 800e192:	d0e6      	beq.n	800e162 <_printf_common+0xb2>
 800e194:	f109 0901 	add.w	r9, r9, #1
 800e198:	e7d8      	b.n	800e14c <_printf_common+0x9c>
	...

0800e19c <_printf_i>:
 800e19c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e1a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e1a4:	460c      	mov	r4, r1
 800e1a6:	7e09      	ldrb	r1, [r1, #24]
 800e1a8:	b085      	sub	sp, #20
 800e1aa:	296e      	cmp	r1, #110	; 0x6e
 800e1ac:	4617      	mov	r7, r2
 800e1ae:	4606      	mov	r6, r0
 800e1b0:	4698      	mov	r8, r3
 800e1b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e1b4:	f000 80b3 	beq.w	800e31e <_printf_i+0x182>
 800e1b8:	d822      	bhi.n	800e200 <_printf_i+0x64>
 800e1ba:	2963      	cmp	r1, #99	; 0x63
 800e1bc:	d036      	beq.n	800e22c <_printf_i+0x90>
 800e1be:	d80a      	bhi.n	800e1d6 <_printf_i+0x3a>
 800e1c0:	2900      	cmp	r1, #0
 800e1c2:	f000 80b9 	beq.w	800e338 <_printf_i+0x19c>
 800e1c6:	2958      	cmp	r1, #88	; 0x58
 800e1c8:	f000 8083 	beq.w	800e2d2 <_printf_i+0x136>
 800e1cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e1d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e1d4:	e032      	b.n	800e23c <_printf_i+0xa0>
 800e1d6:	2964      	cmp	r1, #100	; 0x64
 800e1d8:	d001      	beq.n	800e1de <_printf_i+0x42>
 800e1da:	2969      	cmp	r1, #105	; 0x69
 800e1dc:	d1f6      	bne.n	800e1cc <_printf_i+0x30>
 800e1de:	6820      	ldr	r0, [r4, #0]
 800e1e0:	6813      	ldr	r3, [r2, #0]
 800e1e2:	0605      	lsls	r5, r0, #24
 800e1e4:	f103 0104 	add.w	r1, r3, #4
 800e1e8:	d52a      	bpl.n	800e240 <_printf_i+0xa4>
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	6011      	str	r1, [r2, #0]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	da03      	bge.n	800e1fa <_printf_i+0x5e>
 800e1f2:	222d      	movs	r2, #45	; 0x2d
 800e1f4:	425b      	negs	r3, r3
 800e1f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e1fa:	486f      	ldr	r0, [pc, #444]	; (800e3b8 <_printf_i+0x21c>)
 800e1fc:	220a      	movs	r2, #10
 800e1fe:	e039      	b.n	800e274 <_printf_i+0xd8>
 800e200:	2973      	cmp	r1, #115	; 0x73
 800e202:	f000 809d 	beq.w	800e340 <_printf_i+0x1a4>
 800e206:	d808      	bhi.n	800e21a <_printf_i+0x7e>
 800e208:	296f      	cmp	r1, #111	; 0x6f
 800e20a:	d020      	beq.n	800e24e <_printf_i+0xb2>
 800e20c:	2970      	cmp	r1, #112	; 0x70
 800e20e:	d1dd      	bne.n	800e1cc <_printf_i+0x30>
 800e210:	6823      	ldr	r3, [r4, #0]
 800e212:	f043 0320 	orr.w	r3, r3, #32
 800e216:	6023      	str	r3, [r4, #0]
 800e218:	e003      	b.n	800e222 <_printf_i+0x86>
 800e21a:	2975      	cmp	r1, #117	; 0x75
 800e21c:	d017      	beq.n	800e24e <_printf_i+0xb2>
 800e21e:	2978      	cmp	r1, #120	; 0x78
 800e220:	d1d4      	bne.n	800e1cc <_printf_i+0x30>
 800e222:	2378      	movs	r3, #120	; 0x78
 800e224:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e228:	4864      	ldr	r0, [pc, #400]	; (800e3bc <_printf_i+0x220>)
 800e22a:	e055      	b.n	800e2d8 <_printf_i+0x13c>
 800e22c:	6813      	ldr	r3, [r2, #0]
 800e22e:	1d19      	adds	r1, r3, #4
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	6011      	str	r1, [r2, #0]
 800e234:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e238:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e23c:	2301      	movs	r3, #1
 800e23e:	e08c      	b.n	800e35a <_printf_i+0x1be>
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	6011      	str	r1, [r2, #0]
 800e244:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e248:	bf18      	it	ne
 800e24a:	b21b      	sxthne	r3, r3
 800e24c:	e7cf      	b.n	800e1ee <_printf_i+0x52>
 800e24e:	6813      	ldr	r3, [r2, #0]
 800e250:	6825      	ldr	r5, [r4, #0]
 800e252:	1d18      	adds	r0, r3, #4
 800e254:	6010      	str	r0, [r2, #0]
 800e256:	0628      	lsls	r0, r5, #24
 800e258:	d501      	bpl.n	800e25e <_printf_i+0xc2>
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	e002      	b.n	800e264 <_printf_i+0xc8>
 800e25e:	0668      	lsls	r0, r5, #25
 800e260:	d5fb      	bpl.n	800e25a <_printf_i+0xbe>
 800e262:	881b      	ldrh	r3, [r3, #0]
 800e264:	4854      	ldr	r0, [pc, #336]	; (800e3b8 <_printf_i+0x21c>)
 800e266:	296f      	cmp	r1, #111	; 0x6f
 800e268:	bf14      	ite	ne
 800e26a:	220a      	movne	r2, #10
 800e26c:	2208      	moveq	r2, #8
 800e26e:	2100      	movs	r1, #0
 800e270:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e274:	6865      	ldr	r5, [r4, #4]
 800e276:	60a5      	str	r5, [r4, #8]
 800e278:	2d00      	cmp	r5, #0
 800e27a:	f2c0 8095 	blt.w	800e3a8 <_printf_i+0x20c>
 800e27e:	6821      	ldr	r1, [r4, #0]
 800e280:	f021 0104 	bic.w	r1, r1, #4
 800e284:	6021      	str	r1, [r4, #0]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d13d      	bne.n	800e306 <_printf_i+0x16a>
 800e28a:	2d00      	cmp	r5, #0
 800e28c:	f040 808e 	bne.w	800e3ac <_printf_i+0x210>
 800e290:	4665      	mov	r5, ip
 800e292:	2a08      	cmp	r2, #8
 800e294:	d10b      	bne.n	800e2ae <_printf_i+0x112>
 800e296:	6823      	ldr	r3, [r4, #0]
 800e298:	07db      	lsls	r3, r3, #31
 800e29a:	d508      	bpl.n	800e2ae <_printf_i+0x112>
 800e29c:	6923      	ldr	r3, [r4, #16]
 800e29e:	6862      	ldr	r2, [r4, #4]
 800e2a0:	429a      	cmp	r2, r3
 800e2a2:	bfde      	ittt	le
 800e2a4:	2330      	movle	r3, #48	; 0x30
 800e2a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e2aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e2ae:	ebac 0305 	sub.w	r3, ip, r5
 800e2b2:	6123      	str	r3, [r4, #16]
 800e2b4:	f8cd 8000 	str.w	r8, [sp]
 800e2b8:	463b      	mov	r3, r7
 800e2ba:	aa03      	add	r2, sp, #12
 800e2bc:	4621      	mov	r1, r4
 800e2be:	4630      	mov	r0, r6
 800e2c0:	f7ff fef6 	bl	800e0b0 <_printf_common>
 800e2c4:	3001      	adds	r0, #1
 800e2c6:	d14d      	bne.n	800e364 <_printf_i+0x1c8>
 800e2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e2cc:	b005      	add	sp, #20
 800e2ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2d2:	4839      	ldr	r0, [pc, #228]	; (800e3b8 <_printf_i+0x21c>)
 800e2d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e2d8:	6813      	ldr	r3, [r2, #0]
 800e2da:	6821      	ldr	r1, [r4, #0]
 800e2dc:	1d1d      	adds	r5, r3, #4
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	6015      	str	r5, [r2, #0]
 800e2e2:	060a      	lsls	r2, r1, #24
 800e2e4:	d50b      	bpl.n	800e2fe <_printf_i+0x162>
 800e2e6:	07ca      	lsls	r2, r1, #31
 800e2e8:	bf44      	itt	mi
 800e2ea:	f041 0120 	orrmi.w	r1, r1, #32
 800e2ee:	6021      	strmi	r1, [r4, #0]
 800e2f0:	b91b      	cbnz	r3, 800e2fa <_printf_i+0x15e>
 800e2f2:	6822      	ldr	r2, [r4, #0]
 800e2f4:	f022 0220 	bic.w	r2, r2, #32
 800e2f8:	6022      	str	r2, [r4, #0]
 800e2fa:	2210      	movs	r2, #16
 800e2fc:	e7b7      	b.n	800e26e <_printf_i+0xd2>
 800e2fe:	064d      	lsls	r5, r1, #25
 800e300:	bf48      	it	mi
 800e302:	b29b      	uxthmi	r3, r3
 800e304:	e7ef      	b.n	800e2e6 <_printf_i+0x14a>
 800e306:	4665      	mov	r5, ip
 800e308:	fbb3 f1f2 	udiv	r1, r3, r2
 800e30c:	fb02 3311 	mls	r3, r2, r1, r3
 800e310:	5cc3      	ldrb	r3, [r0, r3]
 800e312:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e316:	460b      	mov	r3, r1
 800e318:	2900      	cmp	r1, #0
 800e31a:	d1f5      	bne.n	800e308 <_printf_i+0x16c>
 800e31c:	e7b9      	b.n	800e292 <_printf_i+0xf6>
 800e31e:	6813      	ldr	r3, [r2, #0]
 800e320:	6825      	ldr	r5, [r4, #0]
 800e322:	6961      	ldr	r1, [r4, #20]
 800e324:	1d18      	adds	r0, r3, #4
 800e326:	6010      	str	r0, [r2, #0]
 800e328:	0628      	lsls	r0, r5, #24
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	d501      	bpl.n	800e332 <_printf_i+0x196>
 800e32e:	6019      	str	r1, [r3, #0]
 800e330:	e002      	b.n	800e338 <_printf_i+0x19c>
 800e332:	066a      	lsls	r2, r5, #25
 800e334:	d5fb      	bpl.n	800e32e <_printf_i+0x192>
 800e336:	8019      	strh	r1, [r3, #0]
 800e338:	2300      	movs	r3, #0
 800e33a:	6123      	str	r3, [r4, #16]
 800e33c:	4665      	mov	r5, ip
 800e33e:	e7b9      	b.n	800e2b4 <_printf_i+0x118>
 800e340:	6813      	ldr	r3, [r2, #0]
 800e342:	1d19      	adds	r1, r3, #4
 800e344:	6011      	str	r1, [r2, #0]
 800e346:	681d      	ldr	r5, [r3, #0]
 800e348:	6862      	ldr	r2, [r4, #4]
 800e34a:	2100      	movs	r1, #0
 800e34c:	4628      	mov	r0, r5
 800e34e:	f7f1 ffa7 	bl	80002a0 <memchr>
 800e352:	b108      	cbz	r0, 800e358 <_printf_i+0x1bc>
 800e354:	1b40      	subs	r0, r0, r5
 800e356:	6060      	str	r0, [r4, #4]
 800e358:	6863      	ldr	r3, [r4, #4]
 800e35a:	6123      	str	r3, [r4, #16]
 800e35c:	2300      	movs	r3, #0
 800e35e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e362:	e7a7      	b.n	800e2b4 <_printf_i+0x118>
 800e364:	6923      	ldr	r3, [r4, #16]
 800e366:	462a      	mov	r2, r5
 800e368:	4639      	mov	r1, r7
 800e36a:	4630      	mov	r0, r6
 800e36c:	47c0      	blx	r8
 800e36e:	3001      	adds	r0, #1
 800e370:	d0aa      	beq.n	800e2c8 <_printf_i+0x12c>
 800e372:	6823      	ldr	r3, [r4, #0]
 800e374:	079b      	lsls	r3, r3, #30
 800e376:	d413      	bmi.n	800e3a0 <_printf_i+0x204>
 800e378:	68e0      	ldr	r0, [r4, #12]
 800e37a:	9b03      	ldr	r3, [sp, #12]
 800e37c:	4298      	cmp	r0, r3
 800e37e:	bfb8      	it	lt
 800e380:	4618      	movlt	r0, r3
 800e382:	e7a3      	b.n	800e2cc <_printf_i+0x130>
 800e384:	2301      	movs	r3, #1
 800e386:	464a      	mov	r2, r9
 800e388:	4639      	mov	r1, r7
 800e38a:	4630      	mov	r0, r6
 800e38c:	47c0      	blx	r8
 800e38e:	3001      	adds	r0, #1
 800e390:	d09a      	beq.n	800e2c8 <_printf_i+0x12c>
 800e392:	3501      	adds	r5, #1
 800e394:	68e3      	ldr	r3, [r4, #12]
 800e396:	9a03      	ldr	r2, [sp, #12]
 800e398:	1a9b      	subs	r3, r3, r2
 800e39a:	42ab      	cmp	r3, r5
 800e39c:	dcf2      	bgt.n	800e384 <_printf_i+0x1e8>
 800e39e:	e7eb      	b.n	800e378 <_printf_i+0x1dc>
 800e3a0:	2500      	movs	r5, #0
 800e3a2:	f104 0919 	add.w	r9, r4, #25
 800e3a6:	e7f5      	b.n	800e394 <_printf_i+0x1f8>
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d1ac      	bne.n	800e306 <_printf_i+0x16a>
 800e3ac:	7803      	ldrb	r3, [r0, #0]
 800e3ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e3b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e3b6:	e76c      	b.n	800e292 <_printf_i+0xf6>
 800e3b8:	08010bce 	.word	0x08010bce
 800e3bc:	08010bdf 	.word	0x08010bdf

0800e3c0 <_sbrk_r>:
 800e3c0:	b538      	push	{r3, r4, r5, lr}
 800e3c2:	4c06      	ldr	r4, [pc, #24]	; (800e3dc <_sbrk_r+0x1c>)
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	4605      	mov	r5, r0
 800e3c8:	4608      	mov	r0, r1
 800e3ca:	6023      	str	r3, [r4, #0]
 800e3cc:	f7f4 fa12 	bl	80027f4 <_sbrk>
 800e3d0:	1c43      	adds	r3, r0, #1
 800e3d2:	d102      	bne.n	800e3da <_sbrk_r+0x1a>
 800e3d4:	6823      	ldr	r3, [r4, #0]
 800e3d6:	b103      	cbz	r3, 800e3da <_sbrk_r+0x1a>
 800e3d8:	602b      	str	r3, [r5, #0]
 800e3da:	bd38      	pop	{r3, r4, r5, pc}
 800e3dc:	20001744 	.word	0x20001744

0800e3e0 <siprintf>:
 800e3e0:	b40e      	push	{r1, r2, r3}
 800e3e2:	b500      	push	{lr}
 800e3e4:	b09c      	sub	sp, #112	; 0x70
 800e3e6:	ab1d      	add	r3, sp, #116	; 0x74
 800e3e8:	9002      	str	r0, [sp, #8]
 800e3ea:	9006      	str	r0, [sp, #24]
 800e3ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e3f0:	4809      	ldr	r0, [pc, #36]	; (800e418 <siprintf+0x38>)
 800e3f2:	9107      	str	r1, [sp, #28]
 800e3f4:	9104      	str	r1, [sp, #16]
 800e3f6:	4909      	ldr	r1, [pc, #36]	; (800e41c <siprintf+0x3c>)
 800e3f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3fc:	9105      	str	r1, [sp, #20]
 800e3fe:	6800      	ldr	r0, [r0, #0]
 800e400:	9301      	str	r3, [sp, #4]
 800e402:	a902      	add	r1, sp, #8
 800e404:	f001 f9a4 	bl	800f750 <_svfiprintf_r>
 800e408:	9b02      	ldr	r3, [sp, #8]
 800e40a:	2200      	movs	r2, #0
 800e40c:	701a      	strb	r2, [r3, #0]
 800e40e:	b01c      	add	sp, #112	; 0x70
 800e410:	f85d eb04 	ldr.w	lr, [sp], #4
 800e414:	b003      	add	sp, #12
 800e416:	4770      	bx	lr
 800e418:	20000048 	.word	0x20000048
 800e41c:	ffff0208 	.word	0xffff0208

0800e420 <quorem>:
 800e420:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e424:	6903      	ldr	r3, [r0, #16]
 800e426:	690c      	ldr	r4, [r1, #16]
 800e428:	42a3      	cmp	r3, r4
 800e42a:	4680      	mov	r8, r0
 800e42c:	f2c0 8082 	blt.w	800e534 <quorem+0x114>
 800e430:	3c01      	subs	r4, #1
 800e432:	f101 0714 	add.w	r7, r1, #20
 800e436:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e43a:	f100 0614 	add.w	r6, r0, #20
 800e43e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e442:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e446:	eb06 030c 	add.w	r3, r6, ip
 800e44a:	3501      	adds	r5, #1
 800e44c:	eb07 090c 	add.w	r9, r7, ip
 800e450:	9301      	str	r3, [sp, #4]
 800e452:	fbb0 f5f5 	udiv	r5, r0, r5
 800e456:	b395      	cbz	r5, 800e4be <quorem+0x9e>
 800e458:	f04f 0a00 	mov.w	sl, #0
 800e45c:	4638      	mov	r0, r7
 800e45e:	46b6      	mov	lr, r6
 800e460:	46d3      	mov	fp, sl
 800e462:	f850 2b04 	ldr.w	r2, [r0], #4
 800e466:	b293      	uxth	r3, r2
 800e468:	fb05 a303 	mla	r3, r5, r3, sl
 800e46c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e470:	b29b      	uxth	r3, r3
 800e472:	ebab 0303 	sub.w	r3, fp, r3
 800e476:	0c12      	lsrs	r2, r2, #16
 800e478:	f8de b000 	ldr.w	fp, [lr]
 800e47c:	fb05 a202 	mla	r2, r5, r2, sl
 800e480:	fa13 f38b 	uxtah	r3, r3, fp
 800e484:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e488:	fa1f fb82 	uxth.w	fp, r2
 800e48c:	f8de 2000 	ldr.w	r2, [lr]
 800e490:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e494:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e498:	b29b      	uxth	r3, r3
 800e49a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e49e:	4581      	cmp	r9, r0
 800e4a0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e4a4:	f84e 3b04 	str.w	r3, [lr], #4
 800e4a8:	d2db      	bcs.n	800e462 <quorem+0x42>
 800e4aa:	f856 300c 	ldr.w	r3, [r6, ip]
 800e4ae:	b933      	cbnz	r3, 800e4be <quorem+0x9e>
 800e4b0:	9b01      	ldr	r3, [sp, #4]
 800e4b2:	3b04      	subs	r3, #4
 800e4b4:	429e      	cmp	r6, r3
 800e4b6:	461a      	mov	r2, r3
 800e4b8:	d330      	bcc.n	800e51c <quorem+0xfc>
 800e4ba:	f8c8 4010 	str.w	r4, [r8, #16]
 800e4be:	4640      	mov	r0, r8
 800e4c0:	f001 f818 	bl	800f4f4 <__mcmp>
 800e4c4:	2800      	cmp	r0, #0
 800e4c6:	db25      	blt.n	800e514 <quorem+0xf4>
 800e4c8:	3501      	adds	r5, #1
 800e4ca:	4630      	mov	r0, r6
 800e4cc:	f04f 0c00 	mov.w	ip, #0
 800e4d0:	f857 2b04 	ldr.w	r2, [r7], #4
 800e4d4:	f8d0 e000 	ldr.w	lr, [r0]
 800e4d8:	b293      	uxth	r3, r2
 800e4da:	ebac 0303 	sub.w	r3, ip, r3
 800e4de:	0c12      	lsrs	r2, r2, #16
 800e4e0:	fa13 f38e 	uxtah	r3, r3, lr
 800e4e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e4e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e4ec:	b29b      	uxth	r3, r3
 800e4ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4f2:	45b9      	cmp	r9, r7
 800e4f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e4f8:	f840 3b04 	str.w	r3, [r0], #4
 800e4fc:	d2e8      	bcs.n	800e4d0 <quorem+0xb0>
 800e4fe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800e502:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800e506:	b92a      	cbnz	r2, 800e514 <quorem+0xf4>
 800e508:	3b04      	subs	r3, #4
 800e50a:	429e      	cmp	r6, r3
 800e50c:	461a      	mov	r2, r3
 800e50e:	d30b      	bcc.n	800e528 <quorem+0x108>
 800e510:	f8c8 4010 	str.w	r4, [r8, #16]
 800e514:	4628      	mov	r0, r5
 800e516:	b003      	add	sp, #12
 800e518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e51c:	6812      	ldr	r2, [r2, #0]
 800e51e:	3b04      	subs	r3, #4
 800e520:	2a00      	cmp	r2, #0
 800e522:	d1ca      	bne.n	800e4ba <quorem+0x9a>
 800e524:	3c01      	subs	r4, #1
 800e526:	e7c5      	b.n	800e4b4 <quorem+0x94>
 800e528:	6812      	ldr	r2, [r2, #0]
 800e52a:	3b04      	subs	r3, #4
 800e52c:	2a00      	cmp	r2, #0
 800e52e:	d1ef      	bne.n	800e510 <quorem+0xf0>
 800e530:	3c01      	subs	r4, #1
 800e532:	e7ea      	b.n	800e50a <quorem+0xea>
 800e534:	2000      	movs	r0, #0
 800e536:	e7ee      	b.n	800e516 <quorem+0xf6>

0800e538 <_dtoa_r>:
 800e538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e53c:	ec57 6b10 	vmov	r6, r7, d0
 800e540:	b097      	sub	sp, #92	; 0x5c
 800e542:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e544:	9106      	str	r1, [sp, #24]
 800e546:	4604      	mov	r4, r0
 800e548:	920b      	str	r2, [sp, #44]	; 0x2c
 800e54a:	9312      	str	r3, [sp, #72]	; 0x48
 800e54c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e550:	e9cd 6700 	strd	r6, r7, [sp]
 800e554:	b93d      	cbnz	r5, 800e566 <_dtoa_r+0x2e>
 800e556:	2010      	movs	r0, #16
 800e558:	f7ff fa0a 	bl	800d970 <malloc>
 800e55c:	6260      	str	r0, [r4, #36]	; 0x24
 800e55e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e562:	6005      	str	r5, [r0, #0]
 800e564:	60c5      	str	r5, [r0, #12]
 800e566:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e568:	6819      	ldr	r1, [r3, #0]
 800e56a:	b151      	cbz	r1, 800e582 <_dtoa_r+0x4a>
 800e56c:	685a      	ldr	r2, [r3, #4]
 800e56e:	604a      	str	r2, [r1, #4]
 800e570:	2301      	movs	r3, #1
 800e572:	4093      	lsls	r3, r2
 800e574:	608b      	str	r3, [r1, #8]
 800e576:	4620      	mov	r0, r4
 800e578:	f000 fdda 	bl	800f130 <_Bfree>
 800e57c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e57e:	2200      	movs	r2, #0
 800e580:	601a      	str	r2, [r3, #0]
 800e582:	1e3b      	subs	r3, r7, #0
 800e584:	bfbb      	ittet	lt
 800e586:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e58a:	9301      	strlt	r3, [sp, #4]
 800e58c:	2300      	movge	r3, #0
 800e58e:	2201      	movlt	r2, #1
 800e590:	bfac      	ite	ge
 800e592:	f8c8 3000 	strge.w	r3, [r8]
 800e596:	f8c8 2000 	strlt.w	r2, [r8]
 800e59a:	4baf      	ldr	r3, [pc, #700]	; (800e858 <_dtoa_r+0x320>)
 800e59c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e5a0:	ea33 0308 	bics.w	r3, r3, r8
 800e5a4:	d114      	bne.n	800e5d0 <_dtoa_r+0x98>
 800e5a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5a8:	f242 730f 	movw	r3, #9999	; 0x270f
 800e5ac:	6013      	str	r3, [r2, #0]
 800e5ae:	9b00      	ldr	r3, [sp, #0]
 800e5b0:	b923      	cbnz	r3, 800e5bc <_dtoa_r+0x84>
 800e5b2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800e5b6:	2800      	cmp	r0, #0
 800e5b8:	f000 8542 	beq.w	800f040 <_dtoa_r+0xb08>
 800e5bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e5be:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e86c <_dtoa_r+0x334>
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	f000 8544 	beq.w	800f050 <_dtoa_r+0xb18>
 800e5c8:	f10b 0303 	add.w	r3, fp, #3
 800e5cc:	f000 bd3e 	b.w	800f04c <_dtoa_r+0xb14>
 800e5d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	2300      	movs	r3, #0
 800e5d8:	4630      	mov	r0, r6
 800e5da:	4639      	mov	r1, r7
 800e5dc:	f7f2 fad4 	bl	8000b88 <__aeabi_dcmpeq>
 800e5e0:	4681      	mov	r9, r0
 800e5e2:	b168      	cbz	r0, 800e600 <_dtoa_r+0xc8>
 800e5e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e5e6:	2301      	movs	r3, #1
 800e5e8:	6013      	str	r3, [r2, #0]
 800e5ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	f000 8524 	beq.w	800f03a <_dtoa_r+0xb02>
 800e5f2:	4b9a      	ldr	r3, [pc, #616]	; (800e85c <_dtoa_r+0x324>)
 800e5f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e5f6:	f103 3bff 	add.w	fp, r3, #4294967295
 800e5fa:	6013      	str	r3, [r2, #0]
 800e5fc:	f000 bd28 	b.w	800f050 <_dtoa_r+0xb18>
 800e600:	aa14      	add	r2, sp, #80	; 0x50
 800e602:	a915      	add	r1, sp, #84	; 0x54
 800e604:	ec47 6b10 	vmov	d0, r6, r7
 800e608:	4620      	mov	r0, r4
 800e60a:	f000 ffea 	bl	800f5e2 <__d2b>
 800e60e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e612:	9004      	str	r0, [sp, #16]
 800e614:	2d00      	cmp	r5, #0
 800e616:	d07c      	beq.n	800e712 <_dtoa_r+0x1da>
 800e618:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e61c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800e620:	46b2      	mov	sl, r6
 800e622:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800e626:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e62a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800e62e:	2200      	movs	r2, #0
 800e630:	4b8b      	ldr	r3, [pc, #556]	; (800e860 <_dtoa_r+0x328>)
 800e632:	4650      	mov	r0, sl
 800e634:	4659      	mov	r1, fp
 800e636:	f7f1 fe87 	bl	8000348 <__aeabi_dsub>
 800e63a:	a381      	add	r3, pc, #516	; (adr r3, 800e840 <_dtoa_r+0x308>)
 800e63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e640:	f7f2 f83a 	bl	80006b8 <__aeabi_dmul>
 800e644:	a380      	add	r3, pc, #512	; (adr r3, 800e848 <_dtoa_r+0x310>)
 800e646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e64a:	f7f1 fe7f 	bl	800034c <__adddf3>
 800e64e:	4606      	mov	r6, r0
 800e650:	4628      	mov	r0, r5
 800e652:	460f      	mov	r7, r1
 800e654:	f7f1 ffc6 	bl	80005e4 <__aeabi_i2d>
 800e658:	a37d      	add	r3, pc, #500	; (adr r3, 800e850 <_dtoa_r+0x318>)
 800e65a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e65e:	f7f2 f82b 	bl	80006b8 <__aeabi_dmul>
 800e662:	4602      	mov	r2, r0
 800e664:	460b      	mov	r3, r1
 800e666:	4630      	mov	r0, r6
 800e668:	4639      	mov	r1, r7
 800e66a:	f7f1 fe6f 	bl	800034c <__adddf3>
 800e66e:	4606      	mov	r6, r0
 800e670:	460f      	mov	r7, r1
 800e672:	f7f2 fad1 	bl	8000c18 <__aeabi_d2iz>
 800e676:	2200      	movs	r2, #0
 800e678:	4682      	mov	sl, r0
 800e67a:	2300      	movs	r3, #0
 800e67c:	4630      	mov	r0, r6
 800e67e:	4639      	mov	r1, r7
 800e680:	f7f2 fa8c 	bl	8000b9c <__aeabi_dcmplt>
 800e684:	b148      	cbz	r0, 800e69a <_dtoa_r+0x162>
 800e686:	4650      	mov	r0, sl
 800e688:	f7f1 ffac 	bl	80005e4 <__aeabi_i2d>
 800e68c:	4632      	mov	r2, r6
 800e68e:	463b      	mov	r3, r7
 800e690:	f7f2 fa7a 	bl	8000b88 <__aeabi_dcmpeq>
 800e694:	b908      	cbnz	r0, 800e69a <_dtoa_r+0x162>
 800e696:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e69a:	f1ba 0f16 	cmp.w	sl, #22
 800e69e:	d859      	bhi.n	800e754 <_dtoa_r+0x21c>
 800e6a0:	4970      	ldr	r1, [pc, #448]	; (800e864 <_dtoa_r+0x32c>)
 800e6a2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e6a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6ae:	f7f2 fa93 	bl	8000bd8 <__aeabi_dcmpgt>
 800e6b2:	2800      	cmp	r0, #0
 800e6b4:	d050      	beq.n	800e758 <_dtoa_r+0x220>
 800e6b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800e6be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e6c0:	1b5d      	subs	r5, r3, r5
 800e6c2:	f1b5 0801 	subs.w	r8, r5, #1
 800e6c6:	bf49      	itett	mi
 800e6c8:	f1c5 0301 	rsbmi	r3, r5, #1
 800e6cc:	2300      	movpl	r3, #0
 800e6ce:	9305      	strmi	r3, [sp, #20]
 800e6d0:	f04f 0800 	movmi.w	r8, #0
 800e6d4:	bf58      	it	pl
 800e6d6:	9305      	strpl	r3, [sp, #20]
 800e6d8:	f1ba 0f00 	cmp.w	sl, #0
 800e6dc:	db3e      	blt.n	800e75c <_dtoa_r+0x224>
 800e6de:	2300      	movs	r3, #0
 800e6e0:	44d0      	add	r8, sl
 800e6e2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e6e6:	9307      	str	r3, [sp, #28]
 800e6e8:	9b06      	ldr	r3, [sp, #24]
 800e6ea:	2b09      	cmp	r3, #9
 800e6ec:	f200 8090 	bhi.w	800e810 <_dtoa_r+0x2d8>
 800e6f0:	2b05      	cmp	r3, #5
 800e6f2:	bfc4      	itt	gt
 800e6f4:	3b04      	subgt	r3, #4
 800e6f6:	9306      	strgt	r3, [sp, #24]
 800e6f8:	9b06      	ldr	r3, [sp, #24]
 800e6fa:	f1a3 0302 	sub.w	r3, r3, #2
 800e6fe:	bfcc      	ite	gt
 800e700:	2500      	movgt	r5, #0
 800e702:	2501      	movle	r5, #1
 800e704:	2b03      	cmp	r3, #3
 800e706:	f200 808f 	bhi.w	800e828 <_dtoa_r+0x2f0>
 800e70a:	e8df f003 	tbb	[pc, r3]
 800e70e:	7f7d      	.short	0x7f7d
 800e710:	7131      	.short	0x7131
 800e712:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e716:	441d      	add	r5, r3
 800e718:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e71c:	2820      	cmp	r0, #32
 800e71e:	dd13      	ble.n	800e748 <_dtoa_r+0x210>
 800e720:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e724:	9b00      	ldr	r3, [sp, #0]
 800e726:	fa08 f800 	lsl.w	r8, r8, r0
 800e72a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e72e:	fa23 f000 	lsr.w	r0, r3, r0
 800e732:	ea48 0000 	orr.w	r0, r8, r0
 800e736:	f7f1 ff45 	bl	80005c4 <__aeabi_ui2d>
 800e73a:	2301      	movs	r3, #1
 800e73c:	4682      	mov	sl, r0
 800e73e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e742:	3d01      	subs	r5, #1
 800e744:	9313      	str	r3, [sp, #76]	; 0x4c
 800e746:	e772      	b.n	800e62e <_dtoa_r+0xf6>
 800e748:	9b00      	ldr	r3, [sp, #0]
 800e74a:	f1c0 0020 	rsb	r0, r0, #32
 800e74e:	fa03 f000 	lsl.w	r0, r3, r0
 800e752:	e7f0      	b.n	800e736 <_dtoa_r+0x1fe>
 800e754:	2301      	movs	r3, #1
 800e756:	e7b1      	b.n	800e6bc <_dtoa_r+0x184>
 800e758:	900f      	str	r0, [sp, #60]	; 0x3c
 800e75a:	e7b0      	b.n	800e6be <_dtoa_r+0x186>
 800e75c:	9b05      	ldr	r3, [sp, #20]
 800e75e:	eba3 030a 	sub.w	r3, r3, sl
 800e762:	9305      	str	r3, [sp, #20]
 800e764:	f1ca 0300 	rsb	r3, sl, #0
 800e768:	9307      	str	r3, [sp, #28]
 800e76a:	2300      	movs	r3, #0
 800e76c:	930e      	str	r3, [sp, #56]	; 0x38
 800e76e:	e7bb      	b.n	800e6e8 <_dtoa_r+0x1b0>
 800e770:	2301      	movs	r3, #1
 800e772:	930a      	str	r3, [sp, #40]	; 0x28
 800e774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e776:	2b00      	cmp	r3, #0
 800e778:	dd59      	ble.n	800e82e <_dtoa_r+0x2f6>
 800e77a:	9302      	str	r3, [sp, #8]
 800e77c:	4699      	mov	r9, r3
 800e77e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e780:	2200      	movs	r2, #0
 800e782:	6072      	str	r2, [r6, #4]
 800e784:	2204      	movs	r2, #4
 800e786:	f102 0014 	add.w	r0, r2, #20
 800e78a:	4298      	cmp	r0, r3
 800e78c:	6871      	ldr	r1, [r6, #4]
 800e78e:	d953      	bls.n	800e838 <_dtoa_r+0x300>
 800e790:	4620      	mov	r0, r4
 800e792:	f000 fc99 	bl	800f0c8 <_Balloc>
 800e796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e798:	6030      	str	r0, [r6, #0]
 800e79a:	f1b9 0f0e 	cmp.w	r9, #14
 800e79e:	f8d3 b000 	ldr.w	fp, [r3]
 800e7a2:	f200 80e6 	bhi.w	800e972 <_dtoa_r+0x43a>
 800e7a6:	2d00      	cmp	r5, #0
 800e7a8:	f000 80e3 	beq.w	800e972 <_dtoa_r+0x43a>
 800e7ac:	ed9d 7b00 	vldr	d7, [sp]
 800e7b0:	f1ba 0f00 	cmp.w	sl, #0
 800e7b4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e7b8:	dd74      	ble.n	800e8a4 <_dtoa_r+0x36c>
 800e7ba:	4a2a      	ldr	r2, [pc, #168]	; (800e864 <_dtoa_r+0x32c>)
 800e7bc:	f00a 030f 	and.w	r3, sl, #15
 800e7c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e7c4:	ed93 7b00 	vldr	d7, [r3]
 800e7c8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e7cc:	06f0      	lsls	r0, r6, #27
 800e7ce:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e7d2:	d565      	bpl.n	800e8a0 <_dtoa_r+0x368>
 800e7d4:	4b24      	ldr	r3, [pc, #144]	; (800e868 <_dtoa_r+0x330>)
 800e7d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e7da:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e7de:	f7f2 f895 	bl	800090c <__aeabi_ddiv>
 800e7e2:	e9cd 0100 	strd	r0, r1, [sp]
 800e7e6:	f006 060f 	and.w	r6, r6, #15
 800e7ea:	2503      	movs	r5, #3
 800e7ec:	4f1e      	ldr	r7, [pc, #120]	; (800e868 <_dtoa_r+0x330>)
 800e7ee:	e04c      	b.n	800e88a <_dtoa_r+0x352>
 800e7f0:	2301      	movs	r3, #1
 800e7f2:	930a      	str	r3, [sp, #40]	; 0x28
 800e7f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7f6:	4453      	add	r3, sl
 800e7f8:	f103 0901 	add.w	r9, r3, #1
 800e7fc:	9302      	str	r3, [sp, #8]
 800e7fe:	464b      	mov	r3, r9
 800e800:	2b01      	cmp	r3, #1
 800e802:	bfb8      	it	lt
 800e804:	2301      	movlt	r3, #1
 800e806:	e7ba      	b.n	800e77e <_dtoa_r+0x246>
 800e808:	2300      	movs	r3, #0
 800e80a:	e7b2      	b.n	800e772 <_dtoa_r+0x23a>
 800e80c:	2300      	movs	r3, #0
 800e80e:	e7f0      	b.n	800e7f2 <_dtoa_r+0x2ba>
 800e810:	2501      	movs	r5, #1
 800e812:	2300      	movs	r3, #0
 800e814:	9306      	str	r3, [sp, #24]
 800e816:	950a      	str	r5, [sp, #40]	; 0x28
 800e818:	f04f 33ff 	mov.w	r3, #4294967295
 800e81c:	9302      	str	r3, [sp, #8]
 800e81e:	4699      	mov	r9, r3
 800e820:	2200      	movs	r2, #0
 800e822:	2312      	movs	r3, #18
 800e824:	920b      	str	r2, [sp, #44]	; 0x2c
 800e826:	e7aa      	b.n	800e77e <_dtoa_r+0x246>
 800e828:	2301      	movs	r3, #1
 800e82a:	930a      	str	r3, [sp, #40]	; 0x28
 800e82c:	e7f4      	b.n	800e818 <_dtoa_r+0x2e0>
 800e82e:	2301      	movs	r3, #1
 800e830:	9302      	str	r3, [sp, #8]
 800e832:	4699      	mov	r9, r3
 800e834:	461a      	mov	r2, r3
 800e836:	e7f5      	b.n	800e824 <_dtoa_r+0x2ec>
 800e838:	3101      	adds	r1, #1
 800e83a:	6071      	str	r1, [r6, #4]
 800e83c:	0052      	lsls	r2, r2, #1
 800e83e:	e7a2      	b.n	800e786 <_dtoa_r+0x24e>
 800e840:	636f4361 	.word	0x636f4361
 800e844:	3fd287a7 	.word	0x3fd287a7
 800e848:	8b60c8b3 	.word	0x8b60c8b3
 800e84c:	3fc68a28 	.word	0x3fc68a28
 800e850:	509f79fb 	.word	0x509f79fb
 800e854:	3fd34413 	.word	0x3fd34413
 800e858:	7ff00000 	.word	0x7ff00000
 800e85c:	08010bcd 	.word	0x08010bcd
 800e860:	3ff80000 	.word	0x3ff80000
 800e864:	08010c28 	.word	0x08010c28
 800e868:	08010c00 	.word	0x08010c00
 800e86c:	08010bf9 	.word	0x08010bf9
 800e870:	07f1      	lsls	r1, r6, #31
 800e872:	d508      	bpl.n	800e886 <_dtoa_r+0x34e>
 800e874:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e878:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e87c:	f7f1 ff1c 	bl	80006b8 <__aeabi_dmul>
 800e880:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e884:	3501      	adds	r5, #1
 800e886:	1076      	asrs	r6, r6, #1
 800e888:	3708      	adds	r7, #8
 800e88a:	2e00      	cmp	r6, #0
 800e88c:	d1f0      	bne.n	800e870 <_dtoa_r+0x338>
 800e88e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e892:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e896:	f7f2 f839 	bl	800090c <__aeabi_ddiv>
 800e89a:	e9cd 0100 	strd	r0, r1, [sp]
 800e89e:	e01a      	b.n	800e8d6 <_dtoa_r+0x39e>
 800e8a0:	2502      	movs	r5, #2
 800e8a2:	e7a3      	b.n	800e7ec <_dtoa_r+0x2b4>
 800e8a4:	f000 80a0 	beq.w	800e9e8 <_dtoa_r+0x4b0>
 800e8a8:	f1ca 0600 	rsb	r6, sl, #0
 800e8ac:	4b9f      	ldr	r3, [pc, #636]	; (800eb2c <_dtoa_r+0x5f4>)
 800e8ae:	4fa0      	ldr	r7, [pc, #640]	; (800eb30 <_dtoa_r+0x5f8>)
 800e8b0:	f006 020f 	and.w	r2, r6, #15
 800e8b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e8c0:	f7f1 fefa 	bl	80006b8 <__aeabi_dmul>
 800e8c4:	e9cd 0100 	strd	r0, r1, [sp]
 800e8c8:	1136      	asrs	r6, r6, #4
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	2502      	movs	r5, #2
 800e8ce:	2e00      	cmp	r6, #0
 800e8d0:	d17f      	bne.n	800e9d2 <_dtoa_r+0x49a>
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d1e1      	bne.n	800e89a <_dtoa_r+0x362>
 800e8d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	f000 8087 	beq.w	800e9ec <_dtoa_r+0x4b4>
 800e8de:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	4b93      	ldr	r3, [pc, #588]	; (800eb34 <_dtoa_r+0x5fc>)
 800e8e6:	4630      	mov	r0, r6
 800e8e8:	4639      	mov	r1, r7
 800e8ea:	f7f2 f957 	bl	8000b9c <__aeabi_dcmplt>
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	d07c      	beq.n	800e9ec <_dtoa_r+0x4b4>
 800e8f2:	f1b9 0f00 	cmp.w	r9, #0
 800e8f6:	d079      	beq.n	800e9ec <_dtoa_r+0x4b4>
 800e8f8:	9b02      	ldr	r3, [sp, #8]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	dd35      	ble.n	800e96a <_dtoa_r+0x432>
 800e8fe:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e902:	9308      	str	r3, [sp, #32]
 800e904:	4639      	mov	r1, r7
 800e906:	2200      	movs	r2, #0
 800e908:	4b8b      	ldr	r3, [pc, #556]	; (800eb38 <_dtoa_r+0x600>)
 800e90a:	4630      	mov	r0, r6
 800e90c:	f7f1 fed4 	bl	80006b8 <__aeabi_dmul>
 800e910:	e9cd 0100 	strd	r0, r1, [sp]
 800e914:	9f02      	ldr	r7, [sp, #8]
 800e916:	3501      	adds	r5, #1
 800e918:	4628      	mov	r0, r5
 800e91a:	f7f1 fe63 	bl	80005e4 <__aeabi_i2d>
 800e91e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e922:	f7f1 fec9 	bl	80006b8 <__aeabi_dmul>
 800e926:	2200      	movs	r2, #0
 800e928:	4b84      	ldr	r3, [pc, #528]	; (800eb3c <_dtoa_r+0x604>)
 800e92a:	f7f1 fd0f 	bl	800034c <__adddf3>
 800e92e:	4605      	mov	r5, r0
 800e930:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e934:	2f00      	cmp	r7, #0
 800e936:	d15d      	bne.n	800e9f4 <_dtoa_r+0x4bc>
 800e938:	2200      	movs	r2, #0
 800e93a:	4b81      	ldr	r3, [pc, #516]	; (800eb40 <_dtoa_r+0x608>)
 800e93c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e940:	f7f1 fd02 	bl	8000348 <__aeabi_dsub>
 800e944:	462a      	mov	r2, r5
 800e946:	4633      	mov	r3, r6
 800e948:	e9cd 0100 	strd	r0, r1, [sp]
 800e94c:	f7f2 f944 	bl	8000bd8 <__aeabi_dcmpgt>
 800e950:	2800      	cmp	r0, #0
 800e952:	f040 8288 	bne.w	800ee66 <_dtoa_r+0x92e>
 800e956:	462a      	mov	r2, r5
 800e958:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e95c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e960:	f7f2 f91c 	bl	8000b9c <__aeabi_dcmplt>
 800e964:	2800      	cmp	r0, #0
 800e966:	f040 827c 	bne.w	800ee62 <_dtoa_r+0x92a>
 800e96a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e96e:	e9cd 2300 	strd	r2, r3, [sp]
 800e972:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e974:	2b00      	cmp	r3, #0
 800e976:	f2c0 8150 	blt.w	800ec1a <_dtoa_r+0x6e2>
 800e97a:	f1ba 0f0e 	cmp.w	sl, #14
 800e97e:	f300 814c 	bgt.w	800ec1a <_dtoa_r+0x6e2>
 800e982:	4b6a      	ldr	r3, [pc, #424]	; (800eb2c <_dtoa_r+0x5f4>)
 800e984:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e988:	ed93 7b00 	vldr	d7, [r3]
 800e98c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e98e:	2b00      	cmp	r3, #0
 800e990:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e994:	f280 80d8 	bge.w	800eb48 <_dtoa_r+0x610>
 800e998:	f1b9 0f00 	cmp.w	r9, #0
 800e99c:	f300 80d4 	bgt.w	800eb48 <_dtoa_r+0x610>
 800e9a0:	f040 825e 	bne.w	800ee60 <_dtoa_r+0x928>
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	4b66      	ldr	r3, [pc, #408]	; (800eb40 <_dtoa_r+0x608>)
 800e9a8:	ec51 0b17 	vmov	r0, r1, d7
 800e9ac:	f7f1 fe84 	bl	80006b8 <__aeabi_dmul>
 800e9b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e9b4:	f7f2 f906 	bl	8000bc4 <__aeabi_dcmpge>
 800e9b8:	464f      	mov	r7, r9
 800e9ba:	464e      	mov	r6, r9
 800e9bc:	2800      	cmp	r0, #0
 800e9be:	f040 8234 	bne.w	800ee2a <_dtoa_r+0x8f2>
 800e9c2:	2331      	movs	r3, #49	; 0x31
 800e9c4:	f10b 0501 	add.w	r5, fp, #1
 800e9c8:	f88b 3000 	strb.w	r3, [fp]
 800e9cc:	f10a 0a01 	add.w	sl, sl, #1
 800e9d0:	e22f      	b.n	800ee32 <_dtoa_r+0x8fa>
 800e9d2:	07f2      	lsls	r2, r6, #31
 800e9d4:	d505      	bpl.n	800e9e2 <_dtoa_r+0x4aa>
 800e9d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e9da:	f7f1 fe6d 	bl	80006b8 <__aeabi_dmul>
 800e9de:	3501      	adds	r5, #1
 800e9e0:	2301      	movs	r3, #1
 800e9e2:	1076      	asrs	r6, r6, #1
 800e9e4:	3708      	adds	r7, #8
 800e9e6:	e772      	b.n	800e8ce <_dtoa_r+0x396>
 800e9e8:	2502      	movs	r5, #2
 800e9ea:	e774      	b.n	800e8d6 <_dtoa_r+0x39e>
 800e9ec:	f8cd a020 	str.w	sl, [sp, #32]
 800e9f0:	464f      	mov	r7, r9
 800e9f2:	e791      	b.n	800e918 <_dtoa_r+0x3e0>
 800e9f4:	4b4d      	ldr	r3, [pc, #308]	; (800eb2c <_dtoa_r+0x5f4>)
 800e9f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e9fa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e9fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d047      	beq.n	800ea94 <_dtoa_r+0x55c>
 800ea04:	4602      	mov	r2, r0
 800ea06:	460b      	mov	r3, r1
 800ea08:	2000      	movs	r0, #0
 800ea0a:	494e      	ldr	r1, [pc, #312]	; (800eb44 <_dtoa_r+0x60c>)
 800ea0c:	f7f1 ff7e 	bl	800090c <__aeabi_ddiv>
 800ea10:	462a      	mov	r2, r5
 800ea12:	4633      	mov	r3, r6
 800ea14:	f7f1 fc98 	bl	8000348 <__aeabi_dsub>
 800ea18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ea1c:	465d      	mov	r5, fp
 800ea1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea22:	f7f2 f8f9 	bl	8000c18 <__aeabi_d2iz>
 800ea26:	4606      	mov	r6, r0
 800ea28:	f7f1 fddc 	bl	80005e4 <__aeabi_i2d>
 800ea2c:	4602      	mov	r2, r0
 800ea2e:	460b      	mov	r3, r1
 800ea30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea34:	f7f1 fc88 	bl	8000348 <__aeabi_dsub>
 800ea38:	3630      	adds	r6, #48	; 0x30
 800ea3a:	f805 6b01 	strb.w	r6, [r5], #1
 800ea3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ea42:	e9cd 0100 	strd	r0, r1, [sp]
 800ea46:	f7f2 f8a9 	bl	8000b9c <__aeabi_dcmplt>
 800ea4a:	2800      	cmp	r0, #0
 800ea4c:	d163      	bne.n	800eb16 <_dtoa_r+0x5de>
 800ea4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea52:	2000      	movs	r0, #0
 800ea54:	4937      	ldr	r1, [pc, #220]	; (800eb34 <_dtoa_r+0x5fc>)
 800ea56:	f7f1 fc77 	bl	8000348 <__aeabi_dsub>
 800ea5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ea5e:	f7f2 f89d 	bl	8000b9c <__aeabi_dcmplt>
 800ea62:	2800      	cmp	r0, #0
 800ea64:	f040 80b7 	bne.w	800ebd6 <_dtoa_r+0x69e>
 800ea68:	eba5 030b 	sub.w	r3, r5, fp
 800ea6c:	429f      	cmp	r7, r3
 800ea6e:	f77f af7c 	ble.w	800e96a <_dtoa_r+0x432>
 800ea72:	2200      	movs	r2, #0
 800ea74:	4b30      	ldr	r3, [pc, #192]	; (800eb38 <_dtoa_r+0x600>)
 800ea76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ea7a:	f7f1 fe1d 	bl	80006b8 <__aeabi_dmul>
 800ea7e:	2200      	movs	r2, #0
 800ea80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ea84:	4b2c      	ldr	r3, [pc, #176]	; (800eb38 <_dtoa_r+0x600>)
 800ea86:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea8a:	f7f1 fe15 	bl	80006b8 <__aeabi_dmul>
 800ea8e:	e9cd 0100 	strd	r0, r1, [sp]
 800ea92:	e7c4      	b.n	800ea1e <_dtoa_r+0x4e6>
 800ea94:	462a      	mov	r2, r5
 800ea96:	4633      	mov	r3, r6
 800ea98:	f7f1 fe0e 	bl	80006b8 <__aeabi_dmul>
 800ea9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800eaa0:	eb0b 0507 	add.w	r5, fp, r7
 800eaa4:	465e      	mov	r6, fp
 800eaa6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eaaa:	f7f2 f8b5 	bl	8000c18 <__aeabi_d2iz>
 800eaae:	4607      	mov	r7, r0
 800eab0:	f7f1 fd98 	bl	80005e4 <__aeabi_i2d>
 800eab4:	3730      	adds	r7, #48	; 0x30
 800eab6:	4602      	mov	r2, r0
 800eab8:	460b      	mov	r3, r1
 800eaba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eabe:	f7f1 fc43 	bl	8000348 <__aeabi_dsub>
 800eac2:	f806 7b01 	strb.w	r7, [r6], #1
 800eac6:	42ae      	cmp	r6, r5
 800eac8:	e9cd 0100 	strd	r0, r1, [sp]
 800eacc:	f04f 0200 	mov.w	r2, #0
 800ead0:	d126      	bne.n	800eb20 <_dtoa_r+0x5e8>
 800ead2:	4b1c      	ldr	r3, [pc, #112]	; (800eb44 <_dtoa_r+0x60c>)
 800ead4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ead8:	f7f1 fc38 	bl	800034c <__adddf3>
 800eadc:	4602      	mov	r2, r0
 800eade:	460b      	mov	r3, r1
 800eae0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eae4:	f7f2 f878 	bl	8000bd8 <__aeabi_dcmpgt>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	d174      	bne.n	800ebd6 <_dtoa_r+0x69e>
 800eaec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800eaf0:	2000      	movs	r0, #0
 800eaf2:	4914      	ldr	r1, [pc, #80]	; (800eb44 <_dtoa_r+0x60c>)
 800eaf4:	f7f1 fc28 	bl	8000348 <__aeabi_dsub>
 800eaf8:	4602      	mov	r2, r0
 800eafa:	460b      	mov	r3, r1
 800eafc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eb00:	f7f2 f84c 	bl	8000b9c <__aeabi_dcmplt>
 800eb04:	2800      	cmp	r0, #0
 800eb06:	f43f af30 	beq.w	800e96a <_dtoa_r+0x432>
 800eb0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800eb0e:	2b30      	cmp	r3, #48	; 0x30
 800eb10:	f105 32ff 	add.w	r2, r5, #4294967295
 800eb14:	d002      	beq.n	800eb1c <_dtoa_r+0x5e4>
 800eb16:	f8dd a020 	ldr.w	sl, [sp, #32]
 800eb1a:	e04a      	b.n	800ebb2 <_dtoa_r+0x67a>
 800eb1c:	4615      	mov	r5, r2
 800eb1e:	e7f4      	b.n	800eb0a <_dtoa_r+0x5d2>
 800eb20:	4b05      	ldr	r3, [pc, #20]	; (800eb38 <_dtoa_r+0x600>)
 800eb22:	f7f1 fdc9 	bl	80006b8 <__aeabi_dmul>
 800eb26:	e9cd 0100 	strd	r0, r1, [sp]
 800eb2a:	e7bc      	b.n	800eaa6 <_dtoa_r+0x56e>
 800eb2c:	08010c28 	.word	0x08010c28
 800eb30:	08010c00 	.word	0x08010c00
 800eb34:	3ff00000 	.word	0x3ff00000
 800eb38:	40240000 	.word	0x40240000
 800eb3c:	401c0000 	.word	0x401c0000
 800eb40:	40140000 	.word	0x40140000
 800eb44:	3fe00000 	.word	0x3fe00000
 800eb48:	e9dd 6700 	ldrd	r6, r7, [sp]
 800eb4c:	465d      	mov	r5, fp
 800eb4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb52:	4630      	mov	r0, r6
 800eb54:	4639      	mov	r1, r7
 800eb56:	f7f1 fed9 	bl	800090c <__aeabi_ddiv>
 800eb5a:	f7f2 f85d 	bl	8000c18 <__aeabi_d2iz>
 800eb5e:	4680      	mov	r8, r0
 800eb60:	f7f1 fd40 	bl	80005e4 <__aeabi_i2d>
 800eb64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb68:	f7f1 fda6 	bl	80006b8 <__aeabi_dmul>
 800eb6c:	4602      	mov	r2, r0
 800eb6e:	460b      	mov	r3, r1
 800eb70:	4630      	mov	r0, r6
 800eb72:	4639      	mov	r1, r7
 800eb74:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800eb78:	f7f1 fbe6 	bl	8000348 <__aeabi_dsub>
 800eb7c:	f805 6b01 	strb.w	r6, [r5], #1
 800eb80:	eba5 060b 	sub.w	r6, r5, fp
 800eb84:	45b1      	cmp	r9, r6
 800eb86:	4602      	mov	r2, r0
 800eb88:	460b      	mov	r3, r1
 800eb8a:	d139      	bne.n	800ec00 <_dtoa_r+0x6c8>
 800eb8c:	f7f1 fbde 	bl	800034c <__adddf3>
 800eb90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb94:	4606      	mov	r6, r0
 800eb96:	460f      	mov	r7, r1
 800eb98:	f7f2 f81e 	bl	8000bd8 <__aeabi_dcmpgt>
 800eb9c:	b9c8      	cbnz	r0, 800ebd2 <_dtoa_r+0x69a>
 800eb9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eba2:	4630      	mov	r0, r6
 800eba4:	4639      	mov	r1, r7
 800eba6:	f7f1 ffef 	bl	8000b88 <__aeabi_dcmpeq>
 800ebaa:	b110      	cbz	r0, 800ebb2 <_dtoa_r+0x67a>
 800ebac:	f018 0f01 	tst.w	r8, #1
 800ebb0:	d10f      	bne.n	800ebd2 <_dtoa_r+0x69a>
 800ebb2:	9904      	ldr	r1, [sp, #16]
 800ebb4:	4620      	mov	r0, r4
 800ebb6:	f000 fabb 	bl	800f130 <_Bfree>
 800ebba:	2300      	movs	r3, #0
 800ebbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ebbe:	702b      	strb	r3, [r5, #0]
 800ebc0:	f10a 0301 	add.w	r3, sl, #1
 800ebc4:	6013      	str	r3, [r2, #0]
 800ebc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	f000 8241 	beq.w	800f050 <_dtoa_r+0xb18>
 800ebce:	601d      	str	r5, [r3, #0]
 800ebd0:	e23e      	b.n	800f050 <_dtoa_r+0xb18>
 800ebd2:	f8cd a020 	str.w	sl, [sp, #32]
 800ebd6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ebda:	2a39      	cmp	r2, #57	; 0x39
 800ebdc:	f105 33ff 	add.w	r3, r5, #4294967295
 800ebe0:	d108      	bne.n	800ebf4 <_dtoa_r+0x6bc>
 800ebe2:	459b      	cmp	fp, r3
 800ebe4:	d10a      	bne.n	800ebfc <_dtoa_r+0x6c4>
 800ebe6:	9b08      	ldr	r3, [sp, #32]
 800ebe8:	3301      	adds	r3, #1
 800ebea:	9308      	str	r3, [sp, #32]
 800ebec:	2330      	movs	r3, #48	; 0x30
 800ebee:	f88b 3000 	strb.w	r3, [fp]
 800ebf2:	465b      	mov	r3, fp
 800ebf4:	781a      	ldrb	r2, [r3, #0]
 800ebf6:	3201      	adds	r2, #1
 800ebf8:	701a      	strb	r2, [r3, #0]
 800ebfa:	e78c      	b.n	800eb16 <_dtoa_r+0x5de>
 800ebfc:	461d      	mov	r5, r3
 800ebfe:	e7ea      	b.n	800ebd6 <_dtoa_r+0x69e>
 800ec00:	2200      	movs	r2, #0
 800ec02:	4b9b      	ldr	r3, [pc, #620]	; (800ee70 <_dtoa_r+0x938>)
 800ec04:	f7f1 fd58 	bl	80006b8 <__aeabi_dmul>
 800ec08:	2200      	movs	r2, #0
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	4606      	mov	r6, r0
 800ec0e:	460f      	mov	r7, r1
 800ec10:	f7f1 ffba 	bl	8000b88 <__aeabi_dcmpeq>
 800ec14:	2800      	cmp	r0, #0
 800ec16:	d09a      	beq.n	800eb4e <_dtoa_r+0x616>
 800ec18:	e7cb      	b.n	800ebb2 <_dtoa_r+0x67a>
 800ec1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec1c:	2a00      	cmp	r2, #0
 800ec1e:	f000 808b 	beq.w	800ed38 <_dtoa_r+0x800>
 800ec22:	9a06      	ldr	r2, [sp, #24]
 800ec24:	2a01      	cmp	r2, #1
 800ec26:	dc6e      	bgt.n	800ed06 <_dtoa_r+0x7ce>
 800ec28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ec2a:	2a00      	cmp	r2, #0
 800ec2c:	d067      	beq.n	800ecfe <_dtoa_r+0x7c6>
 800ec2e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ec32:	9f07      	ldr	r7, [sp, #28]
 800ec34:	9d05      	ldr	r5, [sp, #20]
 800ec36:	9a05      	ldr	r2, [sp, #20]
 800ec38:	2101      	movs	r1, #1
 800ec3a:	441a      	add	r2, r3
 800ec3c:	4620      	mov	r0, r4
 800ec3e:	9205      	str	r2, [sp, #20]
 800ec40:	4498      	add	r8, r3
 800ec42:	f000 fb15 	bl	800f270 <__i2b>
 800ec46:	4606      	mov	r6, r0
 800ec48:	2d00      	cmp	r5, #0
 800ec4a:	dd0c      	ble.n	800ec66 <_dtoa_r+0x72e>
 800ec4c:	f1b8 0f00 	cmp.w	r8, #0
 800ec50:	dd09      	ble.n	800ec66 <_dtoa_r+0x72e>
 800ec52:	4545      	cmp	r5, r8
 800ec54:	9a05      	ldr	r2, [sp, #20]
 800ec56:	462b      	mov	r3, r5
 800ec58:	bfa8      	it	ge
 800ec5a:	4643      	movge	r3, r8
 800ec5c:	1ad2      	subs	r2, r2, r3
 800ec5e:	9205      	str	r2, [sp, #20]
 800ec60:	1aed      	subs	r5, r5, r3
 800ec62:	eba8 0803 	sub.w	r8, r8, r3
 800ec66:	9b07      	ldr	r3, [sp, #28]
 800ec68:	b1eb      	cbz	r3, 800eca6 <_dtoa_r+0x76e>
 800ec6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d067      	beq.n	800ed40 <_dtoa_r+0x808>
 800ec70:	b18f      	cbz	r7, 800ec96 <_dtoa_r+0x75e>
 800ec72:	4631      	mov	r1, r6
 800ec74:	463a      	mov	r2, r7
 800ec76:	4620      	mov	r0, r4
 800ec78:	f000 fb9a 	bl	800f3b0 <__pow5mult>
 800ec7c:	9a04      	ldr	r2, [sp, #16]
 800ec7e:	4601      	mov	r1, r0
 800ec80:	4606      	mov	r6, r0
 800ec82:	4620      	mov	r0, r4
 800ec84:	f000 fafd 	bl	800f282 <__multiply>
 800ec88:	9904      	ldr	r1, [sp, #16]
 800ec8a:	9008      	str	r0, [sp, #32]
 800ec8c:	4620      	mov	r0, r4
 800ec8e:	f000 fa4f 	bl	800f130 <_Bfree>
 800ec92:	9b08      	ldr	r3, [sp, #32]
 800ec94:	9304      	str	r3, [sp, #16]
 800ec96:	9b07      	ldr	r3, [sp, #28]
 800ec98:	1bda      	subs	r2, r3, r7
 800ec9a:	d004      	beq.n	800eca6 <_dtoa_r+0x76e>
 800ec9c:	9904      	ldr	r1, [sp, #16]
 800ec9e:	4620      	mov	r0, r4
 800eca0:	f000 fb86 	bl	800f3b0 <__pow5mult>
 800eca4:	9004      	str	r0, [sp, #16]
 800eca6:	2101      	movs	r1, #1
 800eca8:	4620      	mov	r0, r4
 800ecaa:	f000 fae1 	bl	800f270 <__i2b>
 800ecae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ecb0:	4607      	mov	r7, r0
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	f000 81d0 	beq.w	800f058 <_dtoa_r+0xb20>
 800ecb8:	461a      	mov	r2, r3
 800ecba:	4601      	mov	r1, r0
 800ecbc:	4620      	mov	r0, r4
 800ecbe:	f000 fb77 	bl	800f3b0 <__pow5mult>
 800ecc2:	9b06      	ldr	r3, [sp, #24]
 800ecc4:	2b01      	cmp	r3, #1
 800ecc6:	4607      	mov	r7, r0
 800ecc8:	dc40      	bgt.n	800ed4c <_dtoa_r+0x814>
 800ecca:	9b00      	ldr	r3, [sp, #0]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d139      	bne.n	800ed44 <_dtoa_r+0x80c>
 800ecd0:	9b01      	ldr	r3, [sp, #4]
 800ecd2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d136      	bne.n	800ed48 <_dtoa_r+0x810>
 800ecda:	9b01      	ldr	r3, [sp, #4]
 800ecdc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ece0:	0d1b      	lsrs	r3, r3, #20
 800ece2:	051b      	lsls	r3, r3, #20
 800ece4:	b12b      	cbz	r3, 800ecf2 <_dtoa_r+0x7ba>
 800ece6:	9b05      	ldr	r3, [sp, #20]
 800ece8:	3301      	adds	r3, #1
 800ecea:	9305      	str	r3, [sp, #20]
 800ecec:	f108 0801 	add.w	r8, r8, #1
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	9307      	str	r3, [sp, #28]
 800ecf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d12a      	bne.n	800ed50 <_dtoa_r+0x818>
 800ecfa:	2001      	movs	r0, #1
 800ecfc:	e030      	b.n	800ed60 <_dtoa_r+0x828>
 800ecfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ed00:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ed04:	e795      	b.n	800ec32 <_dtoa_r+0x6fa>
 800ed06:	9b07      	ldr	r3, [sp, #28]
 800ed08:	f109 37ff 	add.w	r7, r9, #4294967295
 800ed0c:	42bb      	cmp	r3, r7
 800ed0e:	bfbf      	itttt	lt
 800ed10:	9b07      	ldrlt	r3, [sp, #28]
 800ed12:	9707      	strlt	r7, [sp, #28]
 800ed14:	1afa      	sublt	r2, r7, r3
 800ed16:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ed18:	bfbb      	ittet	lt
 800ed1a:	189b      	addlt	r3, r3, r2
 800ed1c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ed1e:	1bdf      	subge	r7, r3, r7
 800ed20:	2700      	movlt	r7, #0
 800ed22:	f1b9 0f00 	cmp.w	r9, #0
 800ed26:	bfb5      	itete	lt
 800ed28:	9b05      	ldrlt	r3, [sp, #20]
 800ed2a:	9d05      	ldrge	r5, [sp, #20]
 800ed2c:	eba3 0509 	sublt.w	r5, r3, r9
 800ed30:	464b      	movge	r3, r9
 800ed32:	bfb8      	it	lt
 800ed34:	2300      	movlt	r3, #0
 800ed36:	e77e      	b.n	800ec36 <_dtoa_r+0x6fe>
 800ed38:	9f07      	ldr	r7, [sp, #28]
 800ed3a:	9d05      	ldr	r5, [sp, #20]
 800ed3c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ed3e:	e783      	b.n	800ec48 <_dtoa_r+0x710>
 800ed40:	9a07      	ldr	r2, [sp, #28]
 800ed42:	e7ab      	b.n	800ec9c <_dtoa_r+0x764>
 800ed44:	2300      	movs	r3, #0
 800ed46:	e7d4      	b.n	800ecf2 <_dtoa_r+0x7ba>
 800ed48:	9b00      	ldr	r3, [sp, #0]
 800ed4a:	e7d2      	b.n	800ecf2 <_dtoa_r+0x7ba>
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	9307      	str	r3, [sp, #28]
 800ed50:	693b      	ldr	r3, [r7, #16]
 800ed52:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800ed56:	6918      	ldr	r0, [r3, #16]
 800ed58:	f000 fa3c 	bl	800f1d4 <__hi0bits>
 800ed5c:	f1c0 0020 	rsb	r0, r0, #32
 800ed60:	4440      	add	r0, r8
 800ed62:	f010 001f 	ands.w	r0, r0, #31
 800ed66:	d047      	beq.n	800edf8 <_dtoa_r+0x8c0>
 800ed68:	f1c0 0320 	rsb	r3, r0, #32
 800ed6c:	2b04      	cmp	r3, #4
 800ed6e:	dd3b      	ble.n	800ede8 <_dtoa_r+0x8b0>
 800ed70:	9b05      	ldr	r3, [sp, #20]
 800ed72:	f1c0 001c 	rsb	r0, r0, #28
 800ed76:	4403      	add	r3, r0
 800ed78:	9305      	str	r3, [sp, #20]
 800ed7a:	4405      	add	r5, r0
 800ed7c:	4480      	add	r8, r0
 800ed7e:	9b05      	ldr	r3, [sp, #20]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	dd05      	ble.n	800ed90 <_dtoa_r+0x858>
 800ed84:	461a      	mov	r2, r3
 800ed86:	9904      	ldr	r1, [sp, #16]
 800ed88:	4620      	mov	r0, r4
 800ed8a:	f000 fb5f 	bl	800f44c <__lshift>
 800ed8e:	9004      	str	r0, [sp, #16]
 800ed90:	f1b8 0f00 	cmp.w	r8, #0
 800ed94:	dd05      	ble.n	800eda2 <_dtoa_r+0x86a>
 800ed96:	4639      	mov	r1, r7
 800ed98:	4642      	mov	r2, r8
 800ed9a:	4620      	mov	r0, r4
 800ed9c:	f000 fb56 	bl	800f44c <__lshift>
 800eda0:	4607      	mov	r7, r0
 800eda2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eda4:	b353      	cbz	r3, 800edfc <_dtoa_r+0x8c4>
 800eda6:	4639      	mov	r1, r7
 800eda8:	9804      	ldr	r0, [sp, #16]
 800edaa:	f000 fba3 	bl	800f4f4 <__mcmp>
 800edae:	2800      	cmp	r0, #0
 800edb0:	da24      	bge.n	800edfc <_dtoa_r+0x8c4>
 800edb2:	2300      	movs	r3, #0
 800edb4:	220a      	movs	r2, #10
 800edb6:	9904      	ldr	r1, [sp, #16]
 800edb8:	4620      	mov	r0, r4
 800edba:	f000 f9d0 	bl	800f15e <__multadd>
 800edbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edc0:	9004      	str	r0, [sp, #16]
 800edc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	f000 814d 	beq.w	800f066 <_dtoa_r+0xb2e>
 800edcc:	2300      	movs	r3, #0
 800edce:	4631      	mov	r1, r6
 800edd0:	220a      	movs	r2, #10
 800edd2:	4620      	mov	r0, r4
 800edd4:	f000 f9c3 	bl	800f15e <__multadd>
 800edd8:	9b02      	ldr	r3, [sp, #8]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	4606      	mov	r6, r0
 800edde:	dc4f      	bgt.n	800ee80 <_dtoa_r+0x948>
 800ede0:	9b06      	ldr	r3, [sp, #24]
 800ede2:	2b02      	cmp	r3, #2
 800ede4:	dd4c      	ble.n	800ee80 <_dtoa_r+0x948>
 800ede6:	e011      	b.n	800ee0c <_dtoa_r+0x8d4>
 800ede8:	d0c9      	beq.n	800ed7e <_dtoa_r+0x846>
 800edea:	9a05      	ldr	r2, [sp, #20]
 800edec:	331c      	adds	r3, #28
 800edee:	441a      	add	r2, r3
 800edf0:	9205      	str	r2, [sp, #20]
 800edf2:	441d      	add	r5, r3
 800edf4:	4498      	add	r8, r3
 800edf6:	e7c2      	b.n	800ed7e <_dtoa_r+0x846>
 800edf8:	4603      	mov	r3, r0
 800edfa:	e7f6      	b.n	800edea <_dtoa_r+0x8b2>
 800edfc:	f1b9 0f00 	cmp.w	r9, #0
 800ee00:	dc38      	bgt.n	800ee74 <_dtoa_r+0x93c>
 800ee02:	9b06      	ldr	r3, [sp, #24]
 800ee04:	2b02      	cmp	r3, #2
 800ee06:	dd35      	ble.n	800ee74 <_dtoa_r+0x93c>
 800ee08:	f8cd 9008 	str.w	r9, [sp, #8]
 800ee0c:	9b02      	ldr	r3, [sp, #8]
 800ee0e:	b963      	cbnz	r3, 800ee2a <_dtoa_r+0x8f2>
 800ee10:	4639      	mov	r1, r7
 800ee12:	2205      	movs	r2, #5
 800ee14:	4620      	mov	r0, r4
 800ee16:	f000 f9a2 	bl	800f15e <__multadd>
 800ee1a:	4601      	mov	r1, r0
 800ee1c:	4607      	mov	r7, r0
 800ee1e:	9804      	ldr	r0, [sp, #16]
 800ee20:	f000 fb68 	bl	800f4f4 <__mcmp>
 800ee24:	2800      	cmp	r0, #0
 800ee26:	f73f adcc 	bgt.w	800e9c2 <_dtoa_r+0x48a>
 800ee2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee2c:	465d      	mov	r5, fp
 800ee2e:	ea6f 0a03 	mvn.w	sl, r3
 800ee32:	f04f 0900 	mov.w	r9, #0
 800ee36:	4639      	mov	r1, r7
 800ee38:	4620      	mov	r0, r4
 800ee3a:	f000 f979 	bl	800f130 <_Bfree>
 800ee3e:	2e00      	cmp	r6, #0
 800ee40:	f43f aeb7 	beq.w	800ebb2 <_dtoa_r+0x67a>
 800ee44:	f1b9 0f00 	cmp.w	r9, #0
 800ee48:	d005      	beq.n	800ee56 <_dtoa_r+0x91e>
 800ee4a:	45b1      	cmp	r9, r6
 800ee4c:	d003      	beq.n	800ee56 <_dtoa_r+0x91e>
 800ee4e:	4649      	mov	r1, r9
 800ee50:	4620      	mov	r0, r4
 800ee52:	f000 f96d 	bl	800f130 <_Bfree>
 800ee56:	4631      	mov	r1, r6
 800ee58:	4620      	mov	r0, r4
 800ee5a:	f000 f969 	bl	800f130 <_Bfree>
 800ee5e:	e6a8      	b.n	800ebb2 <_dtoa_r+0x67a>
 800ee60:	2700      	movs	r7, #0
 800ee62:	463e      	mov	r6, r7
 800ee64:	e7e1      	b.n	800ee2a <_dtoa_r+0x8f2>
 800ee66:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ee6a:	463e      	mov	r6, r7
 800ee6c:	e5a9      	b.n	800e9c2 <_dtoa_r+0x48a>
 800ee6e:	bf00      	nop
 800ee70:	40240000 	.word	0x40240000
 800ee74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee76:	f8cd 9008 	str.w	r9, [sp, #8]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	f000 80fa 	beq.w	800f074 <_dtoa_r+0xb3c>
 800ee80:	2d00      	cmp	r5, #0
 800ee82:	dd05      	ble.n	800ee90 <_dtoa_r+0x958>
 800ee84:	4631      	mov	r1, r6
 800ee86:	462a      	mov	r2, r5
 800ee88:	4620      	mov	r0, r4
 800ee8a:	f000 fadf 	bl	800f44c <__lshift>
 800ee8e:	4606      	mov	r6, r0
 800ee90:	9b07      	ldr	r3, [sp, #28]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d04c      	beq.n	800ef30 <_dtoa_r+0x9f8>
 800ee96:	6871      	ldr	r1, [r6, #4]
 800ee98:	4620      	mov	r0, r4
 800ee9a:	f000 f915 	bl	800f0c8 <_Balloc>
 800ee9e:	6932      	ldr	r2, [r6, #16]
 800eea0:	3202      	adds	r2, #2
 800eea2:	4605      	mov	r5, r0
 800eea4:	0092      	lsls	r2, r2, #2
 800eea6:	f106 010c 	add.w	r1, r6, #12
 800eeaa:	300c      	adds	r0, #12
 800eeac:	f7fe fd70 	bl	800d990 <memcpy>
 800eeb0:	2201      	movs	r2, #1
 800eeb2:	4629      	mov	r1, r5
 800eeb4:	4620      	mov	r0, r4
 800eeb6:	f000 fac9 	bl	800f44c <__lshift>
 800eeba:	9b00      	ldr	r3, [sp, #0]
 800eebc:	f8cd b014 	str.w	fp, [sp, #20]
 800eec0:	f003 0301 	and.w	r3, r3, #1
 800eec4:	46b1      	mov	r9, r6
 800eec6:	9307      	str	r3, [sp, #28]
 800eec8:	4606      	mov	r6, r0
 800eeca:	4639      	mov	r1, r7
 800eecc:	9804      	ldr	r0, [sp, #16]
 800eece:	f7ff faa7 	bl	800e420 <quorem>
 800eed2:	4649      	mov	r1, r9
 800eed4:	4605      	mov	r5, r0
 800eed6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800eeda:	9804      	ldr	r0, [sp, #16]
 800eedc:	f000 fb0a 	bl	800f4f4 <__mcmp>
 800eee0:	4632      	mov	r2, r6
 800eee2:	9000      	str	r0, [sp, #0]
 800eee4:	4639      	mov	r1, r7
 800eee6:	4620      	mov	r0, r4
 800eee8:	f000 fb1e 	bl	800f528 <__mdiff>
 800eeec:	68c3      	ldr	r3, [r0, #12]
 800eeee:	4602      	mov	r2, r0
 800eef0:	bb03      	cbnz	r3, 800ef34 <_dtoa_r+0x9fc>
 800eef2:	4601      	mov	r1, r0
 800eef4:	9008      	str	r0, [sp, #32]
 800eef6:	9804      	ldr	r0, [sp, #16]
 800eef8:	f000 fafc 	bl	800f4f4 <__mcmp>
 800eefc:	9a08      	ldr	r2, [sp, #32]
 800eefe:	4603      	mov	r3, r0
 800ef00:	4611      	mov	r1, r2
 800ef02:	4620      	mov	r0, r4
 800ef04:	9308      	str	r3, [sp, #32]
 800ef06:	f000 f913 	bl	800f130 <_Bfree>
 800ef0a:	9b08      	ldr	r3, [sp, #32]
 800ef0c:	b9a3      	cbnz	r3, 800ef38 <_dtoa_r+0xa00>
 800ef0e:	9a06      	ldr	r2, [sp, #24]
 800ef10:	b992      	cbnz	r2, 800ef38 <_dtoa_r+0xa00>
 800ef12:	9a07      	ldr	r2, [sp, #28]
 800ef14:	b982      	cbnz	r2, 800ef38 <_dtoa_r+0xa00>
 800ef16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ef1a:	d029      	beq.n	800ef70 <_dtoa_r+0xa38>
 800ef1c:	9b00      	ldr	r3, [sp, #0]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	dd01      	ble.n	800ef26 <_dtoa_r+0x9ee>
 800ef22:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ef26:	9b05      	ldr	r3, [sp, #20]
 800ef28:	1c5d      	adds	r5, r3, #1
 800ef2a:	f883 8000 	strb.w	r8, [r3]
 800ef2e:	e782      	b.n	800ee36 <_dtoa_r+0x8fe>
 800ef30:	4630      	mov	r0, r6
 800ef32:	e7c2      	b.n	800eeba <_dtoa_r+0x982>
 800ef34:	2301      	movs	r3, #1
 800ef36:	e7e3      	b.n	800ef00 <_dtoa_r+0x9c8>
 800ef38:	9a00      	ldr	r2, [sp, #0]
 800ef3a:	2a00      	cmp	r2, #0
 800ef3c:	db04      	blt.n	800ef48 <_dtoa_r+0xa10>
 800ef3e:	d125      	bne.n	800ef8c <_dtoa_r+0xa54>
 800ef40:	9a06      	ldr	r2, [sp, #24]
 800ef42:	bb1a      	cbnz	r2, 800ef8c <_dtoa_r+0xa54>
 800ef44:	9a07      	ldr	r2, [sp, #28]
 800ef46:	bb0a      	cbnz	r2, 800ef8c <_dtoa_r+0xa54>
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	ddec      	ble.n	800ef26 <_dtoa_r+0x9ee>
 800ef4c:	2201      	movs	r2, #1
 800ef4e:	9904      	ldr	r1, [sp, #16]
 800ef50:	4620      	mov	r0, r4
 800ef52:	f000 fa7b 	bl	800f44c <__lshift>
 800ef56:	4639      	mov	r1, r7
 800ef58:	9004      	str	r0, [sp, #16]
 800ef5a:	f000 facb 	bl	800f4f4 <__mcmp>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	dc03      	bgt.n	800ef6a <_dtoa_r+0xa32>
 800ef62:	d1e0      	bne.n	800ef26 <_dtoa_r+0x9ee>
 800ef64:	f018 0f01 	tst.w	r8, #1
 800ef68:	d0dd      	beq.n	800ef26 <_dtoa_r+0x9ee>
 800ef6a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ef6e:	d1d8      	bne.n	800ef22 <_dtoa_r+0x9ea>
 800ef70:	9b05      	ldr	r3, [sp, #20]
 800ef72:	9a05      	ldr	r2, [sp, #20]
 800ef74:	1c5d      	adds	r5, r3, #1
 800ef76:	2339      	movs	r3, #57	; 0x39
 800ef78:	7013      	strb	r3, [r2, #0]
 800ef7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ef7e:	2b39      	cmp	r3, #57	; 0x39
 800ef80:	f105 32ff 	add.w	r2, r5, #4294967295
 800ef84:	d04f      	beq.n	800f026 <_dtoa_r+0xaee>
 800ef86:	3301      	adds	r3, #1
 800ef88:	7013      	strb	r3, [r2, #0]
 800ef8a:	e754      	b.n	800ee36 <_dtoa_r+0x8fe>
 800ef8c:	9a05      	ldr	r2, [sp, #20]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	f102 0501 	add.w	r5, r2, #1
 800ef94:	dd06      	ble.n	800efa4 <_dtoa_r+0xa6c>
 800ef96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ef9a:	d0e9      	beq.n	800ef70 <_dtoa_r+0xa38>
 800ef9c:	f108 0801 	add.w	r8, r8, #1
 800efa0:	9b05      	ldr	r3, [sp, #20]
 800efa2:	e7c2      	b.n	800ef2a <_dtoa_r+0x9f2>
 800efa4:	9a02      	ldr	r2, [sp, #8]
 800efa6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800efaa:	eba5 030b 	sub.w	r3, r5, fp
 800efae:	4293      	cmp	r3, r2
 800efb0:	d021      	beq.n	800eff6 <_dtoa_r+0xabe>
 800efb2:	2300      	movs	r3, #0
 800efb4:	220a      	movs	r2, #10
 800efb6:	9904      	ldr	r1, [sp, #16]
 800efb8:	4620      	mov	r0, r4
 800efba:	f000 f8d0 	bl	800f15e <__multadd>
 800efbe:	45b1      	cmp	r9, r6
 800efc0:	9004      	str	r0, [sp, #16]
 800efc2:	f04f 0300 	mov.w	r3, #0
 800efc6:	f04f 020a 	mov.w	r2, #10
 800efca:	4649      	mov	r1, r9
 800efcc:	4620      	mov	r0, r4
 800efce:	d105      	bne.n	800efdc <_dtoa_r+0xaa4>
 800efd0:	f000 f8c5 	bl	800f15e <__multadd>
 800efd4:	4681      	mov	r9, r0
 800efd6:	4606      	mov	r6, r0
 800efd8:	9505      	str	r5, [sp, #20]
 800efda:	e776      	b.n	800eeca <_dtoa_r+0x992>
 800efdc:	f000 f8bf 	bl	800f15e <__multadd>
 800efe0:	4631      	mov	r1, r6
 800efe2:	4681      	mov	r9, r0
 800efe4:	2300      	movs	r3, #0
 800efe6:	220a      	movs	r2, #10
 800efe8:	4620      	mov	r0, r4
 800efea:	f000 f8b8 	bl	800f15e <__multadd>
 800efee:	4606      	mov	r6, r0
 800eff0:	e7f2      	b.n	800efd8 <_dtoa_r+0xaa0>
 800eff2:	f04f 0900 	mov.w	r9, #0
 800eff6:	2201      	movs	r2, #1
 800eff8:	9904      	ldr	r1, [sp, #16]
 800effa:	4620      	mov	r0, r4
 800effc:	f000 fa26 	bl	800f44c <__lshift>
 800f000:	4639      	mov	r1, r7
 800f002:	9004      	str	r0, [sp, #16]
 800f004:	f000 fa76 	bl	800f4f4 <__mcmp>
 800f008:	2800      	cmp	r0, #0
 800f00a:	dcb6      	bgt.n	800ef7a <_dtoa_r+0xa42>
 800f00c:	d102      	bne.n	800f014 <_dtoa_r+0xadc>
 800f00e:	f018 0f01 	tst.w	r8, #1
 800f012:	d1b2      	bne.n	800ef7a <_dtoa_r+0xa42>
 800f014:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f018:	2b30      	cmp	r3, #48	; 0x30
 800f01a:	f105 32ff 	add.w	r2, r5, #4294967295
 800f01e:	f47f af0a 	bne.w	800ee36 <_dtoa_r+0x8fe>
 800f022:	4615      	mov	r5, r2
 800f024:	e7f6      	b.n	800f014 <_dtoa_r+0xadc>
 800f026:	4593      	cmp	fp, r2
 800f028:	d105      	bne.n	800f036 <_dtoa_r+0xafe>
 800f02a:	2331      	movs	r3, #49	; 0x31
 800f02c:	f10a 0a01 	add.w	sl, sl, #1
 800f030:	f88b 3000 	strb.w	r3, [fp]
 800f034:	e6ff      	b.n	800ee36 <_dtoa_r+0x8fe>
 800f036:	4615      	mov	r5, r2
 800f038:	e79f      	b.n	800ef7a <_dtoa_r+0xa42>
 800f03a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800f0a0 <_dtoa_r+0xb68>
 800f03e:	e007      	b.n	800f050 <_dtoa_r+0xb18>
 800f040:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f042:	f8df b060 	ldr.w	fp, [pc, #96]	; 800f0a4 <_dtoa_r+0xb6c>
 800f046:	b11b      	cbz	r3, 800f050 <_dtoa_r+0xb18>
 800f048:	f10b 0308 	add.w	r3, fp, #8
 800f04c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f04e:	6013      	str	r3, [r2, #0]
 800f050:	4658      	mov	r0, fp
 800f052:	b017      	add	sp, #92	; 0x5c
 800f054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f058:	9b06      	ldr	r3, [sp, #24]
 800f05a:	2b01      	cmp	r3, #1
 800f05c:	f77f ae35 	ble.w	800ecca <_dtoa_r+0x792>
 800f060:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f062:	9307      	str	r3, [sp, #28]
 800f064:	e649      	b.n	800ecfa <_dtoa_r+0x7c2>
 800f066:	9b02      	ldr	r3, [sp, #8]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	dc03      	bgt.n	800f074 <_dtoa_r+0xb3c>
 800f06c:	9b06      	ldr	r3, [sp, #24]
 800f06e:	2b02      	cmp	r3, #2
 800f070:	f73f aecc 	bgt.w	800ee0c <_dtoa_r+0x8d4>
 800f074:	465d      	mov	r5, fp
 800f076:	4639      	mov	r1, r7
 800f078:	9804      	ldr	r0, [sp, #16]
 800f07a:	f7ff f9d1 	bl	800e420 <quorem>
 800f07e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f082:	f805 8b01 	strb.w	r8, [r5], #1
 800f086:	9a02      	ldr	r2, [sp, #8]
 800f088:	eba5 030b 	sub.w	r3, r5, fp
 800f08c:	429a      	cmp	r2, r3
 800f08e:	ddb0      	ble.n	800eff2 <_dtoa_r+0xaba>
 800f090:	2300      	movs	r3, #0
 800f092:	220a      	movs	r2, #10
 800f094:	9904      	ldr	r1, [sp, #16]
 800f096:	4620      	mov	r0, r4
 800f098:	f000 f861 	bl	800f15e <__multadd>
 800f09c:	9004      	str	r0, [sp, #16]
 800f09e:	e7ea      	b.n	800f076 <_dtoa_r+0xb3e>
 800f0a0:	08010bcc 	.word	0x08010bcc
 800f0a4:	08010bf0 	.word	0x08010bf0

0800f0a8 <_localeconv_r>:
 800f0a8:	4b04      	ldr	r3, [pc, #16]	; (800f0bc <_localeconv_r+0x14>)
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	6a18      	ldr	r0, [r3, #32]
 800f0ae:	4b04      	ldr	r3, [pc, #16]	; (800f0c0 <_localeconv_r+0x18>)
 800f0b0:	2800      	cmp	r0, #0
 800f0b2:	bf08      	it	eq
 800f0b4:	4618      	moveq	r0, r3
 800f0b6:	30f0      	adds	r0, #240	; 0xf0
 800f0b8:	4770      	bx	lr
 800f0ba:	bf00      	nop
 800f0bc:	20000048 	.word	0x20000048
 800f0c0:	200000ac 	.word	0x200000ac

0800f0c4 <__malloc_lock>:
 800f0c4:	4770      	bx	lr

0800f0c6 <__malloc_unlock>:
 800f0c6:	4770      	bx	lr

0800f0c8 <_Balloc>:
 800f0c8:	b570      	push	{r4, r5, r6, lr}
 800f0ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f0cc:	4604      	mov	r4, r0
 800f0ce:	460e      	mov	r6, r1
 800f0d0:	b93d      	cbnz	r5, 800f0e2 <_Balloc+0x1a>
 800f0d2:	2010      	movs	r0, #16
 800f0d4:	f7fe fc4c 	bl	800d970 <malloc>
 800f0d8:	6260      	str	r0, [r4, #36]	; 0x24
 800f0da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f0de:	6005      	str	r5, [r0, #0]
 800f0e0:	60c5      	str	r5, [r0, #12]
 800f0e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800f0e4:	68eb      	ldr	r3, [r5, #12]
 800f0e6:	b183      	cbz	r3, 800f10a <_Balloc+0x42>
 800f0e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0ea:	68db      	ldr	r3, [r3, #12]
 800f0ec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f0f0:	b9b8      	cbnz	r0, 800f122 <_Balloc+0x5a>
 800f0f2:	2101      	movs	r1, #1
 800f0f4:	fa01 f506 	lsl.w	r5, r1, r6
 800f0f8:	1d6a      	adds	r2, r5, #5
 800f0fa:	0092      	lsls	r2, r2, #2
 800f0fc:	4620      	mov	r0, r4
 800f0fe:	f000 fabf 	bl	800f680 <_calloc_r>
 800f102:	b160      	cbz	r0, 800f11e <_Balloc+0x56>
 800f104:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800f108:	e00e      	b.n	800f128 <_Balloc+0x60>
 800f10a:	2221      	movs	r2, #33	; 0x21
 800f10c:	2104      	movs	r1, #4
 800f10e:	4620      	mov	r0, r4
 800f110:	f000 fab6 	bl	800f680 <_calloc_r>
 800f114:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f116:	60e8      	str	r0, [r5, #12]
 800f118:	68db      	ldr	r3, [r3, #12]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d1e4      	bne.n	800f0e8 <_Balloc+0x20>
 800f11e:	2000      	movs	r0, #0
 800f120:	bd70      	pop	{r4, r5, r6, pc}
 800f122:	6802      	ldr	r2, [r0, #0]
 800f124:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800f128:	2300      	movs	r3, #0
 800f12a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f12e:	e7f7      	b.n	800f120 <_Balloc+0x58>

0800f130 <_Bfree>:
 800f130:	b570      	push	{r4, r5, r6, lr}
 800f132:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f134:	4606      	mov	r6, r0
 800f136:	460d      	mov	r5, r1
 800f138:	b93c      	cbnz	r4, 800f14a <_Bfree+0x1a>
 800f13a:	2010      	movs	r0, #16
 800f13c:	f7fe fc18 	bl	800d970 <malloc>
 800f140:	6270      	str	r0, [r6, #36]	; 0x24
 800f142:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f146:	6004      	str	r4, [r0, #0]
 800f148:	60c4      	str	r4, [r0, #12]
 800f14a:	b13d      	cbz	r5, 800f15c <_Bfree+0x2c>
 800f14c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f14e:	686a      	ldr	r2, [r5, #4]
 800f150:	68db      	ldr	r3, [r3, #12]
 800f152:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f156:	6029      	str	r1, [r5, #0]
 800f158:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800f15c:	bd70      	pop	{r4, r5, r6, pc}

0800f15e <__multadd>:
 800f15e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f162:	690d      	ldr	r5, [r1, #16]
 800f164:	461f      	mov	r7, r3
 800f166:	4606      	mov	r6, r0
 800f168:	460c      	mov	r4, r1
 800f16a:	f101 0c14 	add.w	ip, r1, #20
 800f16e:	2300      	movs	r3, #0
 800f170:	f8dc 0000 	ldr.w	r0, [ip]
 800f174:	b281      	uxth	r1, r0
 800f176:	fb02 7101 	mla	r1, r2, r1, r7
 800f17a:	0c0f      	lsrs	r7, r1, #16
 800f17c:	0c00      	lsrs	r0, r0, #16
 800f17e:	fb02 7000 	mla	r0, r2, r0, r7
 800f182:	b289      	uxth	r1, r1
 800f184:	3301      	adds	r3, #1
 800f186:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800f18a:	429d      	cmp	r5, r3
 800f18c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800f190:	f84c 1b04 	str.w	r1, [ip], #4
 800f194:	dcec      	bgt.n	800f170 <__multadd+0x12>
 800f196:	b1d7      	cbz	r7, 800f1ce <__multadd+0x70>
 800f198:	68a3      	ldr	r3, [r4, #8]
 800f19a:	42ab      	cmp	r3, r5
 800f19c:	dc12      	bgt.n	800f1c4 <__multadd+0x66>
 800f19e:	6861      	ldr	r1, [r4, #4]
 800f1a0:	4630      	mov	r0, r6
 800f1a2:	3101      	adds	r1, #1
 800f1a4:	f7ff ff90 	bl	800f0c8 <_Balloc>
 800f1a8:	6922      	ldr	r2, [r4, #16]
 800f1aa:	3202      	adds	r2, #2
 800f1ac:	f104 010c 	add.w	r1, r4, #12
 800f1b0:	4680      	mov	r8, r0
 800f1b2:	0092      	lsls	r2, r2, #2
 800f1b4:	300c      	adds	r0, #12
 800f1b6:	f7fe fbeb 	bl	800d990 <memcpy>
 800f1ba:	4621      	mov	r1, r4
 800f1bc:	4630      	mov	r0, r6
 800f1be:	f7ff ffb7 	bl	800f130 <_Bfree>
 800f1c2:	4644      	mov	r4, r8
 800f1c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f1c8:	3501      	adds	r5, #1
 800f1ca:	615f      	str	r7, [r3, #20]
 800f1cc:	6125      	str	r5, [r4, #16]
 800f1ce:	4620      	mov	r0, r4
 800f1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f1d4 <__hi0bits>:
 800f1d4:	0c02      	lsrs	r2, r0, #16
 800f1d6:	0412      	lsls	r2, r2, #16
 800f1d8:	4603      	mov	r3, r0
 800f1da:	b9b2      	cbnz	r2, 800f20a <__hi0bits+0x36>
 800f1dc:	0403      	lsls	r3, r0, #16
 800f1de:	2010      	movs	r0, #16
 800f1e0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800f1e4:	bf04      	itt	eq
 800f1e6:	021b      	lsleq	r3, r3, #8
 800f1e8:	3008      	addeq	r0, #8
 800f1ea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800f1ee:	bf04      	itt	eq
 800f1f0:	011b      	lsleq	r3, r3, #4
 800f1f2:	3004      	addeq	r0, #4
 800f1f4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800f1f8:	bf04      	itt	eq
 800f1fa:	009b      	lsleq	r3, r3, #2
 800f1fc:	3002      	addeq	r0, #2
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	db06      	blt.n	800f210 <__hi0bits+0x3c>
 800f202:	005b      	lsls	r3, r3, #1
 800f204:	d503      	bpl.n	800f20e <__hi0bits+0x3a>
 800f206:	3001      	adds	r0, #1
 800f208:	4770      	bx	lr
 800f20a:	2000      	movs	r0, #0
 800f20c:	e7e8      	b.n	800f1e0 <__hi0bits+0xc>
 800f20e:	2020      	movs	r0, #32
 800f210:	4770      	bx	lr

0800f212 <__lo0bits>:
 800f212:	6803      	ldr	r3, [r0, #0]
 800f214:	f013 0207 	ands.w	r2, r3, #7
 800f218:	4601      	mov	r1, r0
 800f21a:	d00b      	beq.n	800f234 <__lo0bits+0x22>
 800f21c:	07da      	lsls	r2, r3, #31
 800f21e:	d423      	bmi.n	800f268 <__lo0bits+0x56>
 800f220:	0798      	lsls	r0, r3, #30
 800f222:	bf49      	itett	mi
 800f224:	085b      	lsrmi	r3, r3, #1
 800f226:	089b      	lsrpl	r3, r3, #2
 800f228:	2001      	movmi	r0, #1
 800f22a:	600b      	strmi	r3, [r1, #0]
 800f22c:	bf5c      	itt	pl
 800f22e:	600b      	strpl	r3, [r1, #0]
 800f230:	2002      	movpl	r0, #2
 800f232:	4770      	bx	lr
 800f234:	b298      	uxth	r0, r3
 800f236:	b9a8      	cbnz	r0, 800f264 <__lo0bits+0x52>
 800f238:	0c1b      	lsrs	r3, r3, #16
 800f23a:	2010      	movs	r0, #16
 800f23c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f240:	bf04      	itt	eq
 800f242:	0a1b      	lsreq	r3, r3, #8
 800f244:	3008      	addeq	r0, #8
 800f246:	071a      	lsls	r2, r3, #28
 800f248:	bf04      	itt	eq
 800f24a:	091b      	lsreq	r3, r3, #4
 800f24c:	3004      	addeq	r0, #4
 800f24e:	079a      	lsls	r2, r3, #30
 800f250:	bf04      	itt	eq
 800f252:	089b      	lsreq	r3, r3, #2
 800f254:	3002      	addeq	r0, #2
 800f256:	07da      	lsls	r2, r3, #31
 800f258:	d402      	bmi.n	800f260 <__lo0bits+0x4e>
 800f25a:	085b      	lsrs	r3, r3, #1
 800f25c:	d006      	beq.n	800f26c <__lo0bits+0x5a>
 800f25e:	3001      	adds	r0, #1
 800f260:	600b      	str	r3, [r1, #0]
 800f262:	4770      	bx	lr
 800f264:	4610      	mov	r0, r2
 800f266:	e7e9      	b.n	800f23c <__lo0bits+0x2a>
 800f268:	2000      	movs	r0, #0
 800f26a:	4770      	bx	lr
 800f26c:	2020      	movs	r0, #32
 800f26e:	4770      	bx	lr

0800f270 <__i2b>:
 800f270:	b510      	push	{r4, lr}
 800f272:	460c      	mov	r4, r1
 800f274:	2101      	movs	r1, #1
 800f276:	f7ff ff27 	bl	800f0c8 <_Balloc>
 800f27a:	2201      	movs	r2, #1
 800f27c:	6144      	str	r4, [r0, #20]
 800f27e:	6102      	str	r2, [r0, #16]
 800f280:	bd10      	pop	{r4, pc}

0800f282 <__multiply>:
 800f282:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f286:	4614      	mov	r4, r2
 800f288:	690a      	ldr	r2, [r1, #16]
 800f28a:	6923      	ldr	r3, [r4, #16]
 800f28c:	429a      	cmp	r2, r3
 800f28e:	bfb8      	it	lt
 800f290:	460b      	movlt	r3, r1
 800f292:	4688      	mov	r8, r1
 800f294:	bfbc      	itt	lt
 800f296:	46a0      	movlt	r8, r4
 800f298:	461c      	movlt	r4, r3
 800f29a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f29e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f2a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f2a6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f2aa:	eb07 0609 	add.w	r6, r7, r9
 800f2ae:	42b3      	cmp	r3, r6
 800f2b0:	bfb8      	it	lt
 800f2b2:	3101      	addlt	r1, #1
 800f2b4:	f7ff ff08 	bl	800f0c8 <_Balloc>
 800f2b8:	f100 0514 	add.w	r5, r0, #20
 800f2bc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800f2c0:	462b      	mov	r3, r5
 800f2c2:	2200      	movs	r2, #0
 800f2c4:	4573      	cmp	r3, lr
 800f2c6:	d316      	bcc.n	800f2f6 <__multiply+0x74>
 800f2c8:	f104 0214 	add.w	r2, r4, #20
 800f2cc:	f108 0114 	add.w	r1, r8, #20
 800f2d0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800f2d4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800f2d8:	9300      	str	r3, [sp, #0]
 800f2da:	9b00      	ldr	r3, [sp, #0]
 800f2dc:	9201      	str	r2, [sp, #4]
 800f2de:	4293      	cmp	r3, r2
 800f2e0:	d80c      	bhi.n	800f2fc <__multiply+0x7a>
 800f2e2:	2e00      	cmp	r6, #0
 800f2e4:	dd03      	ble.n	800f2ee <__multiply+0x6c>
 800f2e6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d05d      	beq.n	800f3aa <__multiply+0x128>
 800f2ee:	6106      	str	r6, [r0, #16]
 800f2f0:	b003      	add	sp, #12
 800f2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2f6:	f843 2b04 	str.w	r2, [r3], #4
 800f2fa:	e7e3      	b.n	800f2c4 <__multiply+0x42>
 800f2fc:	f8b2 b000 	ldrh.w	fp, [r2]
 800f300:	f1bb 0f00 	cmp.w	fp, #0
 800f304:	d023      	beq.n	800f34e <__multiply+0xcc>
 800f306:	4689      	mov	r9, r1
 800f308:	46ac      	mov	ip, r5
 800f30a:	f04f 0800 	mov.w	r8, #0
 800f30e:	f859 4b04 	ldr.w	r4, [r9], #4
 800f312:	f8dc a000 	ldr.w	sl, [ip]
 800f316:	b2a3      	uxth	r3, r4
 800f318:	fa1f fa8a 	uxth.w	sl, sl
 800f31c:	fb0b a303 	mla	r3, fp, r3, sl
 800f320:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f324:	f8dc 4000 	ldr.w	r4, [ip]
 800f328:	4443      	add	r3, r8
 800f32a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f32e:	fb0b 840a 	mla	r4, fp, sl, r8
 800f332:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f336:	46e2      	mov	sl, ip
 800f338:	b29b      	uxth	r3, r3
 800f33a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f33e:	454f      	cmp	r7, r9
 800f340:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f344:	f84a 3b04 	str.w	r3, [sl], #4
 800f348:	d82b      	bhi.n	800f3a2 <__multiply+0x120>
 800f34a:	f8cc 8004 	str.w	r8, [ip, #4]
 800f34e:	9b01      	ldr	r3, [sp, #4]
 800f350:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f354:	3204      	adds	r2, #4
 800f356:	f1ba 0f00 	cmp.w	sl, #0
 800f35a:	d020      	beq.n	800f39e <__multiply+0x11c>
 800f35c:	682b      	ldr	r3, [r5, #0]
 800f35e:	4689      	mov	r9, r1
 800f360:	46a8      	mov	r8, r5
 800f362:	f04f 0b00 	mov.w	fp, #0
 800f366:	f8b9 c000 	ldrh.w	ip, [r9]
 800f36a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f36e:	fb0a 440c 	mla	r4, sl, ip, r4
 800f372:	445c      	add	r4, fp
 800f374:	46c4      	mov	ip, r8
 800f376:	b29b      	uxth	r3, r3
 800f378:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f37c:	f84c 3b04 	str.w	r3, [ip], #4
 800f380:	f859 3b04 	ldr.w	r3, [r9], #4
 800f384:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f388:	0c1b      	lsrs	r3, r3, #16
 800f38a:	fb0a b303 	mla	r3, sl, r3, fp
 800f38e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f392:	454f      	cmp	r7, r9
 800f394:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f398:	d805      	bhi.n	800f3a6 <__multiply+0x124>
 800f39a:	f8c8 3004 	str.w	r3, [r8, #4]
 800f39e:	3504      	adds	r5, #4
 800f3a0:	e79b      	b.n	800f2da <__multiply+0x58>
 800f3a2:	46d4      	mov	ip, sl
 800f3a4:	e7b3      	b.n	800f30e <__multiply+0x8c>
 800f3a6:	46e0      	mov	r8, ip
 800f3a8:	e7dd      	b.n	800f366 <__multiply+0xe4>
 800f3aa:	3e01      	subs	r6, #1
 800f3ac:	e799      	b.n	800f2e2 <__multiply+0x60>
	...

0800f3b0 <__pow5mult>:
 800f3b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3b4:	4615      	mov	r5, r2
 800f3b6:	f012 0203 	ands.w	r2, r2, #3
 800f3ba:	4606      	mov	r6, r0
 800f3bc:	460f      	mov	r7, r1
 800f3be:	d007      	beq.n	800f3d0 <__pow5mult+0x20>
 800f3c0:	3a01      	subs	r2, #1
 800f3c2:	4c21      	ldr	r4, [pc, #132]	; (800f448 <__pow5mult+0x98>)
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f3ca:	f7ff fec8 	bl	800f15e <__multadd>
 800f3ce:	4607      	mov	r7, r0
 800f3d0:	10ad      	asrs	r5, r5, #2
 800f3d2:	d035      	beq.n	800f440 <__pow5mult+0x90>
 800f3d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f3d6:	b93c      	cbnz	r4, 800f3e8 <__pow5mult+0x38>
 800f3d8:	2010      	movs	r0, #16
 800f3da:	f7fe fac9 	bl	800d970 <malloc>
 800f3de:	6270      	str	r0, [r6, #36]	; 0x24
 800f3e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f3e4:	6004      	str	r4, [r0, #0]
 800f3e6:	60c4      	str	r4, [r0, #12]
 800f3e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f3ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f3f0:	b94c      	cbnz	r4, 800f406 <__pow5mult+0x56>
 800f3f2:	f240 2171 	movw	r1, #625	; 0x271
 800f3f6:	4630      	mov	r0, r6
 800f3f8:	f7ff ff3a 	bl	800f270 <__i2b>
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800f402:	4604      	mov	r4, r0
 800f404:	6003      	str	r3, [r0, #0]
 800f406:	f04f 0800 	mov.w	r8, #0
 800f40a:	07eb      	lsls	r3, r5, #31
 800f40c:	d50a      	bpl.n	800f424 <__pow5mult+0x74>
 800f40e:	4639      	mov	r1, r7
 800f410:	4622      	mov	r2, r4
 800f412:	4630      	mov	r0, r6
 800f414:	f7ff ff35 	bl	800f282 <__multiply>
 800f418:	4639      	mov	r1, r7
 800f41a:	4681      	mov	r9, r0
 800f41c:	4630      	mov	r0, r6
 800f41e:	f7ff fe87 	bl	800f130 <_Bfree>
 800f422:	464f      	mov	r7, r9
 800f424:	106d      	asrs	r5, r5, #1
 800f426:	d00b      	beq.n	800f440 <__pow5mult+0x90>
 800f428:	6820      	ldr	r0, [r4, #0]
 800f42a:	b938      	cbnz	r0, 800f43c <__pow5mult+0x8c>
 800f42c:	4622      	mov	r2, r4
 800f42e:	4621      	mov	r1, r4
 800f430:	4630      	mov	r0, r6
 800f432:	f7ff ff26 	bl	800f282 <__multiply>
 800f436:	6020      	str	r0, [r4, #0]
 800f438:	f8c0 8000 	str.w	r8, [r0]
 800f43c:	4604      	mov	r4, r0
 800f43e:	e7e4      	b.n	800f40a <__pow5mult+0x5a>
 800f440:	4638      	mov	r0, r7
 800f442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f446:	bf00      	nop
 800f448:	08010cf0 	.word	0x08010cf0

0800f44c <__lshift>:
 800f44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f450:	460c      	mov	r4, r1
 800f452:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f456:	6923      	ldr	r3, [r4, #16]
 800f458:	6849      	ldr	r1, [r1, #4]
 800f45a:	eb0a 0903 	add.w	r9, sl, r3
 800f45e:	68a3      	ldr	r3, [r4, #8]
 800f460:	4607      	mov	r7, r0
 800f462:	4616      	mov	r6, r2
 800f464:	f109 0501 	add.w	r5, r9, #1
 800f468:	42ab      	cmp	r3, r5
 800f46a:	db32      	blt.n	800f4d2 <__lshift+0x86>
 800f46c:	4638      	mov	r0, r7
 800f46e:	f7ff fe2b 	bl	800f0c8 <_Balloc>
 800f472:	2300      	movs	r3, #0
 800f474:	4680      	mov	r8, r0
 800f476:	f100 0114 	add.w	r1, r0, #20
 800f47a:	461a      	mov	r2, r3
 800f47c:	4553      	cmp	r3, sl
 800f47e:	db2b      	blt.n	800f4d8 <__lshift+0x8c>
 800f480:	6920      	ldr	r0, [r4, #16]
 800f482:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f486:	f104 0314 	add.w	r3, r4, #20
 800f48a:	f016 021f 	ands.w	r2, r6, #31
 800f48e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f492:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f496:	d025      	beq.n	800f4e4 <__lshift+0x98>
 800f498:	f1c2 0e20 	rsb	lr, r2, #32
 800f49c:	2000      	movs	r0, #0
 800f49e:	681e      	ldr	r6, [r3, #0]
 800f4a0:	468a      	mov	sl, r1
 800f4a2:	4096      	lsls	r6, r2
 800f4a4:	4330      	orrs	r0, r6
 800f4a6:	f84a 0b04 	str.w	r0, [sl], #4
 800f4aa:	f853 0b04 	ldr.w	r0, [r3], #4
 800f4ae:	459c      	cmp	ip, r3
 800f4b0:	fa20 f00e 	lsr.w	r0, r0, lr
 800f4b4:	d814      	bhi.n	800f4e0 <__lshift+0x94>
 800f4b6:	6048      	str	r0, [r1, #4]
 800f4b8:	b108      	cbz	r0, 800f4be <__lshift+0x72>
 800f4ba:	f109 0502 	add.w	r5, r9, #2
 800f4be:	3d01      	subs	r5, #1
 800f4c0:	4638      	mov	r0, r7
 800f4c2:	f8c8 5010 	str.w	r5, [r8, #16]
 800f4c6:	4621      	mov	r1, r4
 800f4c8:	f7ff fe32 	bl	800f130 <_Bfree>
 800f4cc:	4640      	mov	r0, r8
 800f4ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4d2:	3101      	adds	r1, #1
 800f4d4:	005b      	lsls	r3, r3, #1
 800f4d6:	e7c7      	b.n	800f468 <__lshift+0x1c>
 800f4d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f4dc:	3301      	adds	r3, #1
 800f4de:	e7cd      	b.n	800f47c <__lshift+0x30>
 800f4e0:	4651      	mov	r1, sl
 800f4e2:	e7dc      	b.n	800f49e <__lshift+0x52>
 800f4e4:	3904      	subs	r1, #4
 800f4e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4ea:	f841 2f04 	str.w	r2, [r1, #4]!
 800f4ee:	459c      	cmp	ip, r3
 800f4f0:	d8f9      	bhi.n	800f4e6 <__lshift+0x9a>
 800f4f2:	e7e4      	b.n	800f4be <__lshift+0x72>

0800f4f4 <__mcmp>:
 800f4f4:	6903      	ldr	r3, [r0, #16]
 800f4f6:	690a      	ldr	r2, [r1, #16]
 800f4f8:	1a9b      	subs	r3, r3, r2
 800f4fa:	b530      	push	{r4, r5, lr}
 800f4fc:	d10c      	bne.n	800f518 <__mcmp+0x24>
 800f4fe:	0092      	lsls	r2, r2, #2
 800f500:	3014      	adds	r0, #20
 800f502:	3114      	adds	r1, #20
 800f504:	1884      	adds	r4, r0, r2
 800f506:	4411      	add	r1, r2
 800f508:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f50c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f510:	4295      	cmp	r5, r2
 800f512:	d003      	beq.n	800f51c <__mcmp+0x28>
 800f514:	d305      	bcc.n	800f522 <__mcmp+0x2e>
 800f516:	2301      	movs	r3, #1
 800f518:	4618      	mov	r0, r3
 800f51a:	bd30      	pop	{r4, r5, pc}
 800f51c:	42a0      	cmp	r0, r4
 800f51e:	d3f3      	bcc.n	800f508 <__mcmp+0x14>
 800f520:	e7fa      	b.n	800f518 <__mcmp+0x24>
 800f522:	f04f 33ff 	mov.w	r3, #4294967295
 800f526:	e7f7      	b.n	800f518 <__mcmp+0x24>

0800f528 <__mdiff>:
 800f528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f52c:	460d      	mov	r5, r1
 800f52e:	4607      	mov	r7, r0
 800f530:	4611      	mov	r1, r2
 800f532:	4628      	mov	r0, r5
 800f534:	4614      	mov	r4, r2
 800f536:	f7ff ffdd 	bl	800f4f4 <__mcmp>
 800f53a:	1e06      	subs	r6, r0, #0
 800f53c:	d108      	bne.n	800f550 <__mdiff+0x28>
 800f53e:	4631      	mov	r1, r6
 800f540:	4638      	mov	r0, r7
 800f542:	f7ff fdc1 	bl	800f0c8 <_Balloc>
 800f546:	2301      	movs	r3, #1
 800f548:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f54c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f550:	bfa4      	itt	ge
 800f552:	4623      	movge	r3, r4
 800f554:	462c      	movge	r4, r5
 800f556:	4638      	mov	r0, r7
 800f558:	6861      	ldr	r1, [r4, #4]
 800f55a:	bfa6      	itte	ge
 800f55c:	461d      	movge	r5, r3
 800f55e:	2600      	movge	r6, #0
 800f560:	2601      	movlt	r6, #1
 800f562:	f7ff fdb1 	bl	800f0c8 <_Balloc>
 800f566:	692b      	ldr	r3, [r5, #16]
 800f568:	60c6      	str	r6, [r0, #12]
 800f56a:	6926      	ldr	r6, [r4, #16]
 800f56c:	f105 0914 	add.w	r9, r5, #20
 800f570:	f104 0214 	add.w	r2, r4, #20
 800f574:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f578:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f57c:	f100 0514 	add.w	r5, r0, #20
 800f580:	f04f 0e00 	mov.w	lr, #0
 800f584:	f852 ab04 	ldr.w	sl, [r2], #4
 800f588:	f859 4b04 	ldr.w	r4, [r9], #4
 800f58c:	fa1e f18a 	uxtah	r1, lr, sl
 800f590:	b2a3      	uxth	r3, r4
 800f592:	1ac9      	subs	r1, r1, r3
 800f594:	0c23      	lsrs	r3, r4, #16
 800f596:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800f59a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f59e:	b289      	uxth	r1, r1
 800f5a0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800f5a4:	45c8      	cmp	r8, r9
 800f5a6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f5aa:	4694      	mov	ip, r2
 800f5ac:	f845 3b04 	str.w	r3, [r5], #4
 800f5b0:	d8e8      	bhi.n	800f584 <__mdiff+0x5c>
 800f5b2:	45bc      	cmp	ip, r7
 800f5b4:	d304      	bcc.n	800f5c0 <__mdiff+0x98>
 800f5b6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f5ba:	b183      	cbz	r3, 800f5de <__mdiff+0xb6>
 800f5bc:	6106      	str	r6, [r0, #16]
 800f5be:	e7c5      	b.n	800f54c <__mdiff+0x24>
 800f5c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f5c4:	fa1e f381 	uxtah	r3, lr, r1
 800f5c8:	141a      	asrs	r2, r3, #16
 800f5ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f5ce:	b29b      	uxth	r3, r3
 800f5d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f5d4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800f5d8:	f845 3b04 	str.w	r3, [r5], #4
 800f5dc:	e7e9      	b.n	800f5b2 <__mdiff+0x8a>
 800f5de:	3e01      	subs	r6, #1
 800f5e0:	e7e9      	b.n	800f5b6 <__mdiff+0x8e>

0800f5e2 <__d2b>:
 800f5e2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f5e6:	460e      	mov	r6, r1
 800f5e8:	2101      	movs	r1, #1
 800f5ea:	ec59 8b10 	vmov	r8, r9, d0
 800f5ee:	4615      	mov	r5, r2
 800f5f0:	f7ff fd6a 	bl	800f0c8 <_Balloc>
 800f5f4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f5f8:	4607      	mov	r7, r0
 800f5fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f5fe:	bb34      	cbnz	r4, 800f64e <__d2b+0x6c>
 800f600:	9301      	str	r3, [sp, #4]
 800f602:	f1b8 0300 	subs.w	r3, r8, #0
 800f606:	d027      	beq.n	800f658 <__d2b+0x76>
 800f608:	a802      	add	r0, sp, #8
 800f60a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800f60e:	f7ff fe00 	bl	800f212 <__lo0bits>
 800f612:	9900      	ldr	r1, [sp, #0]
 800f614:	b1f0      	cbz	r0, 800f654 <__d2b+0x72>
 800f616:	9a01      	ldr	r2, [sp, #4]
 800f618:	f1c0 0320 	rsb	r3, r0, #32
 800f61c:	fa02 f303 	lsl.w	r3, r2, r3
 800f620:	430b      	orrs	r3, r1
 800f622:	40c2      	lsrs	r2, r0
 800f624:	617b      	str	r3, [r7, #20]
 800f626:	9201      	str	r2, [sp, #4]
 800f628:	9b01      	ldr	r3, [sp, #4]
 800f62a:	61bb      	str	r3, [r7, #24]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	bf14      	ite	ne
 800f630:	2102      	movne	r1, #2
 800f632:	2101      	moveq	r1, #1
 800f634:	6139      	str	r1, [r7, #16]
 800f636:	b1c4      	cbz	r4, 800f66a <__d2b+0x88>
 800f638:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800f63c:	4404      	add	r4, r0
 800f63e:	6034      	str	r4, [r6, #0]
 800f640:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f644:	6028      	str	r0, [r5, #0]
 800f646:	4638      	mov	r0, r7
 800f648:	b003      	add	sp, #12
 800f64a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f64e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f652:	e7d5      	b.n	800f600 <__d2b+0x1e>
 800f654:	6179      	str	r1, [r7, #20]
 800f656:	e7e7      	b.n	800f628 <__d2b+0x46>
 800f658:	a801      	add	r0, sp, #4
 800f65a:	f7ff fdda 	bl	800f212 <__lo0bits>
 800f65e:	9b01      	ldr	r3, [sp, #4]
 800f660:	617b      	str	r3, [r7, #20]
 800f662:	2101      	movs	r1, #1
 800f664:	6139      	str	r1, [r7, #16]
 800f666:	3020      	adds	r0, #32
 800f668:	e7e5      	b.n	800f636 <__d2b+0x54>
 800f66a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800f66e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f672:	6030      	str	r0, [r6, #0]
 800f674:	6918      	ldr	r0, [r3, #16]
 800f676:	f7ff fdad 	bl	800f1d4 <__hi0bits>
 800f67a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800f67e:	e7e1      	b.n	800f644 <__d2b+0x62>

0800f680 <_calloc_r>:
 800f680:	b538      	push	{r3, r4, r5, lr}
 800f682:	fb02 f401 	mul.w	r4, r2, r1
 800f686:	4621      	mov	r1, r4
 800f688:	f7fe f9e4 	bl	800da54 <_malloc_r>
 800f68c:	4605      	mov	r5, r0
 800f68e:	b118      	cbz	r0, 800f698 <_calloc_r+0x18>
 800f690:	4622      	mov	r2, r4
 800f692:	2100      	movs	r1, #0
 800f694:	f7fe f987 	bl	800d9a6 <memset>
 800f698:	4628      	mov	r0, r5
 800f69a:	bd38      	pop	{r3, r4, r5, pc}

0800f69c <__ssputs_r>:
 800f69c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6a0:	688e      	ldr	r6, [r1, #8]
 800f6a2:	429e      	cmp	r6, r3
 800f6a4:	4682      	mov	sl, r0
 800f6a6:	460c      	mov	r4, r1
 800f6a8:	4690      	mov	r8, r2
 800f6aa:	4699      	mov	r9, r3
 800f6ac:	d837      	bhi.n	800f71e <__ssputs_r+0x82>
 800f6ae:	898a      	ldrh	r2, [r1, #12]
 800f6b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f6b4:	d031      	beq.n	800f71a <__ssputs_r+0x7e>
 800f6b6:	6825      	ldr	r5, [r4, #0]
 800f6b8:	6909      	ldr	r1, [r1, #16]
 800f6ba:	1a6f      	subs	r7, r5, r1
 800f6bc:	6965      	ldr	r5, [r4, #20]
 800f6be:	2302      	movs	r3, #2
 800f6c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f6c4:	fb95 f5f3 	sdiv	r5, r5, r3
 800f6c8:	f109 0301 	add.w	r3, r9, #1
 800f6cc:	443b      	add	r3, r7
 800f6ce:	429d      	cmp	r5, r3
 800f6d0:	bf38      	it	cc
 800f6d2:	461d      	movcc	r5, r3
 800f6d4:	0553      	lsls	r3, r2, #21
 800f6d6:	d530      	bpl.n	800f73a <__ssputs_r+0x9e>
 800f6d8:	4629      	mov	r1, r5
 800f6da:	f7fe f9bb 	bl	800da54 <_malloc_r>
 800f6de:	4606      	mov	r6, r0
 800f6e0:	b950      	cbnz	r0, 800f6f8 <__ssputs_r+0x5c>
 800f6e2:	230c      	movs	r3, #12
 800f6e4:	f8ca 3000 	str.w	r3, [sl]
 800f6e8:	89a3      	ldrh	r3, [r4, #12]
 800f6ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6ee:	81a3      	strh	r3, [r4, #12]
 800f6f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f6f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6f8:	463a      	mov	r2, r7
 800f6fa:	6921      	ldr	r1, [r4, #16]
 800f6fc:	f7fe f948 	bl	800d990 <memcpy>
 800f700:	89a3      	ldrh	r3, [r4, #12]
 800f702:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f706:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f70a:	81a3      	strh	r3, [r4, #12]
 800f70c:	6126      	str	r6, [r4, #16]
 800f70e:	6165      	str	r5, [r4, #20]
 800f710:	443e      	add	r6, r7
 800f712:	1bed      	subs	r5, r5, r7
 800f714:	6026      	str	r6, [r4, #0]
 800f716:	60a5      	str	r5, [r4, #8]
 800f718:	464e      	mov	r6, r9
 800f71a:	454e      	cmp	r6, r9
 800f71c:	d900      	bls.n	800f720 <__ssputs_r+0x84>
 800f71e:	464e      	mov	r6, r9
 800f720:	4632      	mov	r2, r6
 800f722:	4641      	mov	r1, r8
 800f724:	6820      	ldr	r0, [r4, #0]
 800f726:	f000 f91d 	bl	800f964 <memmove>
 800f72a:	68a3      	ldr	r3, [r4, #8]
 800f72c:	1b9b      	subs	r3, r3, r6
 800f72e:	60a3      	str	r3, [r4, #8]
 800f730:	6823      	ldr	r3, [r4, #0]
 800f732:	441e      	add	r6, r3
 800f734:	6026      	str	r6, [r4, #0]
 800f736:	2000      	movs	r0, #0
 800f738:	e7dc      	b.n	800f6f4 <__ssputs_r+0x58>
 800f73a:	462a      	mov	r2, r5
 800f73c:	f000 f92b 	bl	800f996 <_realloc_r>
 800f740:	4606      	mov	r6, r0
 800f742:	2800      	cmp	r0, #0
 800f744:	d1e2      	bne.n	800f70c <__ssputs_r+0x70>
 800f746:	6921      	ldr	r1, [r4, #16]
 800f748:	4650      	mov	r0, sl
 800f74a:	f7fe f935 	bl	800d9b8 <_free_r>
 800f74e:	e7c8      	b.n	800f6e2 <__ssputs_r+0x46>

0800f750 <_svfiprintf_r>:
 800f750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f754:	461d      	mov	r5, r3
 800f756:	898b      	ldrh	r3, [r1, #12]
 800f758:	061f      	lsls	r7, r3, #24
 800f75a:	b09d      	sub	sp, #116	; 0x74
 800f75c:	4680      	mov	r8, r0
 800f75e:	460c      	mov	r4, r1
 800f760:	4616      	mov	r6, r2
 800f762:	d50f      	bpl.n	800f784 <_svfiprintf_r+0x34>
 800f764:	690b      	ldr	r3, [r1, #16]
 800f766:	b96b      	cbnz	r3, 800f784 <_svfiprintf_r+0x34>
 800f768:	2140      	movs	r1, #64	; 0x40
 800f76a:	f7fe f973 	bl	800da54 <_malloc_r>
 800f76e:	6020      	str	r0, [r4, #0]
 800f770:	6120      	str	r0, [r4, #16]
 800f772:	b928      	cbnz	r0, 800f780 <_svfiprintf_r+0x30>
 800f774:	230c      	movs	r3, #12
 800f776:	f8c8 3000 	str.w	r3, [r8]
 800f77a:	f04f 30ff 	mov.w	r0, #4294967295
 800f77e:	e0c8      	b.n	800f912 <_svfiprintf_r+0x1c2>
 800f780:	2340      	movs	r3, #64	; 0x40
 800f782:	6163      	str	r3, [r4, #20]
 800f784:	2300      	movs	r3, #0
 800f786:	9309      	str	r3, [sp, #36]	; 0x24
 800f788:	2320      	movs	r3, #32
 800f78a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f78e:	2330      	movs	r3, #48	; 0x30
 800f790:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f794:	9503      	str	r5, [sp, #12]
 800f796:	f04f 0b01 	mov.w	fp, #1
 800f79a:	4637      	mov	r7, r6
 800f79c:	463d      	mov	r5, r7
 800f79e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f7a2:	b10b      	cbz	r3, 800f7a8 <_svfiprintf_r+0x58>
 800f7a4:	2b25      	cmp	r3, #37	; 0x25
 800f7a6:	d13e      	bne.n	800f826 <_svfiprintf_r+0xd6>
 800f7a8:	ebb7 0a06 	subs.w	sl, r7, r6
 800f7ac:	d00b      	beq.n	800f7c6 <_svfiprintf_r+0x76>
 800f7ae:	4653      	mov	r3, sl
 800f7b0:	4632      	mov	r2, r6
 800f7b2:	4621      	mov	r1, r4
 800f7b4:	4640      	mov	r0, r8
 800f7b6:	f7ff ff71 	bl	800f69c <__ssputs_r>
 800f7ba:	3001      	adds	r0, #1
 800f7bc:	f000 80a4 	beq.w	800f908 <_svfiprintf_r+0x1b8>
 800f7c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7c2:	4453      	add	r3, sl
 800f7c4:	9309      	str	r3, [sp, #36]	; 0x24
 800f7c6:	783b      	ldrb	r3, [r7, #0]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	f000 809d 	beq.w	800f908 <_svfiprintf_r+0x1b8>
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	f04f 32ff 	mov.w	r2, #4294967295
 800f7d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f7d8:	9304      	str	r3, [sp, #16]
 800f7da:	9307      	str	r3, [sp, #28]
 800f7dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f7e0:	931a      	str	r3, [sp, #104]	; 0x68
 800f7e2:	462f      	mov	r7, r5
 800f7e4:	2205      	movs	r2, #5
 800f7e6:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f7ea:	4850      	ldr	r0, [pc, #320]	; (800f92c <_svfiprintf_r+0x1dc>)
 800f7ec:	f7f0 fd58 	bl	80002a0 <memchr>
 800f7f0:	9b04      	ldr	r3, [sp, #16]
 800f7f2:	b9d0      	cbnz	r0, 800f82a <_svfiprintf_r+0xda>
 800f7f4:	06d9      	lsls	r1, r3, #27
 800f7f6:	bf44      	itt	mi
 800f7f8:	2220      	movmi	r2, #32
 800f7fa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f7fe:	071a      	lsls	r2, r3, #28
 800f800:	bf44      	itt	mi
 800f802:	222b      	movmi	r2, #43	; 0x2b
 800f804:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f808:	782a      	ldrb	r2, [r5, #0]
 800f80a:	2a2a      	cmp	r2, #42	; 0x2a
 800f80c:	d015      	beq.n	800f83a <_svfiprintf_r+0xea>
 800f80e:	9a07      	ldr	r2, [sp, #28]
 800f810:	462f      	mov	r7, r5
 800f812:	2000      	movs	r0, #0
 800f814:	250a      	movs	r5, #10
 800f816:	4639      	mov	r1, r7
 800f818:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f81c:	3b30      	subs	r3, #48	; 0x30
 800f81e:	2b09      	cmp	r3, #9
 800f820:	d94d      	bls.n	800f8be <_svfiprintf_r+0x16e>
 800f822:	b1b8      	cbz	r0, 800f854 <_svfiprintf_r+0x104>
 800f824:	e00f      	b.n	800f846 <_svfiprintf_r+0xf6>
 800f826:	462f      	mov	r7, r5
 800f828:	e7b8      	b.n	800f79c <_svfiprintf_r+0x4c>
 800f82a:	4a40      	ldr	r2, [pc, #256]	; (800f92c <_svfiprintf_r+0x1dc>)
 800f82c:	1a80      	subs	r0, r0, r2
 800f82e:	fa0b f000 	lsl.w	r0, fp, r0
 800f832:	4318      	orrs	r0, r3
 800f834:	9004      	str	r0, [sp, #16]
 800f836:	463d      	mov	r5, r7
 800f838:	e7d3      	b.n	800f7e2 <_svfiprintf_r+0x92>
 800f83a:	9a03      	ldr	r2, [sp, #12]
 800f83c:	1d11      	adds	r1, r2, #4
 800f83e:	6812      	ldr	r2, [r2, #0]
 800f840:	9103      	str	r1, [sp, #12]
 800f842:	2a00      	cmp	r2, #0
 800f844:	db01      	blt.n	800f84a <_svfiprintf_r+0xfa>
 800f846:	9207      	str	r2, [sp, #28]
 800f848:	e004      	b.n	800f854 <_svfiprintf_r+0x104>
 800f84a:	4252      	negs	r2, r2
 800f84c:	f043 0302 	orr.w	r3, r3, #2
 800f850:	9207      	str	r2, [sp, #28]
 800f852:	9304      	str	r3, [sp, #16]
 800f854:	783b      	ldrb	r3, [r7, #0]
 800f856:	2b2e      	cmp	r3, #46	; 0x2e
 800f858:	d10c      	bne.n	800f874 <_svfiprintf_r+0x124>
 800f85a:	787b      	ldrb	r3, [r7, #1]
 800f85c:	2b2a      	cmp	r3, #42	; 0x2a
 800f85e:	d133      	bne.n	800f8c8 <_svfiprintf_r+0x178>
 800f860:	9b03      	ldr	r3, [sp, #12]
 800f862:	1d1a      	adds	r2, r3, #4
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	9203      	str	r2, [sp, #12]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	bfb8      	it	lt
 800f86c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f870:	3702      	adds	r7, #2
 800f872:	9305      	str	r3, [sp, #20]
 800f874:	4d2e      	ldr	r5, [pc, #184]	; (800f930 <_svfiprintf_r+0x1e0>)
 800f876:	7839      	ldrb	r1, [r7, #0]
 800f878:	2203      	movs	r2, #3
 800f87a:	4628      	mov	r0, r5
 800f87c:	f7f0 fd10 	bl	80002a0 <memchr>
 800f880:	b138      	cbz	r0, 800f892 <_svfiprintf_r+0x142>
 800f882:	2340      	movs	r3, #64	; 0x40
 800f884:	1b40      	subs	r0, r0, r5
 800f886:	fa03 f000 	lsl.w	r0, r3, r0
 800f88a:	9b04      	ldr	r3, [sp, #16]
 800f88c:	4303      	orrs	r3, r0
 800f88e:	3701      	adds	r7, #1
 800f890:	9304      	str	r3, [sp, #16]
 800f892:	7839      	ldrb	r1, [r7, #0]
 800f894:	4827      	ldr	r0, [pc, #156]	; (800f934 <_svfiprintf_r+0x1e4>)
 800f896:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f89a:	2206      	movs	r2, #6
 800f89c:	1c7e      	adds	r6, r7, #1
 800f89e:	f7f0 fcff 	bl	80002a0 <memchr>
 800f8a2:	2800      	cmp	r0, #0
 800f8a4:	d038      	beq.n	800f918 <_svfiprintf_r+0x1c8>
 800f8a6:	4b24      	ldr	r3, [pc, #144]	; (800f938 <_svfiprintf_r+0x1e8>)
 800f8a8:	bb13      	cbnz	r3, 800f8f0 <_svfiprintf_r+0x1a0>
 800f8aa:	9b03      	ldr	r3, [sp, #12]
 800f8ac:	3307      	adds	r3, #7
 800f8ae:	f023 0307 	bic.w	r3, r3, #7
 800f8b2:	3308      	adds	r3, #8
 800f8b4:	9303      	str	r3, [sp, #12]
 800f8b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8b8:	444b      	add	r3, r9
 800f8ba:	9309      	str	r3, [sp, #36]	; 0x24
 800f8bc:	e76d      	b.n	800f79a <_svfiprintf_r+0x4a>
 800f8be:	fb05 3202 	mla	r2, r5, r2, r3
 800f8c2:	2001      	movs	r0, #1
 800f8c4:	460f      	mov	r7, r1
 800f8c6:	e7a6      	b.n	800f816 <_svfiprintf_r+0xc6>
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	3701      	adds	r7, #1
 800f8cc:	9305      	str	r3, [sp, #20]
 800f8ce:	4619      	mov	r1, r3
 800f8d0:	250a      	movs	r5, #10
 800f8d2:	4638      	mov	r0, r7
 800f8d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f8d8:	3a30      	subs	r2, #48	; 0x30
 800f8da:	2a09      	cmp	r2, #9
 800f8dc:	d903      	bls.n	800f8e6 <_svfiprintf_r+0x196>
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d0c8      	beq.n	800f874 <_svfiprintf_r+0x124>
 800f8e2:	9105      	str	r1, [sp, #20]
 800f8e4:	e7c6      	b.n	800f874 <_svfiprintf_r+0x124>
 800f8e6:	fb05 2101 	mla	r1, r5, r1, r2
 800f8ea:	2301      	movs	r3, #1
 800f8ec:	4607      	mov	r7, r0
 800f8ee:	e7f0      	b.n	800f8d2 <_svfiprintf_r+0x182>
 800f8f0:	ab03      	add	r3, sp, #12
 800f8f2:	9300      	str	r3, [sp, #0]
 800f8f4:	4622      	mov	r2, r4
 800f8f6:	4b11      	ldr	r3, [pc, #68]	; (800f93c <_svfiprintf_r+0x1ec>)
 800f8f8:	a904      	add	r1, sp, #16
 800f8fa:	4640      	mov	r0, r8
 800f8fc:	f7fe f998 	bl	800dc30 <_printf_float>
 800f900:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f904:	4681      	mov	r9, r0
 800f906:	d1d6      	bne.n	800f8b6 <_svfiprintf_r+0x166>
 800f908:	89a3      	ldrh	r3, [r4, #12]
 800f90a:	065b      	lsls	r3, r3, #25
 800f90c:	f53f af35 	bmi.w	800f77a <_svfiprintf_r+0x2a>
 800f910:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f912:	b01d      	add	sp, #116	; 0x74
 800f914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f918:	ab03      	add	r3, sp, #12
 800f91a:	9300      	str	r3, [sp, #0]
 800f91c:	4622      	mov	r2, r4
 800f91e:	4b07      	ldr	r3, [pc, #28]	; (800f93c <_svfiprintf_r+0x1ec>)
 800f920:	a904      	add	r1, sp, #16
 800f922:	4640      	mov	r0, r8
 800f924:	f7fe fc3a 	bl	800e19c <_printf_i>
 800f928:	e7ea      	b.n	800f900 <_svfiprintf_r+0x1b0>
 800f92a:	bf00      	nop
 800f92c:	08010cfc 	.word	0x08010cfc
 800f930:	08010d02 	.word	0x08010d02
 800f934:	08010d06 	.word	0x08010d06
 800f938:	0800dc31 	.word	0x0800dc31
 800f93c:	0800f69d 	.word	0x0800f69d

0800f940 <__ascii_mbtowc>:
 800f940:	b082      	sub	sp, #8
 800f942:	b901      	cbnz	r1, 800f946 <__ascii_mbtowc+0x6>
 800f944:	a901      	add	r1, sp, #4
 800f946:	b142      	cbz	r2, 800f95a <__ascii_mbtowc+0x1a>
 800f948:	b14b      	cbz	r3, 800f95e <__ascii_mbtowc+0x1e>
 800f94a:	7813      	ldrb	r3, [r2, #0]
 800f94c:	600b      	str	r3, [r1, #0]
 800f94e:	7812      	ldrb	r2, [r2, #0]
 800f950:	1c10      	adds	r0, r2, #0
 800f952:	bf18      	it	ne
 800f954:	2001      	movne	r0, #1
 800f956:	b002      	add	sp, #8
 800f958:	4770      	bx	lr
 800f95a:	4610      	mov	r0, r2
 800f95c:	e7fb      	b.n	800f956 <__ascii_mbtowc+0x16>
 800f95e:	f06f 0001 	mvn.w	r0, #1
 800f962:	e7f8      	b.n	800f956 <__ascii_mbtowc+0x16>

0800f964 <memmove>:
 800f964:	4288      	cmp	r0, r1
 800f966:	b510      	push	{r4, lr}
 800f968:	eb01 0302 	add.w	r3, r1, r2
 800f96c:	d807      	bhi.n	800f97e <memmove+0x1a>
 800f96e:	1e42      	subs	r2, r0, #1
 800f970:	4299      	cmp	r1, r3
 800f972:	d00a      	beq.n	800f98a <memmove+0x26>
 800f974:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f978:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f97c:	e7f8      	b.n	800f970 <memmove+0xc>
 800f97e:	4283      	cmp	r3, r0
 800f980:	d9f5      	bls.n	800f96e <memmove+0xa>
 800f982:	1881      	adds	r1, r0, r2
 800f984:	1ad2      	subs	r2, r2, r3
 800f986:	42d3      	cmn	r3, r2
 800f988:	d100      	bne.n	800f98c <memmove+0x28>
 800f98a:	bd10      	pop	{r4, pc}
 800f98c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f990:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f994:	e7f7      	b.n	800f986 <memmove+0x22>

0800f996 <_realloc_r>:
 800f996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f998:	4607      	mov	r7, r0
 800f99a:	4614      	mov	r4, r2
 800f99c:	460e      	mov	r6, r1
 800f99e:	b921      	cbnz	r1, 800f9aa <_realloc_r+0x14>
 800f9a0:	4611      	mov	r1, r2
 800f9a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f9a6:	f7fe b855 	b.w	800da54 <_malloc_r>
 800f9aa:	b922      	cbnz	r2, 800f9b6 <_realloc_r+0x20>
 800f9ac:	f7fe f804 	bl	800d9b8 <_free_r>
 800f9b0:	4625      	mov	r5, r4
 800f9b2:	4628      	mov	r0, r5
 800f9b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9b6:	f000 f821 	bl	800f9fc <_malloc_usable_size_r>
 800f9ba:	42a0      	cmp	r0, r4
 800f9bc:	d20f      	bcs.n	800f9de <_realloc_r+0x48>
 800f9be:	4621      	mov	r1, r4
 800f9c0:	4638      	mov	r0, r7
 800f9c2:	f7fe f847 	bl	800da54 <_malloc_r>
 800f9c6:	4605      	mov	r5, r0
 800f9c8:	2800      	cmp	r0, #0
 800f9ca:	d0f2      	beq.n	800f9b2 <_realloc_r+0x1c>
 800f9cc:	4631      	mov	r1, r6
 800f9ce:	4622      	mov	r2, r4
 800f9d0:	f7fd ffde 	bl	800d990 <memcpy>
 800f9d4:	4631      	mov	r1, r6
 800f9d6:	4638      	mov	r0, r7
 800f9d8:	f7fd ffee 	bl	800d9b8 <_free_r>
 800f9dc:	e7e9      	b.n	800f9b2 <_realloc_r+0x1c>
 800f9de:	4635      	mov	r5, r6
 800f9e0:	e7e7      	b.n	800f9b2 <_realloc_r+0x1c>

0800f9e2 <__ascii_wctomb>:
 800f9e2:	b149      	cbz	r1, 800f9f8 <__ascii_wctomb+0x16>
 800f9e4:	2aff      	cmp	r2, #255	; 0xff
 800f9e6:	bf85      	ittet	hi
 800f9e8:	238a      	movhi	r3, #138	; 0x8a
 800f9ea:	6003      	strhi	r3, [r0, #0]
 800f9ec:	700a      	strbls	r2, [r1, #0]
 800f9ee:	f04f 30ff 	movhi.w	r0, #4294967295
 800f9f2:	bf98      	it	ls
 800f9f4:	2001      	movls	r0, #1
 800f9f6:	4770      	bx	lr
 800f9f8:	4608      	mov	r0, r1
 800f9fa:	4770      	bx	lr

0800f9fc <_malloc_usable_size_r>:
 800f9fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa00:	1f18      	subs	r0, r3, #4
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	bfbc      	itt	lt
 800fa06:	580b      	ldrlt	r3, [r1, r0]
 800fa08:	18c0      	addlt	r0, r0, r3
 800fa0a:	4770      	bx	lr
 800fa0c:	0000      	movs	r0, r0
	...

0800fa10 <sin>:
 800fa10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fa12:	ec51 0b10 	vmov	r0, r1, d0
 800fa16:	4a20      	ldr	r2, [pc, #128]	; (800fa98 <sin+0x88>)
 800fa18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fa1c:	4293      	cmp	r3, r2
 800fa1e:	dc07      	bgt.n	800fa30 <sin+0x20>
 800fa20:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800fa90 <sin+0x80>
 800fa24:	2000      	movs	r0, #0
 800fa26:	f000 fe8b 	bl	8010740 <__kernel_sin>
 800fa2a:	ec51 0b10 	vmov	r0, r1, d0
 800fa2e:	e007      	b.n	800fa40 <sin+0x30>
 800fa30:	4a1a      	ldr	r2, [pc, #104]	; (800fa9c <sin+0x8c>)
 800fa32:	4293      	cmp	r3, r2
 800fa34:	dd09      	ble.n	800fa4a <sin+0x3a>
 800fa36:	ee10 2a10 	vmov	r2, s0
 800fa3a:	460b      	mov	r3, r1
 800fa3c:	f7f0 fc84 	bl	8000348 <__aeabi_dsub>
 800fa40:	ec41 0b10 	vmov	d0, r0, r1
 800fa44:	b005      	add	sp, #20
 800fa46:	f85d fb04 	ldr.w	pc, [sp], #4
 800fa4a:	4668      	mov	r0, sp
 800fa4c:	f000 f878 	bl	800fb40 <__ieee754_rem_pio2>
 800fa50:	f000 0003 	and.w	r0, r0, #3
 800fa54:	2801      	cmp	r0, #1
 800fa56:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fa5a:	ed9d 0b00 	vldr	d0, [sp]
 800fa5e:	d004      	beq.n	800fa6a <sin+0x5a>
 800fa60:	2802      	cmp	r0, #2
 800fa62:	d005      	beq.n	800fa70 <sin+0x60>
 800fa64:	b970      	cbnz	r0, 800fa84 <sin+0x74>
 800fa66:	2001      	movs	r0, #1
 800fa68:	e7dd      	b.n	800fa26 <sin+0x16>
 800fa6a:	f000 fa61 	bl	800ff30 <__kernel_cos>
 800fa6e:	e7dc      	b.n	800fa2a <sin+0x1a>
 800fa70:	2001      	movs	r0, #1
 800fa72:	f000 fe65 	bl	8010740 <__kernel_sin>
 800fa76:	ec53 2b10 	vmov	r2, r3, d0
 800fa7a:	ee10 0a10 	vmov	r0, s0
 800fa7e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fa82:	e7dd      	b.n	800fa40 <sin+0x30>
 800fa84:	f000 fa54 	bl	800ff30 <__kernel_cos>
 800fa88:	e7f5      	b.n	800fa76 <sin+0x66>
 800fa8a:	bf00      	nop
 800fa8c:	f3af 8000 	nop.w
	...
 800fa98:	3fe921fb 	.word	0x3fe921fb
 800fa9c:	7fefffff 	.word	0x7fefffff

0800faa0 <sqrtf>:
 800faa0:	b510      	push	{r4, lr}
 800faa2:	ed2d 8b02 	vpush	{d8}
 800faa6:	b08a      	sub	sp, #40	; 0x28
 800faa8:	eeb0 8a40 	vmov.f32	s16, s0
 800faac:	f000 fa3a 	bl	800ff24 <__ieee754_sqrtf>
 800fab0:	4b21      	ldr	r3, [pc, #132]	; (800fb38 <sqrtf+0x98>)
 800fab2:	f993 4000 	ldrsb.w	r4, [r3]
 800fab6:	1c63      	adds	r3, r4, #1
 800fab8:	d02c      	beq.n	800fb14 <sqrtf+0x74>
 800faba:	eeb4 8a48 	vcmp.f32	s16, s16
 800fabe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fac2:	d627      	bvs.n	800fb14 <sqrtf+0x74>
 800fac4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800fac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800facc:	d522      	bpl.n	800fb14 <sqrtf+0x74>
 800face:	2301      	movs	r3, #1
 800fad0:	9300      	str	r3, [sp, #0]
 800fad2:	4b1a      	ldr	r3, [pc, #104]	; (800fb3c <sqrtf+0x9c>)
 800fad4:	9301      	str	r3, [sp, #4]
 800fad6:	ee18 0a10 	vmov	r0, s16
 800fada:	2300      	movs	r3, #0
 800fadc:	9308      	str	r3, [sp, #32]
 800fade:	f7f0 fd93 	bl	8000608 <__aeabi_f2d>
 800fae2:	2200      	movs	r2, #0
 800fae4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fae8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800faec:	2300      	movs	r3, #0
 800faee:	b9ac      	cbnz	r4, 800fb1c <sqrtf+0x7c>
 800faf0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800faf4:	4668      	mov	r0, sp
 800faf6:	f000 ff6b 	bl	80109d0 <matherr>
 800fafa:	b1b8      	cbz	r0, 800fb2c <sqrtf+0x8c>
 800fafc:	9b08      	ldr	r3, [sp, #32]
 800fafe:	b11b      	cbz	r3, 800fb08 <sqrtf+0x68>
 800fb00:	f7fd ff0c 	bl	800d91c <__errno>
 800fb04:	9b08      	ldr	r3, [sp, #32]
 800fb06:	6003      	str	r3, [r0, #0]
 800fb08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb0c:	f7f1 f8ac 	bl	8000c68 <__aeabi_d2f>
 800fb10:	ee00 0a10 	vmov	s0, r0
 800fb14:	b00a      	add	sp, #40	; 0x28
 800fb16:	ecbd 8b02 	vpop	{d8}
 800fb1a:	bd10      	pop	{r4, pc}
 800fb1c:	4610      	mov	r0, r2
 800fb1e:	4619      	mov	r1, r3
 800fb20:	f7f0 fef4 	bl	800090c <__aeabi_ddiv>
 800fb24:	2c02      	cmp	r4, #2
 800fb26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb2a:	d1e3      	bne.n	800faf4 <sqrtf+0x54>
 800fb2c:	f7fd fef6 	bl	800d91c <__errno>
 800fb30:	2321      	movs	r3, #33	; 0x21
 800fb32:	6003      	str	r3, [r0, #0]
 800fb34:	e7e2      	b.n	800fafc <sqrtf+0x5c>
 800fb36:	bf00      	nop
 800fb38:	20000218 	.word	0x20000218
 800fb3c:	08010e18 	.word	0x08010e18

0800fb40 <__ieee754_rem_pio2>:
 800fb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb44:	ec57 6b10 	vmov	r6, r7, d0
 800fb48:	4bc3      	ldr	r3, [pc, #780]	; (800fe58 <__ieee754_rem_pio2+0x318>)
 800fb4a:	b08d      	sub	sp, #52	; 0x34
 800fb4c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800fb50:	4598      	cmp	r8, r3
 800fb52:	4604      	mov	r4, r0
 800fb54:	9704      	str	r7, [sp, #16]
 800fb56:	dc07      	bgt.n	800fb68 <__ieee754_rem_pio2+0x28>
 800fb58:	2200      	movs	r2, #0
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	ed84 0b00 	vstr	d0, [r4]
 800fb60:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800fb64:	2500      	movs	r5, #0
 800fb66:	e027      	b.n	800fbb8 <__ieee754_rem_pio2+0x78>
 800fb68:	4bbc      	ldr	r3, [pc, #752]	; (800fe5c <__ieee754_rem_pio2+0x31c>)
 800fb6a:	4598      	cmp	r8, r3
 800fb6c:	dc75      	bgt.n	800fc5a <__ieee754_rem_pio2+0x11a>
 800fb6e:	9b04      	ldr	r3, [sp, #16]
 800fb70:	4dbb      	ldr	r5, [pc, #748]	; (800fe60 <__ieee754_rem_pio2+0x320>)
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	ee10 0a10 	vmov	r0, s0
 800fb78:	a3a9      	add	r3, pc, #676	; (adr r3, 800fe20 <__ieee754_rem_pio2+0x2e0>)
 800fb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb7e:	4639      	mov	r1, r7
 800fb80:	dd36      	ble.n	800fbf0 <__ieee754_rem_pio2+0xb0>
 800fb82:	f7f0 fbe1 	bl	8000348 <__aeabi_dsub>
 800fb86:	45a8      	cmp	r8, r5
 800fb88:	4606      	mov	r6, r0
 800fb8a:	460f      	mov	r7, r1
 800fb8c:	d018      	beq.n	800fbc0 <__ieee754_rem_pio2+0x80>
 800fb8e:	a3a6      	add	r3, pc, #664	; (adr r3, 800fe28 <__ieee754_rem_pio2+0x2e8>)
 800fb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb94:	f7f0 fbd8 	bl	8000348 <__aeabi_dsub>
 800fb98:	4602      	mov	r2, r0
 800fb9a:	460b      	mov	r3, r1
 800fb9c:	e9c4 2300 	strd	r2, r3, [r4]
 800fba0:	4630      	mov	r0, r6
 800fba2:	4639      	mov	r1, r7
 800fba4:	f7f0 fbd0 	bl	8000348 <__aeabi_dsub>
 800fba8:	a39f      	add	r3, pc, #636	; (adr r3, 800fe28 <__ieee754_rem_pio2+0x2e8>)
 800fbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbae:	f7f0 fbcb 	bl	8000348 <__aeabi_dsub>
 800fbb2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fbb6:	2501      	movs	r5, #1
 800fbb8:	4628      	mov	r0, r5
 800fbba:	b00d      	add	sp, #52	; 0x34
 800fbbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbc0:	a39b      	add	r3, pc, #620	; (adr r3, 800fe30 <__ieee754_rem_pio2+0x2f0>)
 800fbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbc6:	f7f0 fbbf 	bl	8000348 <__aeabi_dsub>
 800fbca:	a39b      	add	r3, pc, #620	; (adr r3, 800fe38 <__ieee754_rem_pio2+0x2f8>)
 800fbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd0:	4606      	mov	r6, r0
 800fbd2:	460f      	mov	r7, r1
 800fbd4:	f7f0 fbb8 	bl	8000348 <__aeabi_dsub>
 800fbd8:	4602      	mov	r2, r0
 800fbda:	460b      	mov	r3, r1
 800fbdc:	e9c4 2300 	strd	r2, r3, [r4]
 800fbe0:	4630      	mov	r0, r6
 800fbe2:	4639      	mov	r1, r7
 800fbe4:	f7f0 fbb0 	bl	8000348 <__aeabi_dsub>
 800fbe8:	a393      	add	r3, pc, #588	; (adr r3, 800fe38 <__ieee754_rem_pio2+0x2f8>)
 800fbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbee:	e7de      	b.n	800fbae <__ieee754_rem_pio2+0x6e>
 800fbf0:	f7f0 fbac 	bl	800034c <__adddf3>
 800fbf4:	45a8      	cmp	r8, r5
 800fbf6:	4606      	mov	r6, r0
 800fbf8:	460f      	mov	r7, r1
 800fbfa:	d016      	beq.n	800fc2a <__ieee754_rem_pio2+0xea>
 800fbfc:	a38a      	add	r3, pc, #552	; (adr r3, 800fe28 <__ieee754_rem_pio2+0x2e8>)
 800fbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc02:	f7f0 fba3 	bl	800034c <__adddf3>
 800fc06:	4602      	mov	r2, r0
 800fc08:	460b      	mov	r3, r1
 800fc0a:	e9c4 2300 	strd	r2, r3, [r4]
 800fc0e:	4630      	mov	r0, r6
 800fc10:	4639      	mov	r1, r7
 800fc12:	f7f0 fb99 	bl	8000348 <__aeabi_dsub>
 800fc16:	a384      	add	r3, pc, #528	; (adr r3, 800fe28 <__ieee754_rem_pio2+0x2e8>)
 800fc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc1c:	f7f0 fb96 	bl	800034c <__adddf3>
 800fc20:	f04f 35ff 	mov.w	r5, #4294967295
 800fc24:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fc28:	e7c6      	b.n	800fbb8 <__ieee754_rem_pio2+0x78>
 800fc2a:	a381      	add	r3, pc, #516	; (adr r3, 800fe30 <__ieee754_rem_pio2+0x2f0>)
 800fc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc30:	f7f0 fb8c 	bl	800034c <__adddf3>
 800fc34:	a380      	add	r3, pc, #512	; (adr r3, 800fe38 <__ieee754_rem_pio2+0x2f8>)
 800fc36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc3a:	4606      	mov	r6, r0
 800fc3c:	460f      	mov	r7, r1
 800fc3e:	f7f0 fb85 	bl	800034c <__adddf3>
 800fc42:	4602      	mov	r2, r0
 800fc44:	460b      	mov	r3, r1
 800fc46:	e9c4 2300 	strd	r2, r3, [r4]
 800fc4a:	4630      	mov	r0, r6
 800fc4c:	4639      	mov	r1, r7
 800fc4e:	f7f0 fb7b 	bl	8000348 <__aeabi_dsub>
 800fc52:	a379      	add	r3, pc, #484	; (adr r3, 800fe38 <__ieee754_rem_pio2+0x2f8>)
 800fc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc58:	e7e0      	b.n	800fc1c <__ieee754_rem_pio2+0xdc>
 800fc5a:	4b82      	ldr	r3, [pc, #520]	; (800fe64 <__ieee754_rem_pio2+0x324>)
 800fc5c:	4598      	cmp	r8, r3
 800fc5e:	f300 80d0 	bgt.w	800fe02 <__ieee754_rem_pio2+0x2c2>
 800fc62:	f000 fe27 	bl	80108b4 <fabs>
 800fc66:	ec57 6b10 	vmov	r6, r7, d0
 800fc6a:	ee10 0a10 	vmov	r0, s0
 800fc6e:	a374      	add	r3, pc, #464	; (adr r3, 800fe40 <__ieee754_rem_pio2+0x300>)
 800fc70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc74:	4639      	mov	r1, r7
 800fc76:	f7f0 fd1f 	bl	80006b8 <__aeabi_dmul>
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	4b7a      	ldr	r3, [pc, #488]	; (800fe68 <__ieee754_rem_pio2+0x328>)
 800fc7e:	f7f0 fb65 	bl	800034c <__adddf3>
 800fc82:	f7f0 ffc9 	bl	8000c18 <__aeabi_d2iz>
 800fc86:	4605      	mov	r5, r0
 800fc88:	f7f0 fcac 	bl	80005e4 <__aeabi_i2d>
 800fc8c:	a364      	add	r3, pc, #400	; (adr r3, 800fe20 <__ieee754_rem_pio2+0x2e0>)
 800fc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc96:	f7f0 fd0f 	bl	80006b8 <__aeabi_dmul>
 800fc9a:	4602      	mov	r2, r0
 800fc9c:	460b      	mov	r3, r1
 800fc9e:	4630      	mov	r0, r6
 800fca0:	4639      	mov	r1, r7
 800fca2:	f7f0 fb51 	bl	8000348 <__aeabi_dsub>
 800fca6:	a360      	add	r3, pc, #384	; (adr r3, 800fe28 <__ieee754_rem_pio2+0x2e8>)
 800fca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcac:	4682      	mov	sl, r0
 800fcae:	468b      	mov	fp, r1
 800fcb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fcb4:	f7f0 fd00 	bl	80006b8 <__aeabi_dmul>
 800fcb8:	2d1f      	cmp	r5, #31
 800fcba:	4606      	mov	r6, r0
 800fcbc:	460f      	mov	r7, r1
 800fcbe:	dc0c      	bgt.n	800fcda <__ieee754_rem_pio2+0x19a>
 800fcc0:	1e6a      	subs	r2, r5, #1
 800fcc2:	4b6a      	ldr	r3, [pc, #424]	; (800fe6c <__ieee754_rem_pio2+0x32c>)
 800fcc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fcc8:	4543      	cmp	r3, r8
 800fcca:	d006      	beq.n	800fcda <__ieee754_rem_pio2+0x19a>
 800fccc:	4632      	mov	r2, r6
 800fcce:	463b      	mov	r3, r7
 800fcd0:	4650      	mov	r0, sl
 800fcd2:	4659      	mov	r1, fp
 800fcd4:	f7f0 fb38 	bl	8000348 <__aeabi_dsub>
 800fcd8:	e00e      	b.n	800fcf8 <__ieee754_rem_pio2+0x1b8>
 800fcda:	4632      	mov	r2, r6
 800fcdc:	463b      	mov	r3, r7
 800fcde:	4650      	mov	r0, sl
 800fce0:	4659      	mov	r1, fp
 800fce2:	f7f0 fb31 	bl	8000348 <__aeabi_dsub>
 800fce6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fcea:	9305      	str	r3, [sp, #20]
 800fcec:	9a05      	ldr	r2, [sp, #20]
 800fcee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fcf2:	1ad3      	subs	r3, r2, r3
 800fcf4:	2b10      	cmp	r3, #16
 800fcf6:	dc02      	bgt.n	800fcfe <__ieee754_rem_pio2+0x1be>
 800fcf8:	e9c4 0100 	strd	r0, r1, [r4]
 800fcfc:	e039      	b.n	800fd72 <__ieee754_rem_pio2+0x232>
 800fcfe:	a34c      	add	r3, pc, #304	; (adr r3, 800fe30 <__ieee754_rem_pio2+0x2f0>)
 800fd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd08:	f7f0 fcd6 	bl	80006b8 <__aeabi_dmul>
 800fd0c:	4606      	mov	r6, r0
 800fd0e:	460f      	mov	r7, r1
 800fd10:	4602      	mov	r2, r0
 800fd12:	460b      	mov	r3, r1
 800fd14:	4650      	mov	r0, sl
 800fd16:	4659      	mov	r1, fp
 800fd18:	f7f0 fb16 	bl	8000348 <__aeabi_dsub>
 800fd1c:	4602      	mov	r2, r0
 800fd1e:	460b      	mov	r3, r1
 800fd20:	4680      	mov	r8, r0
 800fd22:	4689      	mov	r9, r1
 800fd24:	4650      	mov	r0, sl
 800fd26:	4659      	mov	r1, fp
 800fd28:	f7f0 fb0e 	bl	8000348 <__aeabi_dsub>
 800fd2c:	4632      	mov	r2, r6
 800fd2e:	463b      	mov	r3, r7
 800fd30:	f7f0 fb0a 	bl	8000348 <__aeabi_dsub>
 800fd34:	a340      	add	r3, pc, #256	; (adr r3, 800fe38 <__ieee754_rem_pio2+0x2f8>)
 800fd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd3a:	4606      	mov	r6, r0
 800fd3c:	460f      	mov	r7, r1
 800fd3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd42:	f7f0 fcb9 	bl	80006b8 <__aeabi_dmul>
 800fd46:	4632      	mov	r2, r6
 800fd48:	463b      	mov	r3, r7
 800fd4a:	f7f0 fafd 	bl	8000348 <__aeabi_dsub>
 800fd4e:	4602      	mov	r2, r0
 800fd50:	460b      	mov	r3, r1
 800fd52:	4606      	mov	r6, r0
 800fd54:	460f      	mov	r7, r1
 800fd56:	4640      	mov	r0, r8
 800fd58:	4649      	mov	r1, r9
 800fd5a:	f7f0 faf5 	bl	8000348 <__aeabi_dsub>
 800fd5e:	9a05      	ldr	r2, [sp, #20]
 800fd60:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fd64:	1ad3      	subs	r3, r2, r3
 800fd66:	2b31      	cmp	r3, #49	; 0x31
 800fd68:	dc20      	bgt.n	800fdac <__ieee754_rem_pio2+0x26c>
 800fd6a:	e9c4 0100 	strd	r0, r1, [r4]
 800fd6e:	46c2      	mov	sl, r8
 800fd70:	46cb      	mov	fp, r9
 800fd72:	e9d4 8900 	ldrd	r8, r9, [r4]
 800fd76:	4650      	mov	r0, sl
 800fd78:	4642      	mov	r2, r8
 800fd7a:	464b      	mov	r3, r9
 800fd7c:	4659      	mov	r1, fp
 800fd7e:	f7f0 fae3 	bl	8000348 <__aeabi_dsub>
 800fd82:	463b      	mov	r3, r7
 800fd84:	4632      	mov	r2, r6
 800fd86:	f7f0 fadf 	bl	8000348 <__aeabi_dsub>
 800fd8a:	9b04      	ldr	r3, [sp, #16]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fd92:	f6bf af11 	bge.w	800fbb8 <__ieee754_rem_pio2+0x78>
 800fd96:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fd9a:	6063      	str	r3, [r4, #4]
 800fd9c:	f8c4 8000 	str.w	r8, [r4]
 800fda0:	60a0      	str	r0, [r4, #8]
 800fda2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fda6:	60e3      	str	r3, [r4, #12]
 800fda8:	426d      	negs	r5, r5
 800fdaa:	e705      	b.n	800fbb8 <__ieee754_rem_pio2+0x78>
 800fdac:	a326      	add	r3, pc, #152	; (adr r3, 800fe48 <__ieee754_rem_pio2+0x308>)
 800fdae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdb6:	f7f0 fc7f 	bl	80006b8 <__aeabi_dmul>
 800fdba:	4606      	mov	r6, r0
 800fdbc:	460f      	mov	r7, r1
 800fdbe:	4602      	mov	r2, r0
 800fdc0:	460b      	mov	r3, r1
 800fdc2:	4640      	mov	r0, r8
 800fdc4:	4649      	mov	r1, r9
 800fdc6:	f7f0 fabf 	bl	8000348 <__aeabi_dsub>
 800fdca:	4602      	mov	r2, r0
 800fdcc:	460b      	mov	r3, r1
 800fdce:	4682      	mov	sl, r0
 800fdd0:	468b      	mov	fp, r1
 800fdd2:	4640      	mov	r0, r8
 800fdd4:	4649      	mov	r1, r9
 800fdd6:	f7f0 fab7 	bl	8000348 <__aeabi_dsub>
 800fdda:	4632      	mov	r2, r6
 800fddc:	463b      	mov	r3, r7
 800fdde:	f7f0 fab3 	bl	8000348 <__aeabi_dsub>
 800fde2:	a31b      	add	r3, pc, #108	; (adr r3, 800fe50 <__ieee754_rem_pio2+0x310>)
 800fde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde8:	4606      	mov	r6, r0
 800fdea:	460f      	mov	r7, r1
 800fdec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdf0:	f7f0 fc62 	bl	80006b8 <__aeabi_dmul>
 800fdf4:	4632      	mov	r2, r6
 800fdf6:	463b      	mov	r3, r7
 800fdf8:	f7f0 faa6 	bl	8000348 <__aeabi_dsub>
 800fdfc:	4606      	mov	r6, r0
 800fdfe:	460f      	mov	r7, r1
 800fe00:	e764      	b.n	800fccc <__ieee754_rem_pio2+0x18c>
 800fe02:	4b1b      	ldr	r3, [pc, #108]	; (800fe70 <__ieee754_rem_pio2+0x330>)
 800fe04:	4598      	cmp	r8, r3
 800fe06:	dd35      	ble.n	800fe74 <__ieee754_rem_pio2+0x334>
 800fe08:	ee10 2a10 	vmov	r2, s0
 800fe0c:	463b      	mov	r3, r7
 800fe0e:	4630      	mov	r0, r6
 800fe10:	4639      	mov	r1, r7
 800fe12:	f7f0 fa99 	bl	8000348 <__aeabi_dsub>
 800fe16:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fe1a:	e9c4 0100 	strd	r0, r1, [r4]
 800fe1e:	e6a1      	b.n	800fb64 <__ieee754_rem_pio2+0x24>
 800fe20:	54400000 	.word	0x54400000
 800fe24:	3ff921fb 	.word	0x3ff921fb
 800fe28:	1a626331 	.word	0x1a626331
 800fe2c:	3dd0b461 	.word	0x3dd0b461
 800fe30:	1a600000 	.word	0x1a600000
 800fe34:	3dd0b461 	.word	0x3dd0b461
 800fe38:	2e037073 	.word	0x2e037073
 800fe3c:	3ba3198a 	.word	0x3ba3198a
 800fe40:	6dc9c883 	.word	0x6dc9c883
 800fe44:	3fe45f30 	.word	0x3fe45f30
 800fe48:	2e000000 	.word	0x2e000000
 800fe4c:	3ba3198a 	.word	0x3ba3198a
 800fe50:	252049c1 	.word	0x252049c1
 800fe54:	397b839a 	.word	0x397b839a
 800fe58:	3fe921fb 	.word	0x3fe921fb
 800fe5c:	4002d97b 	.word	0x4002d97b
 800fe60:	3ff921fb 	.word	0x3ff921fb
 800fe64:	413921fb 	.word	0x413921fb
 800fe68:	3fe00000 	.word	0x3fe00000
 800fe6c:	08010e20 	.word	0x08010e20
 800fe70:	7fefffff 	.word	0x7fefffff
 800fe74:	ea4f 5528 	mov.w	r5, r8, asr #20
 800fe78:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800fe7c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800fe80:	4630      	mov	r0, r6
 800fe82:	460f      	mov	r7, r1
 800fe84:	f7f0 fec8 	bl	8000c18 <__aeabi_d2iz>
 800fe88:	f7f0 fbac 	bl	80005e4 <__aeabi_i2d>
 800fe8c:	4602      	mov	r2, r0
 800fe8e:	460b      	mov	r3, r1
 800fe90:	4630      	mov	r0, r6
 800fe92:	4639      	mov	r1, r7
 800fe94:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fe98:	f7f0 fa56 	bl	8000348 <__aeabi_dsub>
 800fe9c:	2200      	movs	r2, #0
 800fe9e:	4b1f      	ldr	r3, [pc, #124]	; (800ff1c <__ieee754_rem_pio2+0x3dc>)
 800fea0:	f7f0 fc0a 	bl	80006b8 <__aeabi_dmul>
 800fea4:	460f      	mov	r7, r1
 800fea6:	4606      	mov	r6, r0
 800fea8:	f7f0 feb6 	bl	8000c18 <__aeabi_d2iz>
 800feac:	f7f0 fb9a 	bl	80005e4 <__aeabi_i2d>
 800feb0:	4602      	mov	r2, r0
 800feb2:	460b      	mov	r3, r1
 800feb4:	4630      	mov	r0, r6
 800feb6:	4639      	mov	r1, r7
 800feb8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800febc:	f7f0 fa44 	bl	8000348 <__aeabi_dsub>
 800fec0:	2200      	movs	r2, #0
 800fec2:	4b16      	ldr	r3, [pc, #88]	; (800ff1c <__ieee754_rem_pio2+0x3dc>)
 800fec4:	f7f0 fbf8 	bl	80006b8 <__aeabi_dmul>
 800fec8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800fecc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800fed0:	f04f 0803 	mov.w	r8, #3
 800fed4:	2600      	movs	r6, #0
 800fed6:	2700      	movs	r7, #0
 800fed8:	4632      	mov	r2, r6
 800feda:	463b      	mov	r3, r7
 800fedc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800fee0:	f108 3aff 	add.w	sl, r8, #4294967295
 800fee4:	f7f0 fe50 	bl	8000b88 <__aeabi_dcmpeq>
 800fee8:	b9b0      	cbnz	r0, 800ff18 <__ieee754_rem_pio2+0x3d8>
 800feea:	4b0d      	ldr	r3, [pc, #52]	; (800ff20 <__ieee754_rem_pio2+0x3e0>)
 800feec:	9301      	str	r3, [sp, #4]
 800feee:	2302      	movs	r3, #2
 800fef0:	9300      	str	r3, [sp, #0]
 800fef2:	462a      	mov	r2, r5
 800fef4:	4643      	mov	r3, r8
 800fef6:	4621      	mov	r1, r4
 800fef8:	a806      	add	r0, sp, #24
 800fefa:	f000 f8e1 	bl	80100c0 <__kernel_rem_pio2>
 800fefe:	9b04      	ldr	r3, [sp, #16]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	4605      	mov	r5, r0
 800ff04:	f6bf ae58 	bge.w	800fbb8 <__ieee754_rem_pio2+0x78>
 800ff08:	6863      	ldr	r3, [r4, #4]
 800ff0a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ff0e:	6063      	str	r3, [r4, #4]
 800ff10:	68e3      	ldr	r3, [r4, #12]
 800ff12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ff16:	e746      	b.n	800fda6 <__ieee754_rem_pio2+0x266>
 800ff18:	46d0      	mov	r8, sl
 800ff1a:	e7dd      	b.n	800fed8 <__ieee754_rem_pio2+0x398>
 800ff1c:	41700000 	.word	0x41700000
 800ff20:	08010ea0 	.word	0x08010ea0

0800ff24 <__ieee754_sqrtf>:
 800ff24:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ff28:	4770      	bx	lr
 800ff2a:	0000      	movs	r0, r0
 800ff2c:	0000      	movs	r0, r0
	...

0800ff30 <__kernel_cos>:
 800ff30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff34:	ec59 8b10 	vmov	r8, r9, d0
 800ff38:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800ff3c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800ff40:	ed2d 8b02 	vpush	{d8}
 800ff44:	eeb0 8a41 	vmov.f32	s16, s2
 800ff48:	eef0 8a61 	vmov.f32	s17, s3
 800ff4c:	da07      	bge.n	800ff5e <__kernel_cos+0x2e>
 800ff4e:	ee10 0a10 	vmov	r0, s0
 800ff52:	4649      	mov	r1, r9
 800ff54:	f7f0 fe60 	bl	8000c18 <__aeabi_d2iz>
 800ff58:	2800      	cmp	r0, #0
 800ff5a:	f000 8089 	beq.w	8010070 <__kernel_cos+0x140>
 800ff5e:	4642      	mov	r2, r8
 800ff60:	464b      	mov	r3, r9
 800ff62:	4640      	mov	r0, r8
 800ff64:	4649      	mov	r1, r9
 800ff66:	f7f0 fba7 	bl	80006b8 <__aeabi_dmul>
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	4b4e      	ldr	r3, [pc, #312]	; (80100a8 <__kernel_cos+0x178>)
 800ff6e:	4604      	mov	r4, r0
 800ff70:	460d      	mov	r5, r1
 800ff72:	f7f0 fba1 	bl	80006b8 <__aeabi_dmul>
 800ff76:	a340      	add	r3, pc, #256	; (adr r3, 8010078 <__kernel_cos+0x148>)
 800ff78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff7c:	4682      	mov	sl, r0
 800ff7e:	468b      	mov	fp, r1
 800ff80:	4620      	mov	r0, r4
 800ff82:	4629      	mov	r1, r5
 800ff84:	f7f0 fb98 	bl	80006b8 <__aeabi_dmul>
 800ff88:	a33d      	add	r3, pc, #244	; (adr r3, 8010080 <__kernel_cos+0x150>)
 800ff8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff8e:	f7f0 f9dd 	bl	800034c <__adddf3>
 800ff92:	4622      	mov	r2, r4
 800ff94:	462b      	mov	r3, r5
 800ff96:	f7f0 fb8f 	bl	80006b8 <__aeabi_dmul>
 800ff9a:	a33b      	add	r3, pc, #236	; (adr r3, 8010088 <__kernel_cos+0x158>)
 800ff9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa0:	f7f0 f9d2 	bl	8000348 <__aeabi_dsub>
 800ffa4:	4622      	mov	r2, r4
 800ffa6:	462b      	mov	r3, r5
 800ffa8:	f7f0 fb86 	bl	80006b8 <__aeabi_dmul>
 800ffac:	a338      	add	r3, pc, #224	; (adr r3, 8010090 <__kernel_cos+0x160>)
 800ffae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffb2:	f7f0 f9cb 	bl	800034c <__adddf3>
 800ffb6:	4622      	mov	r2, r4
 800ffb8:	462b      	mov	r3, r5
 800ffba:	f7f0 fb7d 	bl	80006b8 <__aeabi_dmul>
 800ffbe:	a336      	add	r3, pc, #216	; (adr r3, 8010098 <__kernel_cos+0x168>)
 800ffc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc4:	f7f0 f9c0 	bl	8000348 <__aeabi_dsub>
 800ffc8:	4622      	mov	r2, r4
 800ffca:	462b      	mov	r3, r5
 800ffcc:	f7f0 fb74 	bl	80006b8 <__aeabi_dmul>
 800ffd0:	a333      	add	r3, pc, #204	; (adr r3, 80100a0 <__kernel_cos+0x170>)
 800ffd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd6:	f7f0 f9b9 	bl	800034c <__adddf3>
 800ffda:	4622      	mov	r2, r4
 800ffdc:	462b      	mov	r3, r5
 800ffde:	f7f0 fb6b 	bl	80006b8 <__aeabi_dmul>
 800ffe2:	4622      	mov	r2, r4
 800ffe4:	462b      	mov	r3, r5
 800ffe6:	f7f0 fb67 	bl	80006b8 <__aeabi_dmul>
 800ffea:	ec53 2b18 	vmov	r2, r3, d8
 800ffee:	4604      	mov	r4, r0
 800fff0:	460d      	mov	r5, r1
 800fff2:	4640      	mov	r0, r8
 800fff4:	4649      	mov	r1, r9
 800fff6:	f7f0 fb5f 	bl	80006b8 <__aeabi_dmul>
 800fffa:	460b      	mov	r3, r1
 800fffc:	4602      	mov	r2, r0
 800fffe:	4629      	mov	r1, r5
 8010000:	4620      	mov	r0, r4
 8010002:	f7f0 f9a1 	bl	8000348 <__aeabi_dsub>
 8010006:	4b29      	ldr	r3, [pc, #164]	; (80100ac <__kernel_cos+0x17c>)
 8010008:	429e      	cmp	r6, r3
 801000a:	4680      	mov	r8, r0
 801000c:	4689      	mov	r9, r1
 801000e:	dc11      	bgt.n	8010034 <__kernel_cos+0x104>
 8010010:	4602      	mov	r2, r0
 8010012:	460b      	mov	r3, r1
 8010014:	4650      	mov	r0, sl
 8010016:	4659      	mov	r1, fp
 8010018:	f7f0 f996 	bl	8000348 <__aeabi_dsub>
 801001c:	460b      	mov	r3, r1
 801001e:	4924      	ldr	r1, [pc, #144]	; (80100b0 <__kernel_cos+0x180>)
 8010020:	4602      	mov	r2, r0
 8010022:	2000      	movs	r0, #0
 8010024:	f7f0 f990 	bl	8000348 <__aeabi_dsub>
 8010028:	ecbd 8b02 	vpop	{d8}
 801002c:	ec41 0b10 	vmov	d0, r0, r1
 8010030:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010034:	4b1f      	ldr	r3, [pc, #124]	; (80100b4 <__kernel_cos+0x184>)
 8010036:	491e      	ldr	r1, [pc, #120]	; (80100b0 <__kernel_cos+0x180>)
 8010038:	429e      	cmp	r6, r3
 801003a:	bfcc      	ite	gt
 801003c:	4d1e      	ldrgt	r5, [pc, #120]	; (80100b8 <__kernel_cos+0x188>)
 801003e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8010042:	2400      	movs	r4, #0
 8010044:	4622      	mov	r2, r4
 8010046:	462b      	mov	r3, r5
 8010048:	2000      	movs	r0, #0
 801004a:	f7f0 f97d 	bl	8000348 <__aeabi_dsub>
 801004e:	4622      	mov	r2, r4
 8010050:	4606      	mov	r6, r0
 8010052:	460f      	mov	r7, r1
 8010054:	462b      	mov	r3, r5
 8010056:	4650      	mov	r0, sl
 8010058:	4659      	mov	r1, fp
 801005a:	f7f0 f975 	bl	8000348 <__aeabi_dsub>
 801005e:	4642      	mov	r2, r8
 8010060:	464b      	mov	r3, r9
 8010062:	f7f0 f971 	bl	8000348 <__aeabi_dsub>
 8010066:	4602      	mov	r2, r0
 8010068:	460b      	mov	r3, r1
 801006a:	4630      	mov	r0, r6
 801006c:	4639      	mov	r1, r7
 801006e:	e7d9      	b.n	8010024 <__kernel_cos+0xf4>
 8010070:	2000      	movs	r0, #0
 8010072:	490f      	ldr	r1, [pc, #60]	; (80100b0 <__kernel_cos+0x180>)
 8010074:	e7d8      	b.n	8010028 <__kernel_cos+0xf8>
 8010076:	bf00      	nop
 8010078:	be8838d4 	.word	0xbe8838d4
 801007c:	bda8fae9 	.word	0xbda8fae9
 8010080:	bdb4b1c4 	.word	0xbdb4b1c4
 8010084:	3e21ee9e 	.word	0x3e21ee9e
 8010088:	809c52ad 	.word	0x809c52ad
 801008c:	3e927e4f 	.word	0x3e927e4f
 8010090:	19cb1590 	.word	0x19cb1590
 8010094:	3efa01a0 	.word	0x3efa01a0
 8010098:	16c15177 	.word	0x16c15177
 801009c:	3f56c16c 	.word	0x3f56c16c
 80100a0:	5555554c 	.word	0x5555554c
 80100a4:	3fa55555 	.word	0x3fa55555
 80100a8:	3fe00000 	.word	0x3fe00000
 80100ac:	3fd33332 	.word	0x3fd33332
 80100b0:	3ff00000 	.word	0x3ff00000
 80100b4:	3fe90000 	.word	0x3fe90000
 80100b8:	3fd20000 	.word	0x3fd20000
 80100bc:	00000000 	.word	0x00000000

080100c0 <__kernel_rem_pio2>:
 80100c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100c4:	ed2d 8b02 	vpush	{d8}
 80100c8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80100cc:	1ed4      	subs	r4, r2, #3
 80100ce:	9308      	str	r3, [sp, #32]
 80100d0:	9101      	str	r1, [sp, #4]
 80100d2:	4bc5      	ldr	r3, [pc, #788]	; (80103e8 <__kernel_rem_pio2+0x328>)
 80100d4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80100d6:	9009      	str	r0, [sp, #36]	; 0x24
 80100d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80100dc:	9304      	str	r3, [sp, #16]
 80100de:	9b08      	ldr	r3, [sp, #32]
 80100e0:	3b01      	subs	r3, #1
 80100e2:	9307      	str	r3, [sp, #28]
 80100e4:	2318      	movs	r3, #24
 80100e6:	fb94 f4f3 	sdiv	r4, r4, r3
 80100ea:	f06f 0317 	mvn.w	r3, #23
 80100ee:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80100f2:	fb04 3303 	mla	r3, r4, r3, r3
 80100f6:	eb03 0a02 	add.w	sl, r3, r2
 80100fa:	9b04      	ldr	r3, [sp, #16]
 80100fc:	9a07      	ldr	r2, [sp, #28]
 80100fe:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80103d8 <__kernel_rem_pio2+0x318>
 8010102:	eb03 0802 	add.w	r8, r3, r2
 8010106:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010108:	1aa7      	subs	r7, r4, r2
 801010a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801010e:	ae22      	add	r6, sp, #136	; 0x88
 8010110:	2500      	movs	r5, #0
 8010112:	4545      	cmp	r5, r8
 8010114:	dd13      	ble.n	801013e <__kernel_rem_pio2+0x7e>
 8010116:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80103d8 <__kernel_rem_pio2+0x318>
 801011a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 801011e:	2600      	movs	r6, #0
 8010120:	9b04      	ldr	r3, [sp, #16]
 8010122:	429e      	cmp	r6, r3
 8010124:	dc32      	bgt.n	801018c <__kernel_rem_pio2+0xcc>
 8010126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010128:	9302      	str	r3, [sp, #8]
 801012a:	9b08      	ldr	r3, [sp, #32]
 801012c:	199d      	adds	r5, r3, r6
 801012e:	ab22      	add	r3, sp, #136	; 0x88
 8010130:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8010134:	9306      	str	r3, [sp, #24]
 8010136:	ec59 8b18 	vmov	r8, r9, d8
 801013a:	2700      	movs	r7, #0
 801013c:	e01f      	b.n	801017e <__kernel_rem_pio2+0xbe>
 801013e:	42ef      	cmn	r7, r5
 8010140:	d407      	bmi.n	8010152 <__kernel_rem_pio2+0x92>
 8010142:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010146:	f7f0 fa4d 	bl	80005e4 <__aeabi_i2d>
 801014a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801014e:	3501      	adds	r5, #1
 8010150:	e7df      	b.n	8010112 <__kernel_rem_pio2+0x52>
 8010152:	ec51 0b18 	vmov	r0, r1, d8
 8010156:	e7f8      	b.n	801014a <__kernel_rem_pio2+0x8a>
 8010158:	9906      	ldr	r1, [sp, #24]
 801015a:	9d02      	ldr	r5, [sp, #8]
 801015c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8010160:	9106      	str	r1, [sp, #24]
 8010162:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8010166:	9502      	str	r5, [sp, #8]
 8010168:	f7f0 faa6 	bl	80006b8 <__aeabi_dmul>
 801016c:	4602      	mov	r2, r0
 801016e:	460b      	mov	r3, r1
 8010170:	4640      	mov	r0, r8
 8010172:	4649      	mov	r1, r9
 8010174:	f7f0 f8ea 	bl	800034c <__adddf3>
 8010178:	3701      	adds	r7, #1
 801017a:	4680      	mov	r8, r0
 801017c:	4689      	mov	r9, r1
 801017e:	9b07      	ldr	r3, [sp, #28]
 8010180:	429f      	cmp	r7, r3
 8010182:	dde9      	ble.n	8010158 <__kernel_rem_pio2+0x98>
 8010184:	e8eb 8902 	strd	r8, r9, [fp], #8
 8010188:	3601      	adds	r6, #1
 801018a:	e7c9      	b.n	8010120 <__kernel_rem_pio2+0x60>
 801018c:	9b04      	ldr	r3, [sp, #16]
 801018e:	aa0e      	add	r2, sp, #56	; 0x38
 8010190:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010194:	930c      	str	r3, [sp, #48]	; 0x30
 8010196:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010198:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801019c:	9c04      	ldr	r4, [sp, #16]
 801019e:	930b      	str	r3, [sp, #44]	; 0x2c
 80101a0:	ab9a      	add	r3, sp, #616	; 0x268
 80101a2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80101a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80101aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80101ae:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80101b2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80101b6:	ab9a      	add	r3, sp, #616	; 0x268
 80101b8:	445b      	add	r3, fp
 80101ba:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80101be:	2500      	movs	r5, #0
 80101c0:	1b63      	subs	r3, r4, r5
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	dc78      	bgt.n	80102b8 <__kernel_rem_pio2+0x1f8>
 80101c6:	4650      	mov	r0, sl
 80101c8:	ec49 8b10 	vmov	d0, r8, r9
 80101cc:	f000 fc04 	bl	80109d8 <scalbn>
 80101d0:	ec57 6b10 	vmov	r6, r7, d0
 80101d4:	2200      	movs	r2, #0
 80101d6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80101da:	ee10 0a10 	vmov	r0, s0
 80101de:	4639      	mov	r1, r7
 80101e0:	f7f0 fa6a 	bl	80006b8 <__aeabi_dmul>
 80101e4:	ec41 0b10 	vmov	d0, r0, r1
 80101e8:	f000 fb6e 	bl	80108c8 <floor>
 80101ec:	2200      	movs	r2, #0
 80101ee:	ec51 0b10 	vmov	r0, r1, d0
 80101f2:	4b7e      	ldr	r3, [pc, #504]	; (80103ec <__kernel_rem_pio2+0x32c>)
 80101f4:	f7f0 fa60 	bl	80006b8 <__aeabi_dmul>
 80101f8:	4602      	mov	r2, r0
 80101fa:	460b      	mov	r3, r1
 80101fc:	4630      	mov	r0, r6
 80101fe:	4639      	mov	r1, r7
 8010200:	f7f0 f8a2 	bl	8000348 <__aeabi_dsub>
 8010204:	460f      	mov	r7, r1
 8010206:	4606      	mov	r6, r0
 8010208:	f7f0 fd06 	bl	8000c18 <__aeabi_d2iz>
 801020c:	9006      	str	r0, [sp, #24]
 801020e:	f7f0 f9e9 	bl	80005e4 <__aeabi_i2d>
 8010212:	4602      	mov	r2, r0
 8010214:	460b      	mov	r3, r1
 8010216:	4630      	mov	r0, r6
 8010218:	4639      	mov	r1, r7
 801021a:	f7f0 f895 	bl	8000348 <__aeabi_dsub>
 801021e:	f1ba 0f00 	cmp.w	sl, #0
 8010222:	4606      	mov	r6, r0
 8010224:	460f      	mov	r7, r1
 8010226:	dd6c      	ble.n	8010302 <__kernel_rem_pio2+0x242>
 8010228:	1e62      	subs	r2, r4, #1
 801022a:	ab0e      	add	r3, sp, #56	; 0x38
 801022c:	f1ca 0118 	rsb	r1, sl, #24
 8010230:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8010234:	9d06      	ldr	r5, [sp, #24]
 8010236:	fa40 f301 	asr.w	r3, r0, r1
 801023a:	441d      	add	r5, r3
 801023c:	408b      	lsls	r3, r1
 801023e:	1ac0      	subs	r0, r0, r3
 8010240:	ab0e      	add	r3, sp, #56	; 0x38
 8010242:	9506      	str	r5, [sp, #24]
 8010244:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8010248:	f1ca 0317 	rsb	r3, sl, #23
 801024c:	fa40 f303 	asr.w	r3, r0, r3
 8010250:	9302      	str	r3, [sp, #8]
 8010252:	9b02      	ldr	r3, [sp, #8]
 8010254:	2b00      	cmp	r3, #0
 8010256:	dd62      	ble.n	801031e <__kernel_rem_pio2+0x25e>
 8010258:	9b06      	ldr	r3, [sp, #24]
 801025a:	2200      	movs	r2, #0
 801025c:	3301      	adds	r3, #1
 801025e:	9306      	str	r3, [sp, #24]
 8010260:	4615      	mov	r5, r2
 8010262:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010266:	4294      	cmp	r4, r2
 8010268:	f300 8095 	bgt.w	8010396 <__kernel_rem_pio2+0x2d6>
 801026c:	f1ba 0f00 	cmp.w	sl, #0
 8010270:	dd07      	ble.n	8010282 <__kernel_rem_pio2+0x1c2>
 8010272:	f1ba 0f01 	cmp.w	sl, #1
 8010276:	f000 80a2 	beq.w	80103be <__kernel_rem_pio2+0x2fe>
 801027a:	f1ba 0f02 	cmp.w	sl, #2
 801027e:	f000 80c1 	beq.w	8010404 <__kernel_rem_pio2+0x344>
 8010282:	9b02      	ldr	r3, [sp, #8]
 8010284:	2b02      	cmp	r3, #2
 8010286:	d14a      	bne.n	801031e <__kernel_rem_pio2+0x25e>
 8010288:	4632      	mov	r2, r6
 801028a:	463b      	mov	r3, r7
 801028c:	2000      	movs	r0, #0
 801028e:	4958      	ldr	r1, [pc, #352]	; (80103f0 <__kernel_rem_pio2+0x330>)
 8010290:	f7f0 f85a 	bl	8000348 <__aeabi_dsub>
 8010294:	4606      	mov	r6, r0
 8010296:	460f      	mov	r7, r1
 8010298:	2d00      	cmp	r5, #0
 801029a:	d040      	beq.n	801031e <__kernel_rem_pio2+0x25e>
 801029c:	4650      	mov	r0, sl
 801029e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80103e0 <__kernel_rem_pio2+0x320>
 80102a2:	f000 fb99 	bl	80109d8 <scalbn>
 80102a6:	4630      	mov	r0, r6
 80102a8:	4639      	mov	r1, r7
 80102aa:	ec53 2b10 	vmov	r2, r3, d0
 80102ae:	f7f0 f84b 	bl	8000348 <__aeabi_dsub>
 80102b2:	4606      	mov	r6, r0
 80102b4:	460f      	mov	r7, r1
 80102b6:	e032      	b.n	801031e <__kernel_rem_pio2+0x25e>
 80102b8:	2200      	movs	r2, #0
 80102ba:	4b4e      	ldr	r3, [pc, #312]	; (80103f4 <__kernel_rem_pio2+0x334>)
 80102bc:	4640      	mov	r0, r8
 80102be:	4649      	mov	r1, r9
 80102c0:	f7f0 f9fa 	bl	80006b8 <__aeabi_dmul>
 80102c4:	f7f0 fca8 	bl	8000c18 <__aeabi_d2iz>
 80102c8:	f7f0 f98c 	bl	80005e4 <__aeabi_i2d>
 80102cc:	2200      	movs	r2, #0
 80102ce:	4b4a      	ldr	r3, [pc, #296]	; (80103f8 <__kernel_rem_pio2+0x338>)
 80102d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80102d4:	f7f0 f9f0 	bl	80006b8 <__aeabi_dmul>
 80102d8:	4602      	mov	r2, r0
 80102da:	460b      	mov	r3, r1
 80102dc:	4640      	mov	r0, r8
 80102de:	4649      	mov	r1, r9
 80102e0:	f7f0 f832 	bl	8000348 <__aeabi_dsub>
 80102e4:	f7f0 fc98 	bl	8000c18 <__aeabi_d2iz>
 80102e8:	ab0e      	add	r3, sp, #56	; 0x38
 80102ea:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80102ee:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80102f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102f6:	f7f0 f829 	bl	800034c <__adddf3>
 80102fa:	3501      	adds	r5, #1
 80102fc:	4680      	mov	r8, r0
 80102fe:	4689      	mov	r9, r1
 8010300:	e75e      	b.n	80101c0 <__kernel_rem_pio2+0x100>
 8010302:	d105      	bne.n	8010310 <__kernel_rem_pio2+0x250>
 8010304:	1e63      	subs	r3, r4, #1
 8010306:	aa0e      	add	r2, sp, #56	; 0x38
 8010308:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801030c:	15c3      	asrs	r3, r0, #23
 801030e:	e79f      	b.n	8010250 <__kernel_rem_pio2+0x190>
 8010310:	2200      	movs	r2, #0
 8010312:	4b3a      	ldr	r3, [pc, #232]	; (80103fc <__kernel_rem_pio2+0x33c>)
 8010314:	f7f0 fc56 	bl	8000bc4 <__aeabi_dcmpge>
 8010318:	2800      	cmp	r0, #0
 801031a:	d139      	bne.n	8010390 <__kernel_rem_pio2+0x2d0>
 801031c:	9002      	str	r0, [sp, #8]
 801031e:	2200      	movs	r2, #0
 8010320:	2300      	movs	r3, #0
 8010322:	4630      	mov	r0, r6
 8010324:	4639      	mov	r1, r7
 8010326:	f7f0 fc2f 	bl	8000b88 <__aeabi_dcmpeq>
 801032a:	2800      	cmp	r0, #0
 801032c:	f000 80c7 	beq.w	80104be <__kernel_rem_pio2+0x3fe>
 8010330:	1e65      	subs	r5, r4, #1
 8010332:	462b      	mov	r3, r5
 8010334:	2200      	movs	r2, #0
 8010336:	9904      	ldr	r1, [sp, #16]
 8010338:	428b      	cmp	r3, r1
 801033a:	da6a      	bge.n	8010412 <__kernel_rem_pio2+0x352>
 801033c:	2a00      	cmp	r2, #0
 801033e:	f000 8088 	beq.w	8010452 <__kernel_rem_pio2+0x392>
 8010342:	ab0e      	add	r3, sp, #56	; 0x38
 8010344:	f1aa 0a18 	sub.w	sl, sl, #24
 8010348:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801034c:	2b00      	cmp	r3, #0
 801034e:	f000 80b4 	beq.w	80104ba <__kernel_rem_pio2+0x3fa>
 8010352:	4650      	mov	r0, sl
 8010354:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80103e0 <__kernel_rem_pio2+0x320>
 8010358:	f000 fb3e 	bl	80109d8 <scalbn>
 801035c:	00ec      	lsls	r4, r5, #3
 801035e:	ab72      	add	r3, sp, #456	; 0x1c8
 8010360:	191e      	adds	r6, r3, r4
 8010362:	ec59 8b10 	vmov	r8, r9, d0
 8010366:	f106 0a08 	add.w	sl, r6, #8
 801036a:	462f      	mov	r7, r5
 801036c:	2f00      	cmp	r7, #0
 801036e:	f280 80df 	bge.w	8010530 <__kernel_rem_pio2+0x470>
 8010372:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80103d8 <__kernel_rem_pio2+0x318>
 8010376:	f04f 0a00 	mov.w	sl, #0
 801037a:	eba5 030a 	sub.w	r3, r5, sl
 801037e:	2b00      	cmp	r3, #0
 8010380:	f2c0 810a 	blt.w	8010598 <__kernel_rem_pio2+0x4d8>
 8010384:	f8df b078 	ldr.w	fp, [pc, #120]	; 8010400 <__kernel_rem_pio2+0x340>
 8010388:	ec59 8b18 	vmov	r8, r9, d8
 801038c:	2700      	movs	r7, #0
 801038e:	e0f5      	b.n	801057c <__kernel_rem_pio2+0x4bc>
 8010390:	2302      	movs	r3, #2
 8010392:	9302      	str	r3, [sp, #8]
 8010394:	e760      	b.n	8010258 <__kernel_rem_pio2+0x198>
 8010396:	ab0e      	add	r3, sp, #56	; 0x38
 8010398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801039c:	b94d      	cbnz	r5, 80103b2 <__kernel_rem_pio2+0x2f2>
 801039e:	b12b      	cbz	r3, 80103ac <__kernel_rem_pio2+0x2ec>
 80103a0:	a80e      	add	r0, sp, #56	; 0x38
 80103a2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80103a6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80103aa:	2301      	movs	r3, #1
 80103ac:	3201      	adds	r2, #1
 80103ae:	461d      	mov	r5, r3
 80103b0:	e759      	b.n	8010266 <__kernel_rem_pio2+0x1a6>
 80103b2:	a80e      	add	r0, sp, #56	; 0x38
 80103b4:	1acb      	subs	r3, r1, r3
 80103b6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80103ba:	462b      	mov	r3, r5
 80103bc:	e7f6      	b.n	80103ac <__kernel_rem_pio2+0x2ec>
 80103be:	1e62      	subs	r2, r4, #1
 80103c0:	ab0e      	add	r3, sp, #56	; 0x38
 80103c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103c6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80103ca:	a90e      	add	r1, sp, #56	; 0x38
 80103cc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80103d0:	e757      	b.n	8010282 <__kernel_rem_pio2+0x1c2>
 80103d2:	bf00      	nop
 80103d4:	f3af 8000 	nop.w
	...
 80103e4:	3ff00000 	.word	0x3ff00000
 80103e8:	08010fe8 	.word	0x08010fe8
 80103ec:	40200000 	.word	0x40200000
 80103f0:	3ff00000 	.word	0x3ff00000
 80103f4:	3e700000 	.word	0x3e700000
 80103f8:	41700000 	.word	0x41700000
 80103fc:	3fe00000 	.word	0x3fe00000
 8010400:	08010fa8 	.word	0x08010fa8
 8010404:	1e62      	subs	r2, r4, #1
 8010406:	ab0e      	add	r3, sp, #56	; 0x38
 8010408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801040c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010410:	e7db      	b.n	80103ca <__kernel_rem_pio2+0x30a>
 8010412:	a90e      	add	r1, sp, #56	; 0x38
 8010414:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010418:	3b01      	subs	r3, #1
 801041a:	430a      	orrs	r2, r1
 801041c:	e78b      	b.n	8010336 <__kernel_rem_pio2+0x276>
 801041e:	3301      	adds	r3, #1
 8010420:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010424:	2900      	cmp	r1, #0
 8010426:	d0fa      	beq.n	801041e <__kernel_rem_pio2+0x35e>
 8010428:	9a08      	ldr	r2, [sp, #32]
 801042a:	4422      	add	r2, r4
 801042c:	00d2      	lsls	r2, r2, #3
 801042e:	a922      	add	r1, sp, #136	; 0x88
 8010430:	18e3      	adds	r3, r4, r3
 8010432:	9206      	str	r2, [sp, #24]
 8010434:	440a      	add	r2, r1
 8010436:	9302      	str	r3, [sp, #8]
 8010438:	f10b 0108 	add.w	r1, fp, #8
 801043c:	f102 0308 	add.w	r3, r2, #8
 8010440:	1c66      	adds	r6, r4, #1
 8010442:	910a      	str	r1, [sp, #40]	; 0x28
 8010444:	2500      	movs	r5, #0
 8010446:	930d      	str	r3, [sp, #52]	; 0x34
 8010448:	9b02      	ldr	r3, [sp, #8]
 801044a:	42b3      	cmp	r3, r6
 801044c:	da04      	bge.n	8010458 <__kernel_rem_pio2+0x398>
 801044e:	461c      	mov	r4, r3
 8010450:	e6a6      	b.n	80101a0 <__kernel_rem_pio2+0xe0>
 8010452:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010454:	2301      	movs	r3, #1
 8010456:	e7e3      	b.n	8010420 <__kernel_rem_pio2+0x360>
 8010458:	9b06      	ldr	r3, [sp, #24]
 801045a:	18ef      	adds	r7, r5, r3
 801045c:	ab22      	add	r3, sp, #136	; 0x88
 801045e:	441f      	add	r7, r3
 8010460:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010462:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010466:	f7f0 f8bd 	bl	80005e4 <__aeabi_i2d>
 801046a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801046c:	461c      	mov	r4, r3
 801046e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010470:	e9c7 0100 	strd	r0, r1, [r7]
 8010474:	eb03 0b05 	add.w	fp, r3, r5
 8010478:	2700      	movs	r7, #0
 801047a:	f04f 0800 	mov.w	r8, #0
 801047e:	f04f 0900 	mov.w	r9, #0
 8010482:	9b07      	ldr	r3, [sp, #28]
 8010484:	429f      	cmp	r7, r3
 8010486:	dd08      	ble.n	801049a <__kernel_rem_pio2+0x3da>
 8010488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801048a:	aa72      	add	r2, sp, #456	; 0x1c8
 801048c:	18eb      	adds	r3, r5, r3
 801048e:	4413      	add	r3, r2
 8010490:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8010494:	3601      	adds	r6, #1
 8010496:	3508      	adds	r5, #8
 8010498:	e7d6      	b.n	8010448 <__kernel_rem_pio2+0x388>
 801049a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801049e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80104a2:	f7f0 f909 	bl	80006b8 <__aeabi_dmul>
 80104a6:	4602      	mov	r2, r0
 80104a8:	460b      	mov	r3, r1
 80104aa:	4640      	mov	r0, r8
 80104ac:	4649      	mov	r1, r9
 80104ae:	f7ef ff4d 	bl	800034c <__adddf3>
 80104b2:	3701      	adds	r7, #1
 80104b4:	4680      	mov	r8, r0
 80104b6:	4689      	mov	r9, r1
 80104b8:	e7e3      	b.n	8010482 <__kernel_rem_pio2+0x3c2>
 80104ba:	3d01      	subs	r5, #1
 80104bc:	e741      	b.n	8010342 <__kernel_rem_pio2+0x282>
 80104be:	f1ca 0000 	rsb	r0, sl, #0
 80104c2:	ec47 6b10 	vmov	d0, r6, r7
 80104c6:	f000 fa87 	bl	80109d8 <scalbn>
 80104ca:	ec57 6b10 	vmov	r6, r7, d0
 80104ce:	2200      	movs	r2, #0
 80104d0:	4b99      	ldr	r3, [pc, #612]	; (8010738 <__kernel_rem_pio2+0x678>)
 80104d2:	ee10 0a10 	vmov	r0, s0
 80104d6:	4639      	mov	r1, r7
 80104d8:	f7f0 fb74 	bl	8000bc4 <__aeabi_dcmpge>
 80104dc:	b1f8      	cbz	r0, 801051e <__kernel_rem_pio2+0x45e>
 80104de:	2200      	movs	r2, #0
 80104e0:	4b96      	ldr	r3, [pc, #600]	; (801073c <__kernel_rem_pio2+0x67c>)
 80104e2:	4630      	mov	r0, r6
 80104e4:	4639      	mov	r1, r7
 80104e6:	f7f0 f8e7 	bl	80006b8 <__aeabi_dmul>
 80104ea:	f7f0 fb95 	bl	8000c18 <__aeabi_d2iz>
 80104ee:	4680      	mov	r8, r0
 80104f0:	f7f0 f878 	bl	80005e4 <__aeabi_i2d>
 80104f4:	2200      	movs	r2, #0
 80104f6:	4b90      	ldr	r3, [pc, #576]	; (8010738 <__kernel_rem_pio2+0x678>)
 80104f8:	f7f0 f8de 	bl	80006b8 <__aeabi_dmul>
 80104fc:	460b      	mov	r3, r1
 80104fe:	4602      	mov	r2, r0
 8010500:	4639      	mov	r1, r7
 8010502:	4630      	mov	r0, r6
 8010504:	f7ef ff20 	bl	8000348 <__aeabi_dsub>
 8010508:	f7f0 fb86 	bl	8000c18 <__aeabi_d2iz>
 801050c:	1c65      	adds	r5, r4, #1
 801050e:	ab0e      	add	r3, sp, #56	; 0x38
 8010510:	f10a 0a18 	add.w	sl, sl, #24
 8010514:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010518:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801051c:	e719      	b.n	8010352 <__kernel_rem_pio2+0x292>
 801051e:	4630      	mov	r0, r6
 8010520:	4639      	mov	r1, r7
 8010522:	f7f0 fb79 	bl	8000c18 <__aeabi_d2iz>
 8010526:	ab0e      	add	r3, sp, #56	; 0x38
 8010528:	4625      	mov	r5, r4
 801052a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801052e:	e710      	b.n	8010352 <__kernel_rem_pio2+0x292>
 8010530:	ab0e      	add	r3, sp, #56	; 0x38
 8010532:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8010536:	f7f0 f855 	bl	80005e4 <__aeabi_i2d>
 801053a:	4642      	mov	r2, r8
 801053c:	464b      	mov	r3, r9
 801053e:	f7f0 f8bb 	bl	80006b8 <__aeabi_dmul>
 8010542:	2200      	movs	r2, #0
 8010544:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8010548:	4b7c      	ldr	r3, [pc, #496]	; (801073c <__kernel_rem_pio2+0x67c>)
 801054a:	4640      	mov	r0, r8
 801054c:	4649      	mov	r1, r9
 801054e:	f7f0 f8b3 	bl	80006b8 <__aeabi_dmul>
 8010552:	3f01      	subs	r7, #1
 8010554:	4680      	mov	r8, r0
 8010556:	4689      	mov	r9, r1
 8010558:	e708      	b.n	801036c <__kernel_rem_pio2+0x2ac>
 801055a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 801055e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010562:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8010566:	f7f0 f8a7 	bl	80006b8 <__aeabi_dmul>
 801056a:	4602      	mov	r2, r0
 801056c:	460b      	mov	r3, r1
 801056e:	4640      	mov	r0, r8
 8010570:	4649      	mov	r1, r9
 8010572:	f7ef feeb 	bl	800034c <__adddf3>
 8010576:	3701      	adds	r7, #1
 8010578:	4680      	mov	r8, r0
 801057a:	4689      	mov	r9, r1
 801057c:	9b04      	ldr	r3, [sp, #16]
 801057e:	429f      	cmp	r7, r3
 8010580:	dc01      	bgt.n	8010586 <__kernel_rem_pio2+0x4c6>
 8010582:	45ba      	cmp	sl, r7
 8010584:	dae9      	bge.n	801055a <__kernel_rem_pio2+0x49a>
 8010586:	ab4a      	add	r3, sp, #296	; 0x128
 8010588:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801058c:	e9c3 8900 	strd	r8, r9, [r3]
 8010590:	f10a 0a01 	add.w	sl, sl, #1
 8010594:	3e08      	subs	r6, #8
 8010596:	e6f0      	b.n	801037a <__kernel_rem_pio2+0x2ba>
 8010598:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801059a:	2b03      	cmp	r3, #3
 801059c:	d85b      	bhi.n	8010656 <__kernel_rem_pio2+0x596>
 801059e:	e8df f003 	tbb	[pc, r3]
 80105a2:	264a      	.short	0x264a
 80105a4:	0226      	.short	0x0226
 80105a6:	ab9a      	add	r3, sp, #616	; 0x268
 80105a8:	441c      	add	r4, r3
 80105aa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80105ae:	46a2      	mov	sl, r4
 80105b0:	46ab      	mov	fp, r5
 80105b2:	f1bb 0f00 	cmp.w	fp, #0
 80105b6:	dc6c      	bgt.n	8010692 <__kernel_rem_pio2+0x5d2>
 80105b8:	46a2      	mov	sl, r4
 80105ba:	46ab      	mov	fp, r5
 80105bc:	f1bb 0f01 	cmp.w	fp, #1
 80105c0:	f300 8086 	bgt.w	80106d0 <__kernel_rem_pio2+0x610>
 80105c4:	2000      	movs	r0, #0
 80105c6:	2100      	movs	r1, #0
 80105c8:	2d01      	cmp	r5, #1
 80105ca:	f300 80a0 	bgt.w	801070e <__kernel_rem_pio2+0x64e>
 80105ce:	9b02      	ldr	r3, [sp, #8]
 80105d0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80105d4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80105d8:	2b00      	cmp	r3, #0
 80105da:	f040 809e 	bne.w	801071a <__kernel_rem_pio2+0x65a>
 80105de:	9b01      	ldr	r3, [sp, #4]
 80105e0:	e9c3 7800 	strd	r7, r8, [r3]
 80105e4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80105e8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80105ec:	e033      	b.n	8010656 <__kernel_rem_pio2+0x596>
 80105ee:	3408      	adds	r4, #8
 80105f0:	ab4a      	add	r3, sp, #296	; 0x128
 80105f2:	441c      	add	r4, r3
 80105f4:	462e      	mov	r6, r5
 80105f6:	2000      	movs	r0, #0
 80105f8:	2100      	movs	r1, #0
 80105fa:	2e00      	cmp	r6, #0
 80105fc:	da3a      	bge.n	8010674 <__kernel_rem_pio2+0x5b4>
 80105fe:	9b02      	ldr	r3, [sp, #8]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d03d      	beq.n	8010680 <__kernel_rem_pio2+0x5c0>
 8010604:	4602      	mov	r2, r0
 8010606:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801060a:	9c01      	ldr	r4, [sp, #4]
 801060c:	e9c4 2300 	strd	r2, r3, [r4]
 8010610:	4602      	mov	r2, r0
 8010612:	460b      	mov	r3, r1
 8010614:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8010618:	f7ef fe96 	bl	8000348 <__aeabi_dsub>
 801061c:	ae4c      	add	r6, sp, #304	; 0x130
 801061e:	2401      	movs	r4, #1
 8010620:	42a5      	cmp	r5, r4
 8010622:	da30      	bge.n	8010686 <__kernel_rem_pio2+0x5c6>
 8010624:	9b02      	ldr	r3, [sp, #8]
 8010626:	b113      	cbz	r3, 801062e <__kernel_rem_pio2+0x56e>
 8010628:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801062c:	4619      	mov	r1, r3
 801062e:	9b01      	ldr	r3, [sp, #4]
 8010630:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010634:	e00f      	b.n	8010656 <__kernel_rem_pio2+0x596>
 8010636:	ab9a      	add	r3, sp, #616	; 0x268
 8010638:	441c      	add	r4, r3
 801063a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801063e:	2000      	movs	r0, #0
 8010640:	2100      	movs	r1, #0
 8010642:	2d00      	cmp	r5, #0
 8010644:	da10      	bge.n	8010668 <__kernel_rem_pio2+0x5a8>
 8010646:	9b02      	ldr	r3, [sp, #8]
 8010648:	b113      	cbz	r3, 8010650 <__kernel_rem_pio2+0x590>
 801064a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801064e:	4619      	mov	r1, r3
 8010650:	9b01      	ldr	r3, [sp, #4]
 8010652:	e9c3 0100 	strd	r0, r1, [r3]
 8010656:	9b06      	ldr	r3, [sp, #24]
 8010658:	f003 0007 	and.w	r0, r3, #7
 801065c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8010660:	ecbd 8b02 	vpop	{d8}
 8010664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010668:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801066c:	f7ef fe6e 	bl	800034c <__adddf3>
 8010670:	3d01      	subs	r5, #1
 8010672:	e7e6      	b.n	8010642 <__kernel_rem_pio2+0x582>
 8010674:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010678:	f7ef fe68 	bl	800034c <__adddf3>
 801067c:	3e01      	subs	r6, #1
 801067e:	e7bc      	b.n	80105fa <__kernel_rem_pio2+0x53a>
 8010680:	4602      	mov	r2, r0
 8010682:	460b      	mov	r3, r1
 8010684:	e7c1      	b.n	801060a <__kernel_rem_pio2+0x54a>
 8010686:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801068a:	f7ef fe5f 	bl	800034c <__adddf3>
 801068e:	3401      	adds	r4, #1
 8010690:	e7c6      	b.n	8010620 <__kernel_rem_pio2+0x560>
 8010692:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8010696:	ed3a 7b02 	vldmdb	sl!, {d7}
 801069a:	4640      	mov	r0, r8
 801069c:	ec53 2b17 	vmov	r2, r3, d7
 80106a0:	4649      	mov	r1, r9
 80106a2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80106a6:	f7ef fe51 	bl	800034c <__adddf3>
 80106aa:	4602      	mov	r2, r0
 80106ac:	460b      	mov	r3, r1
 80106ae:	4606      	mov	r6, r0
 80106b0:	460f      	mov	r7, r1
 80106b2:	4640      	mov	r0, r8
 80106b4:	4649      	mov	r1, r9
 80106b6:	f7ef fe47 	bl	8000348 <__aeabi_dsub>
 80106ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106be:	f7ef fe45 	bl	800034c <__adddf3>
 80106c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80106c6:	e9ca 0100 	strd	r0, r1, [sl]
 80106ca:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80106ce:	e770      	b.n	80105b2 <__kernel_rem_pio2+0x4f2>
 80106d0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80106d4:	ed3a 7b02 	vldmdb	sl!, {d7}
 80106d8:	4630      	mov	r0, r6
 80106da:	ec53 2b17 	vmov	r2, r3, d7
 80106de:	4639      	mov	r1, r7
 80106e0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80106e4:	f7ef fe32 	bl	800034c <__adddf3>
 80106e8:	4602      	mov	r2, r0
 80106ea:	460b      	mov	r3, r1
 80106ec:	4680      	mov	r8, r0
 80106ee:	4689      	mov	r9, r1
 80106f0:	4630      	mov	r0, r6
 80106f2:	4639      	mov	r1, r7
 80106f4:	f7ef fe28 	bl	8000348 <__aeabi_dsub>
 80106f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80106fc:	f7ef fe26 	bl	800034c <__adddf3>
 8010700:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010704:	e9ca 0100 	strd	r0, r1, [sl]
 8010708:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801070c:	e756      	b.n	80105bc <__kernel_rem_pio2+0x4fc>
 801070e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010712:	f7ef fe1b 	bl	800034c <__adddf3>
 8010716:	3d01      	subs	r5, #1
 8010718:	e756      	b.n	80105c8 <__kernel_rem_pio2+0x508>
 801071a:	9b01      	ldr	r3, [sp, #4]
 801071c:	9a01      	ldr	r2, [sp, #4]
 801071e:	601f      	str	r7, [r3, #0]
 8010720:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8010724:	605c      	str	r4, [r3, #4]
 8010726:	609d      	str	r5, [r3, #8]
 8010728:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801072c:	60d3      	str	r3, [r2, #12]
 801072e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010732:	6110      	str	r0, [r2, #16]
 8010734:	6153      	str	r3, [r2, #20]
 8010736:	e78e      	b.n	8010656 <__kernel_rem_pio2+0x596>
 8010738:	41700000 	.word	0x41700000
 801073c:	3e700000 	.word	0x3e700000

08010740 <__kernel_sin>:
 8010740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010744:	ec55 4b10 	vmov	r4, r5, d0
 8010748:	b085      	sub	sp, #20
 801074a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801074e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8010752:	ed8d 1b00 	vstr	d1, [sp]
 8010756:	9002      	str	r0, [sp, #8]
 8010758:	da06      	bge.n	8010768 <__kernel_sin+0x28>
 801075a:	ee10 0a10 	vmov	r0, s0
 801075e:	4629      	mov	r1, r5
 8010760:	f7f0 fa5a 	bl	8000c18 <__aeabi_d2iz>
 8010764:	2800      	cmp	r0, #0
 8010766:	d051      	beq.n	801080c <__kernel_sin+0xcc>
 8010768:	4622      	mov	r2, r4
 801076a:	462b      	mov	r3, r5
 801076c:	4620      	mov	r0, r4
 801076e:	4629      	mov	r1, r5
 8010770:	f7ef ffa2 	bl	80006b8 <__aeabi_dmul>
 8010774:	4682      	mov	sl, r0
 8010776:	468b      	mov	fp, r1
 8010778:	4602      	mov	r2, r0
 801077a:	460b      	mov	r3, r1
 801077c:	4620      	mov	r0, r4
 801077e:	4629      	mov	r1, r5
 8010780:	f7ef ff9a 	bl	80006b8 <__aeabi_dmul>
 8010784:	a341      	add	r3, pc, #260	; (adr r3, 801088c <__kernel_sin+0x14c>)
 8010786:	e9d3 2300 	ldrd	r2, r3, [r3]
 801078a:	4680      	mov	r8, r0
 801078c:	4689      	mov	r9, r1
 801078e:	4650      	mov	r0, sl
 8010790:	4659      	mov	r1, fp
 8010792:	f7ef ff91 	bl	80006b8 <__aeabi_dmul>
 8010796:	a33f      	add	r3, pc, #252	; (adr r3, 8010894 <__kernel_sin+0x154>)
 8010798:	e9d3 2300 	ldrd	r2, r3, [r3]
 801079c:	f7ef fdd4 	bl	8000348 <__aeabi_dsub>
 80107a0:	4652      	mov	r2, sl
 80107a2:	465b      	mov	r3, fp
 80107a4:	f7ef ff88 	bl	80006b8 <__aeabi_dmul>
 80107a8:	a33c      	add	r3, pc, #240	; (adr r3, 801089c <__kernel_sin+0x15c>)
 80107aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ae:	f7ef fdcd 	bl	800034c <__adddf3>
 80107b2:	4652      	mov	r2, sl
 80107b4:	465b      	mov	r3, fp
 80107b6:	f7ef ff7f 	bl	80006b8 <__aeabi_dmul>
 80107ba:	a33a      	add	r3, pc, #232	; (adr r3, 80108a4 <__kernel_sin+0x164>)
 80107bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c0:	f7ef fdc2 	bl	8000348 <__aeabi_dsub>
 80107c4:	4652      	mov	r2, sl
 80107c6:	465b      	mov	r3, fp
 80107c8:	f7ef ff76 	bl	80006b8 <__aeabi_dmul>
 80107cc:	a337      	add	r3, pc, #220	; (adr r3, 80108ac <__kernel_sin+0x16c>)
 80107ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107d2:	f7ef fdbb 	bl	800034c <__adddf3>
 80107d6:	9b02      	ldr	r3, [sp, #8]
 80107d8:	4606      	mov	r6, r0
 80107da:	460f      	mov	r7, r1
 80107dc:	b9db      	cbnz	r3, 8010816 <__kernel_sin+0xd6>
 80107de:	4602      	mov	r2, r0
 80107e0:	460b      	mov	r3, r1
 80107e2:	4650      	mov	r0, sl
 80107e4:	4659      	mov	r1, fp
 80107e6:	f7ef ff67 	bl	80006b8 <__aeabi_dmul>
 80107ea:	a325      	add	r3, pc, #148	; (adr r3, 8010880 <__kernel_sin+0x140>)
 80107ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107f0:	f7ef fdaa 	bl	8000348 <__aeabi_dsub>
 80107f4:	4642      	mov	r2, r8
 80107f6:	464b      	mov	r3, r9
 80107f8:	f7ef ff5e 	bl	80006b8 <__aeabi_dmul>
 80107fc:	4602      	mov	r2, r0
 80107fe:	460b      	mov	r3, r1
 8010800:	4620      	mov	r0, r4
 8010802:	4629      	mov	r1, r5
 8010804:	f7ef fda2 	bl	800034c <__adddf3>
 8010808:	4604      	mov	r4, r0
 801080a:	460d      	mov	r5, r1
 801080c:	ec45 4b10 	vmov	d0, r4, r5
 8010810:	b005      	add	sp, #20
 8010812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010816:	2200      	movs	r2, #0
 8010818:	4b1b      	ldr	r3, [pc, #108]	; (8010888 <__kernel_sin+0x148>)
 801081a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801081e:	f7ef ff4b 	bl	80006b8 <__aeabi_dmul>
 8010822:	4632      	mov	r2, r6
 8010824:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010828:	463b      	mov	r3, r7
 801082a:	4640      	mov	r0, r8
 801082c:	4649      	mov	r1, r9
 801082e:	f7ef ff43 	bl	80006b8 <__aeabi_dmul>
 8010832:	4602      	mov	r2, r0
 8010834:	460b      	mov	r3, r1
 8010836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801083a:	f7ef fd85 	bl	8000348 <__aeabi_dsub>
 801083e:	4652      	mov	r2, sl
 8010840:	465b      	mov	r3, fp
 8010842:	f7ef ff39 	bl	80006b8 <__aeabi_dmul>
 8010846:	e9dd 2300 	ldrd	r2, r3, [sp]
 801084a:	f7ef fd7d 	bl	8000348 <__aeabi_dsub>
 801084e:	a30c      	add	r3, pc, #48	; (adr r3, 8010880 <__kernel_sin+0x140>)
 8010850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010854:	4606      	mov	r6, r0
 8010856:	460f      	mov	r7, r1
 8010858:	4640      	mov	r0, r8
 801085a:	4649      	mov	r1, r9
 801085c:	f7ef ff2c 	bl	80006b8 <__aeabi_dmul>
 8010860:	4602      	mov	r2, r0
 8010862:	460b      	mov	r3, r1
 8010864:	4630      	mov	r0, r6
 8010866:	4639      	mov	r1, r7
 8010868:	f7ef fd70 	bl	800034c <__adddf3>
 801086c:	4602      	mov	r2, r0
 801086e:	460b      	mov	r3, r1
 8010870:	4620      	mov	r0, r4
 8010872:	4629      	mov	r1, r5
 8010874:	f7ef fd68 	bl	8000348 <__aeabi_dsub>
 8010878:	e7c6      	b.n	8010808 <__kernel_sin+0xc8>
 801087a:	bf00      	nop
 801087c:	f3af 8000 	nop.w
 8010880:	55555549 	.word	0x55555549
 8010884:	3fc55555 	.word	0x3fc55555
 8010888:	3fe00000 	.word	0x3fe00000
 801088c:	5acfd57c 	.word	0x5acfd57c
 8010890:	3de5d93a 	.word	0x3de5d93a
 8010894:	8a2b9ceb 	.word	0x8a2b9ceb
 8010898:	3e5ae5e6 	.word	0x3e5ae5e6
 801089c:	57b1fe7d 	.word	0x57b1fe7d
 80108a0:	3ec71de3 	.word	0x3ec71de3
 80108a4:	19c161d5 	.word	0x19c161d5
 80108a8:	3f2a01a0 	.word	0x3f2a01a0
 80108ac:	1110f8a6 	.word	0x1110f8a6
 80108b0:	3f811111 	.word	0x3f811111

080108b4 <fabs>:
 80108b4:	ec51 0b10 	vmov	r0, r1, d0
 80108b8:	ee10 2a10 	vmov	r2, s0
 80108bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80108c0:	ec43 2b10 	vmov	d0, r2, r3
 80108c4:	4770      	bx	lr
	...

080108c8 <floor>:
 80108c8:	ec51 0b10 	vmov	r0, r1, d0
 80108cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80108d4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80108d8:	2e13      	cmp	r6, #19
 80108da:	460c      	mov	r4, r1
 80108dc:	ee10 5a10 	vmov	r5, s0
 80108e0:	4680      	mov	r8, r0
 80108e2:	dc34      	bgt.n	801094e <floor+0x86>
 80108e4:	2e00      	cmp	r6, #0
 80108e6:	da16      	bge.n	8010916 <floor+0x4e>
 80108e8:	a335      	add	r3, pc, #212	; (adr r3, 80109c0 <floor+0xf8>)
 80108ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108ee:	f7ef fd2d 	bl	800034c <__adddf3>
 80108f2:	2200      	movs	r2, #0
 80108f4:	2300      	movs	r3, #0
 80108f6:	f7f0 f96f 	bl	8000bd8 <__aeabi_dcmpgt>
 80108fa:	b148      	cbz	r0, 8010910 <floor+0x48>
 80108fc:	2c00      	cmp	r4, #0
 80108fe:	da59      	bge.n	80109b4 <floor+0xec>
 8010900:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010904:	4a30      	ldr	r2, [pc, #192]	; (80109c8 <floor+0x100>)
 8010906:	432b      	orrs	r3, r5
 8010908:	2500      	movs	r5, #0
 801090a:	42ab      	cmp	r3, r5
 801090c:	bf18      	it	ne
 801090e:	4614      	movne	r4, r2
 8010910:	4621      	mov	r1, r4
 8010912:	4628      	mov	r0, r5
 8010914:	e025      	b.n	8010962 <floor+0x9a>
 8010916:	4f2d      	ldr	r7, [pc, #180]	; (80109cc <floor+0x104>)
 8010918:	4137      	asrs	r7, r6
 801091a:	ea01 0307 	and.w	r3, r1, r7
 801091e:	4303      	orrs	r3, r0
 8010920:	d01f      	beq.n	8010962 <floor+0x9a>
 8010922:	a327      	add	r3, pc, #156	; (adr r3, 80109c0 <floor+0xf8>)
 8010924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010928:	f7ef fd10 	bl	800034c <__adddf3>
 801092c:	2200      	movs	r2, #0
 801092e:	2300      	movs	r3, #0
 8010930:	f7f0 f952 	bl	8000bd8 <__aeabi_dcmpgt>
 8010934:	2800      	cmp	r0, #0
 8010936:	d0eb      	beq.n	8010910 <floor+0x48>
 8010938:	2c00      	cmp	r4, #0
 801093a:	bfbe      	ittt	lt
 801093c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010940:	fa43 f606 	asrlt.w	r6, r3, r6
 8010944:	19a4      	addlt	r4, r4, r6
 8010946:	ea24 0407 	bic.w	r4, r4, r7
 801094a:	2500      	movs	r5, #0
 801094c:	e7e0      	b.n	8010910 <floor+0x48>
 801094e:	2e33      	cmp	r6, #51	; 0x33
 8010950:	dd0b      	ble.n	801096a <floor+0xa2>
 8010952:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010956:	d104      	bne.n	8010962 <floor+0x9a>
 8010958:	ee10 2a10 	vmov	r2, s0
 801095c:	460b      	mov	r3, r1
 801095e:	f7ef fcf5 	bl	800034c <__adddf3>
 8010962:	ec41 0b10 	vmov	d0, r0, r1
 8010966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801096a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801096e:	f04f 33ff 	mov.w	r3, #4294967295
 8010972:	fa23 f707 	lsr.w	r7, r3, r7
 8010976:	4207      	tst	r7, r0
 8010978:	d0f3      	beq.n	8010962 <floor+0x9a>
 801097a:	a311      	add	r3, pc, #68	; (adr r3, 80109c0 <floor+0xf8>)
 801097c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010980:	f7ef fce4 	bl	800034c <__adddf3>
 8010984:	2200      	movs	r2, #0
 8010986:	2300      	movs	r3, #0
 8010988:	f7f0 f926 	bl	8000bd8 <__aeabi_dcmpgt>
 801098c:	2800      	cmp	r0, #0
 801098e:	d0bf      	beq.n	8010910 <floor+0x48>
 8010990:	2c00      	cmp	r4, #0
 8010992:	da02      	bge.n	801099a <floor+0xd2>
 8010994:	2e14      	cmp	r6, #20
 8010996:	d103      	bne.n	80109a0 <floor+0xd8>
 8010998:	3401      	adds	r4, #1
 801099a:	ea25 0507 	bic.w	r5, r5, r7
 801099e:	e7b7      	b.n	8010910 <floor+0x48>
 80109a0:	2301      	movs	r3, #1
 80109a2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80109a6:	fa03 f606 	lsl.w	r6, r3, r6
 80109aa:	4435      	add	r5, r6
 80109ac:	4545      	cmp	r5, r8
 80109ae:	bf38      	it	cc
 80109b0:	18e4      	addcc	r4, r4, r3
 80109b2:	e7f2      	b.n	801099a <floor+0xd2>
 80109b4:	2500      	movs	r5, #0
 80109b6:	462c      	mov	r4, r5
 80109b8:	e7aa      	b.n	8010910 <floor+0x48>
 80109ba:	bf00      	nop
 80109bc:	f3af 8000 	nop.w
 80109c0:	8800759c 	.word	0x8800759c
 80109c4:	7e37e43c 	.word	0x7e37e43c
 80109c8:	bff00000 	.word	0xbff00000
 80109cc:	000fffff 	.word	0x000fffff

080109d0 <matherr>:
 80109d0:	2000      	movs	r0, #0
 80109d2:	4770      	bx	lr
 80109d4:	0000      	movs	r0, r0
	...

080109d8 <scalbn>:
 80109d8:	b570      	push	{r4, r5, r6, lr}
 80109da:	ec55 4b10 	vmov	r4, r5, d0
 80109de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80109e2:	4606      	mov	r6, r0
 80109e4:	462b      	mov	r3, r5
 80109e6:	b9aa      	cbnz	r2, 8010a14 <scalbn+0x3c>
 80109e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80109ec:	4323      	orrs	r3, r4
 80109ee:	d03b      	beq.n	8010a68 <scalbn+0x90>
 80109f0:	4b31      	ldr	r3, [pc, #196]	; (8010ab8 <scalbn+0xe0>)
 80109f2:	4629      	mov	r1, r5
 80109f4:	2200      	movs	r2, #0
 80109f6:	ee10 0a10 	vmov	r0, s0
 80109fa:	f7ef fe5d 	bl	80006b8 <__aeabi_dmul>
 80109fe:	4b2f      	ldr	r3, [pc, #188]	; (8010abc <scalbn+0xe4>)
 8010a00:	429e      	cmp	r6, r3
 8010a02:	4604      	mov	r4, r0
 8010a04:	460d      	mov	r5, r1
 8010a06:	da12      	bge.n	8010a2e <scalbn+0x56>
 8010a08:	a327      	add	r3, pc, #156	; (adr r3, 8010aa8 <scalbn+0xd0>)
 8010a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a0e:	f7ef fe53 	bl	80006b8 <__aeabi_dmul>
 8010a12:	e009      	b.n	8010a28 <scalbn+0x50>
 8010a14:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010a18:	428a      	cmp	r2, r1
 8010a1a:	d10c      	bne.n	8010a36 <scalbn+0x5e>
 8010a1c:	ee10 2a10 	vmov	r2, s0
 8010a20:	4620      	mov	r0, r4
 8010a22:	4629      	mov	r1, r5
 8010a24:	f7ef fc92 	bl	800034c <__adddf3>
 8010a28:	4604      	mov	r4, r0
 8010a2a:	460d      	mov	r5, r1
 8010a2c:	e01c      	b.n	8010a68 <scalbn+0x90>
 8010a2e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010a32:	460b      	mov	r3, r1
 8010a34:	3a36      	subs	r2, #54	; 0x36
 8010a36:	4432      	add	r2, r6
 8010a38:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010a3c:	428a      	cmp	r2, r1
 8010a3e:	dd0b      	ble.n	8010a58 <scalbn+0x80>
 8010a40:	ec45 4b11 	vmov	d1, r4, r5
 8010a44:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010ab0 <scalbn+0xd8>
 8010a48:	f000 f83c 	bl	8010ac4 <copysign>
 8010a4c:	a318      	add	r3, pc, #96	; (adr r3, 8010ab0 <scalbn+0xd8>)
 8010a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a52:	ec51 0b10 	vmov	r0, r1, d0
 8010a56:	e7da      	b.n	8010a0e <scalbn+0x36>
 8010a58:	2a00      	cmp	r2, #0
 8010a5a:	dd08      	ble.n	8010a6e <scalbn+0x96>
 8010a5c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010a60:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010a64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010a68:	ec45 4b10 	vmov	d0, r4, r5
 8010a6c:	bd70      	pop	{r4, r5, r6, pc}
 8010a6e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010a72:	da0d      	bge.n	8010a90 <scalbn+0xb8>
 8010a74:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010a78:	429e      	cmp	r6, r3
 8010a7a:	ec45 4b11 	vmov	d1, r4, r5
 8010a7e:	dce1      	bgt.n	8010a44 <scalbn+0x6c>
 8010a80:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010aa8 <scalbn+0xd0>
 8010a84:	f000 f81e 	bl	8010ac4 <copysign>
 8010a88:	a307      	add	r3, pc, #28	; (adr r3, 8010aa8 <scalbn+0xd0>)
 8010a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a8e:	e7e0      	b.n	8010a52 <scalbn+0x7a>
 8010a90:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010a94:	3236      	adds	r2, #54	; 0x36
 8010a96:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010a9a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010a9e:	4620      	mov	r0, r4
 8010aa0:	4629      	mov	r1, r5
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	4b06      	ldr	r3, [pc, #24]	; (8010ac0 <scalbn+0xe8>)
 8010aa6:	e7b2      	b.n	8010a0e <scalbn+0x36>
 8010aa8:	c2f8f359 	.word	0xc2f8f359
 8010aac:	01a56e1f 	.word	0x01a56e1f
 8010ab0:	8800759c 	.word	0x8800759c
 8010ab4:	7e37e43c 	.word	0x7e37e43c
 8010ab8:	43500000 	.word	0x43500000
 8010abc:	ffff3cb0 	.word	0xffff3cb0
 8010ac0:	3c900000 	.word	0x3c900000

08010ac4 <copysign>:
 8010ac4:	ec51 0b10 	vmov	r0, r1, d0
 8010ac8:	ee11 0a90 	vmov	r0, s3
 8010acc:	ee10 2a10 	vmov	r2, s0
 8010ad0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010ad4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8010ad8:	ea41 0300 	orr.w	r3, r1, r0
 8010adc:	ec43 2b10 	vmov	d0, r2, r3
 8010ae0:	4770      	bx	lr
	...

08010ae4 <_init>:
 8010ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ae6:	bf00      	nop
 8010ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010aea:	bc08      	pop	{r3}
 8010aec:	469e      	mov	lr, r3
 8010aee:	4770      	bx	lr

08010af0 <_fini>:
 8010af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010af2:	bf00      	nop
 8010af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010af6:	bc08      	pop	{r3}
 8010af8:	469e      	mov	lr, r3
 8010afa:	4770      	bx	lr
