Fitter Status : Successful - Mon Apr 08 13:12:31 2024
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : DLX_test
Top-level Entity Name : DLX_test
Family : MAX 10
Device : 10M50DAF484C7G
Timing Models : Final
Total logic elements : 4,381 / 49,760 ( 9 % )
    Total combinational functions : 4,066 / 49,760 ( 8 % )
    Dedicated logic registers : 2,183 / 49,760 ( 4 % )
Total registers : 2183
Total pins : 55 / 360 ( 15 % )
Total virtual pins : 0
Total memory bits : 116,824 / 1,677,312 ( 7 % )
Embedded Multiplier 9-bit elements : 4 / 288 ( 1 % )
Total PLLs : 1 / 4 ( 25 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 0 / 2 ( 0 % )
