
*** Running vivado
    with args -log soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source soc.tcl -notrace
Command: link_design -top soc -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/call_stack_1/call_stack.dcp' for cell 'call_stk'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/frame_buffer/frame_buffer.dcp' for cell 'frame_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/main_memory/main_memory.dcp' for cell 'main_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/program_memory/program_memory.dcp' for cell 'prog_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'sys_clk_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2548.770 ; gain = 0.000 ; free physical = 5161 ; free virtual = 25690
INFO: [Netlist 29-17] Analyzing 305 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vga_pix_clk_gen'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'vga_pix_clk_gen'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/vga_pix_clk_gen/vga_pix_clk_gen.xdc will not be read for any cell of this module.
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'sys_clk_gen/inst'
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2729.402 ; gain = 124.844 ; free physical = 4755 ; free virtual = 25284
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'sys_clk_gen/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/constrs_1/imports/HdlMicroProcessor.constraints/Arty-S7-50-Master.xdc]
Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
Finished Parsing XDC File [/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.gen/sources_1/ip/clk_gen/clk_gen_late.xdc] for cell 'sys_clk_gen/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.402 ; gain = 0.000 ; free physical = 4755 ; free virtual = 25284
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2729.402 ; gain = 180.871 ; free physical = 4755 ; free virtual = 25284
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2793.434 ; gain = 64.031 ; free physical = 4734 ; free virtual = 25263

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1325f5edd

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2793.434 ; gain = 0.000 ; free physical = 4734 ; free virtual = 25263

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2779ccaaa

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 58 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24675d63a

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25ae66835

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 11 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2653cab1b

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2653cab1b

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2704f9a1f

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              58  |                                              1  |
|  Constant propagation         |               1  |              21  |                                              0  |
|  Sweep                        |               4  |              11  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096
Ending Logic Optimization Task | Checksum: 18dba6b91

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2944.230 ; gain = 0.000 ; free physical = 4566 ; free virtual = 25096

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 11 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 200832fc8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4550 ; free virtual = 25079
Ending Power Optimization Task | Checksum: 200832fc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3248.199 ; gain = 303.969 ; free physical = 4558 ; free virtual = 25087

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1a8ba59fa

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4560 ; free virtual = 25089
Ending Final Cleanup Task | Checksum: 1a8ba59fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4560 ; free virtual = 25089

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4560 ; free virtual = 25089
Ending Netlist Obfuscation Task | Checksum: 1a8ba59fa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4560 ; free virtual = 25089
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3248.199 ; gain = 518.797 ; free physical = 4560 ; free virtual = 25089
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4559 ; free virtual = 25089
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
Command: report_drc -file soc_drc_opted.rpt -pb soc_drc_opted.pb -rpx soc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4471 ; free virtual = 25002
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d124e8db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4471 ; free virtual = 25002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4471 ; free virtual = 25002

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb8414de

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4505 ; free virtual = 25035

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b38c5c31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4517 ; free virtual = 25047

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b38c5c31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4517 ; free virtual = 25047
Phase 1 Placer Initialization | Checksum: 1b38c5c31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4517 ; free virtual = 25047

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16cb2850a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4515 ; free virtual = 25046

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 122aee492

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4515 ; free virtual = 25045

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 122aee492

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4515 ; free virtual = 25045

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 117 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 52 nets or LUTs. Breaked 0 LUT, combined 52 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25022

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             52  |                    52  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             52  |                    52  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: ffb691c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25022
Phase 2.4 Global Placement Core | Checksum: 138ea0147

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25022
Phase 2 Global Placement | Checksum: 138ea0147

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25022

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e005713

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25022

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163f2e2cf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4491 ; free virtual = 25022

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 135671a9f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4491 ; free virtual = 25022

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ab686f6a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4491 ; free virtual = 25022

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c9c3b580

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4489 ; free virtual = 25020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 155e6e949

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4489 ; free virtual = 25020

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 173cdc197

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4489 ; free virtual = 25020
Phase 3 Detail Placement | Checksum: 173cdc197

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4489 ; free virtual = 25020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 227e040a1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=34.247 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2477cd5eb

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21a3ab116

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023
Phase 4.1.1.1 BUFG Insertion | Checksum: 227e040a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=34.247. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20272e47d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023
Phase 4.1 Post Commit Optimization | Checksum: 20272e47d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20272e47d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20272e47d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023
Phase 4.3 Placer Reporting | Checksum: 20272e47d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26366eea0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023
Ending Placer Task | Checksum: 1a3994a1a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4492 ; free virtual = 25023
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4502 ; free virtual = 25032
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4499 ; free virtual = 25034
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4502 ; free virtual = 25034
INFO: [runtcl-4] Executing : report_utilization -file soc_utilization_placed.rpt -pb soc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4500 ; free virtual = 25032
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4466 ; free virtual = 25002
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b7f8dbd5 ConstDB: 0 ShapeSum: eba06e45 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 81d2487e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4372 ; free virtual = 24905
Post Restoration Checksum: NetGraph: c7cefc2 NumContArr: 755558bc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 81d2487e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4379 ; free virtual = 24912

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 81d2487e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4346 ; free virtual = 24879

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 81d2487e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4346 ; free virtual = 24879
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c4bf31a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4334 ; free virtual = 24867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.375 | TNS=0.000  | WHS=-0.483 | THS=-137.890|

Phase 2 Router Initialization | Checksum: 18ace546c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4335 ; free virtual = 24868

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2746
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2746
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18ace546c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3248.199 ; gain = 0.000 ; free physical = 4330 ; free virtual = 24863
Phase 3 Initial Routing | Checksum: 1c9e1042e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4307 ; free virtual = 24840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 384
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=33.481 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 266ff0350

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842
Phase 4 Rip-up And Reroute | Checksum: 266ff0350

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 266ff0350

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 266ff0350

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842
Phase 5 Delay and Skew Optimization | Checksum: 266ff0350

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2779707be

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842
INFO: [Route 35-416] Intermediate Timing Summary | WNS=33.574 | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2005cfc11

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842
Phase 6 Post Hold Fix | Checksum: 2005cfc11

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41681 %
  Global Horizontal Routing Utilization  = 1.59878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24699d86a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24699d86a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3339.176 ; gain = 90.977 ; free physical = 4308 ; free virtual = 24842

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2174b0d8e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3371.191 ; gain = 122.992 ; free physical = 4308 ; free virtual = 24842

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=33.574 | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2174b0d8e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3371.191 ; gain = 122.992 ; free physical = 4308 ; free virtual = 24842
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3371.191 ; gain = 122.992 ; free physical = 4345 ; free virtual = 24879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3371.191 ; gain = 122.992 ; free physical = 4345 ; free virtual = 24879
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3371.191 ; gain = 0.000 ; free physical = 4345 ; free virtual = 24884
INFO: [Common 17-1381] The checkpoint '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
Command: report_drc -file soc_drc_routed.rpt -pb soc_drc_routed.pb -rpx soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
Command: report_methodology -file soc_methodology_drc_routed.rpt -pb soc_methodology_drc_routed.pb -rpx soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
Command: report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_route_status.rpt -pb soc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_bus_skew_routed.rpt -pb soc_bus_skew_routed.pb -rpx soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr 13 18:59:09 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3505.242 ; gain = 118.043 ; free physical = 4314 ; free virtual = 24856
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 18:59:09 2022...
