v 4
file . "adder.vhdl" "712ffae1aae50cc56ee746cd71a26d7037f8b9c7" "20210222205852.463":
  entity adder at 2( 70) + 0 on 11;
  architecture rtl of adder at 8( 285) + 0 on 12;
