Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_cordic_behav xil_defaultlib.Test_cordic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'phaze_int' [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_cordic.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'x_int' [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_cordic.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'arctan' is out of bounds [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:83]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v" Line 1. Module Cordic(D_PHAZE_MEAN=36000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v" Line 1. Module Cordic(D_PHAZE_MEAN=36000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cordic(D_PHAZE_MEAN=36000)
Compiling module xil_defaultlib.Test_cordic
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_cordic_behav
