20:14:43 DEBUG : Logs will be stored at '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/IDE.log'.
20:14:51 INFO  : Launching XSCT server: xsct -n  -interactive /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/temp_xsdb_launch_script.tcl
20:14:51 INFO  : Registering command handlers for Vitis TCF services
20:14:51 INFO  : Platform repository initialization has completed.
20:14:53 INFO  : XSCT server has started successfully.
20:14:53 INFO  : plnx-install-location is set to ''
20:14:53 INFO  : Successfully done setting XSCT server connection channel  
20:14:53 INFO  : Successfully done setting workspace for the tool. 
20:14:53 INFO  : Successfully done query RDI_DATADIR 
20:15:32 INFO  : Result from executing command 'getProjects': profiling_global_tmr
20:15:32 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:16:01 INFO  : Result from executing command 'getProjects': profiling_global_tmr
20:16:01 INFO  : Result from executing command 'getPlatforms': profiling_global_tmr|/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr/export/profiling_global_tmr/profiling_global_tmr.xpfm;xilinx_zcu102_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/home/mg/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:17:37 INFO  : Checking for BSP changes to sync application flags for project 'profiling_global_tmr_sw'...
20:18:36 INFO  : Checking for BSP changes to sync application flags for project 'profiling_global_tmr_sw'...
20:25:44 INFO  : Checking for BSP changes to sync application flags for project 'profiling_global_tmr_sw'...
20:26:08 INFO  : XRT server has started successfully on port '4354'
20:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7A823A' is selected.
20:26:09 INFO  : 'jtag frequency' command is executed.
20:26:09 INFO  : Context for 'APU' is selected.
20:26:09 INFO  : System reset is completed.
20:26:12 INFO  : 'after 3000' command is executed.
20:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}' command is executed.
20:26:14 INFO  : Device configured successfully with "/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr_sw/_ide/bitstream/subsystem_db_wrapper.bit"
20:26:14 INFO  : Context for 'APU' is selected.
20:26:14 INFO  : Hardware design and registers information is loaded from '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr/export/profiling_global_tmr/hw/subsystem_db_wrapper.xsa'.
20:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:14 INFO  : Context for 'APU' is selected.
20:26:14 INFO  : Sourcing of '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr_sw/_ide/psinit/ps7_init.tcl' is done.
20:26:14 INFO  : 'ps7_init' command is executed.
20:26:14 INFO  : 'ps7_post_config' command is executed.
20:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:14 INFO  : The application '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr_sw/Debug/profiling_global_tmr_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7A823A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B7A823A-13722093-0"}
fpga -file /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr_sw/_ide/bitstream/subsystem_db_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr/export/profiling_global_tmr/hw/subsystem_db_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr_sw/Debug/profiling_global_tmr_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:14 INFO  : 'con' command is executed.
20:26:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:14 INFO  : Launch script is exported to file '/home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/profiling_global_timer/software/profiling_global_tmr_sw_system/_ide/scripts/systemdebugger_profiling_global_tmr_sw_system_standalone.tcl'
20:27:20 INFO  : Disconnected from the channel tcfchan#5.
