module reg1 (clk,
    in);
 input clk;
 input in;

 wire r1q;
 wire u1z;
 wire u2z;
 wire u3z;
 wire u4z;
 wire u5z;
 wire net1;
 wire net;
 wire net2;

 DFF_X1 r1 (.D(in),
    .CK(clk),
    .Q(r1q));
 DFF_X1 r10 (.D(net2),
    .CK(clk));
 DFF_X1 r11 (.D(net2),
    .CK(clk));
 DFF_X1 r12 (.D(net2),
    .CK(clk));
 DFF_X1 r2 (.D(u5z),
    .CK(clk));
 DFF_X1 r3 (.D(net),
    .CK(clk));
 DFF_X1 r4 (.D(net),
    .CK(clk));
 DFF_X1 r5 (.D(net2),
    .CK(clk));
 DFF_X1 r6 (.D(net),
    .CK(clk));
 DFF_X1 r7 (.D(net),
    .CK(clk));
 DFF_X1 r8 (.D(net),
    .CK(clk));
 DFF_X1 r9 (.D(net2),
    .CK(clk));
 BUF_X1 u1 (.A(r1q),
    .Z(u1z));
 BUF_X1 u2 (.A(u1z),
    .Z(u2z));
 BUF_X1 u3 (.A(u2z),
    .Z(u3z));
 BUF_X1 u4 (.A(u3z),
    .Z(u4z));
 BUF_X1 u5 (.A(u4z),
    .Z(u5z));
 BUF_X4 rebuffer1 (.A(r1q),
    .Z(net1));
 BUF_X4 split (.A(net1),
    .Z(net));
 BUF_X4 rebuffer2 (.A(net1),
    .Z(net2));
endmodule
