//--------------------------------------------------------------------------------
// Auto-generated by Migen (3ffd64c) & LiteX (7179d88) on 2022-07-11 09:16:37
//--------------------------------------------------------------------------------wait
module daphne(
	input wire serial_cts,
	input wire serial_rts,
	output reg serial_tx,
	input wire serial_rx,
	(* dont_touch = "true" *)	input wire clk625_p,
	input wire clk625_n,
	output wire mclk_p,
	output wire mclk_n,
	input wire cpu_reset,
	(* dont_touch = "true" *)	input wire clk100_p,
	input wire clk100_n,
	//input wire gtp_clk0_p,
	//input wire gtp_clk0_n,
	input wire afe0_dclkp,
	input wire afe0_dclkn,
	input wire afe0_fclkp,
	input wire afe0_fclkn,
	input wire [7:0] afe0_datap,
	input wire [7:0] afe0_datan,
	input wire afe1_dclkn,
	input wire afe1_dclkp,
	input wire afe1_fclkn,
	input wire afe1_fclkp,
	input wire [7:0] afe1_datan,
	input wire [7:0] afe1_datap,
	input wire afe2_dclkn,
	input wire afe2_dclkp,
	input wire afe2_fclkn,
	input wire afe2_fclkp,
	input wire [7:0] afe2_datan,
	input wire [7:0] afe2_datap,
	input wire afe3_dclkn,
	input wire afe3_dclkp,
	input wire afe3_fclkn,
	input wire afe3_fclkp,
	input wire [7:0] afe3_datan,
	input wire [7:0] afe3_datap,
	input wire afe4_dclkn,
	input wire afe4_dclkp,
	input wire afe4_fclkn,
	input wire afe4_fclkp,
	input wire [7:0] afe4_datan,
	input wire [7:0] afe4_datap,
	//********************************************//
	//-------IO para integracion en vivado-------//
	input wire fullmode_clk,
	input wire [39:0] re,
	output wire [39:0] fifo_empty,
	output wire [33:0] fifo_dout_0,
	output wire [33:0] fifo_dout_1,
	output wire [33:0] fifo_dout_2,
	output wire [33:0] fifo_dout_3,
	output wire [33:0] fifo_dout_4,
	output wire [33:0] fifo_dout_5,
	output wire [33:0] fifo_dout_6,
	output wire [33:0] fifo_dout_7,
	output wire [33:0] fifo_dout_8,
	output wire [33:0] fifo_dout_9,
	output wire [33:0] fifo_dout_10,
	output wire [33:0] fifo_dout_11,
	output wire [33:0] fifo_dout_12,
	output wire [33:0] fifo_dout_13,
	output wire [33:0] fifo_dout_14,
	output wire [33:0] fifo_dout_15,
	output wire [33:0] fifo_dout_16,
	output wire [33:0] fifo_dout_17,
	output wire [33:0] fifo_dout_18,
	output wire [33:0] fifo_dout_19,
	output wire [33:0] fifo_dout_20,
	output wire [33:0] fifo_dout_21,
	output wire [33:0] fifo_dout_22,
	output wire [33:0] fifo_dout_23,
	output wire [33:0] fifo_dout_24,
	output wire [33:0] fifo_dout_25,
	output wire [33:0] fifo_dout_26,
	output wire [33:0] fifo_dout_27,
	output wire [33:0] fifo_dout_28,
	output wire [33:0] fifo_dout_29,
	output wire [33:0] fifo_dout_30,
	output wire [33:0] fifo_dout_31,
	output wire [33:0] fifo_dout_32,
	output wire [33:0] fifo_dout_33,
	output wire [33:0] fifo_dout_34,
	output wire [33:0] fifo_dout_35,
	output wire [33:0] fifo_dout_36,
	output wire [33:0] fifo_dout_37,
	output wire [33:0] fifo_dout_38,
	output wire [33:0] fifo_dout_39,
	output wire	clk_200
);

reg main_soc_rst = 1'd0;
wire main_cpu_rst;
reg [1:0] main_reset_storage = 2'd0;
reg main_reset_re = 1'd0;
reg [31:0] main_scratch_storage = 32'd305419896;
reg main_scratch_re = 1'd0;
wire [31:0] main_bus_errors_status;
wire main_bus_errors_we;
reg main_bus_errors_re = 1'd0;
reg main_bus_error = 1'd0;
reg [31:0] main_bus_errors = 32'd0;
reg [29:0] main_ram_bus_adr = 30'd0;
reg [31:0] main_ram_bus_dat_w = 32'd0;
wire [31:0] main_ram_bus_dat_r;
reg [3:0] main_ram_bus_sel = 4'd0;
reg main_ram_bus_cyc = 1'd0;
reg main_ram_bus_stb = 1'd0;
reg main_ram_bus_ack = 1'd0;
reg main_ram_bus_we = 1'd0;
wire [10:0] main_adr;
wire [31:0] main_dat_r;
reg [3:0] main_we = 4'd0;
wire [31:0] main_dat_w;
wire main_tx_sink_valid;
reg main_tx_sink_ready = 1'd0;
wire main_tx_sink_first;
wire main_tx_sink_last;
wire [7:0] main_tx_sink_payload_data;
reg [7:0] main_tx_data = 8'd0;
reg [3:0] main_tx_count = 4'd0;
reg main_tx_enable = 1'd0;
reg [31:0] main_tx_tick = 32'd0;
reg [31:0] main_tx_phase = 32'd0;
reg main_rx_source_valid = 1'd0;
wire main_rx_source_ready;
reg main_rx_source_first = 1'd0;
reg main_rx_source_last = 1'd0;
reg [7:0] main_rx_source_payload_data = 8'd0;
reg [7:0] main_rx_data = 8'd0;
reg [3:0] main_rx_count = 4'd0;
reg main_rx_enable = 1'd0;
reg [31:0] main_rx_tick = 32'd0;
reg [31:0] main_rx_phase = 32'd0;
wire main_rx_rx;
reg main_rx_rx_d = 1'd0;
reg main_uart_rxtx_re = 1'd0;
wire [7:0] main_uart_rxtx_r;
reg main_uart_rxtx_we = 1'd0;
wire [7:0] main_uart_rxtx_w;
wire main_uart_txfull_status;
wire main_uart_txfull_we;
reg main_uart_txfull_re = 1'd0;
wire main_uart_rxempty_status;
wire main_uart_rxempty_we;
reg main_uart_rxempty_re = 1'd0;
wire main_uart_irq;
wire main_uart_tx_status;
reg main_uart_tx_pending = 1'd0;
wire main_uart_tx_trigger;
reg main_uart_tx_clear = 1'd0;
reg main_uart_tx_trigger_d = 1'd0;
wire main_uart_rx_status;
reg main_uart_rx_pending = 1'd0;
wire main_uart_rx_trigger;
reg main_uart_rx_clear = 1'd0;
reg main_uart_rx_trigger_d = 1'd0;
wire main_uart_tx0;
wire main_uart_rx0;
reg [1:0] main_uart_status_status = 2'd0;
wire main_uart_status_we;
reg main_uart_status_re = 1'd0;
wire main_uart_tx1;
wire main_uart_rx1;
reg [1:0] main_uart_pending_status = 2'd0;
wire main_uart_pending_we;
reg main_uart_pending_re = 1'd0;
reg [1:0] main_uart_pending_r = 2'd0;
wire main_uart_tx2;
wire main_uart_rx2;
reg [1:0] main_uart_enable_storage = 2'd0;
reg main_uart_enable_re = 1'd0;
wire main_uart_txempty_status;
wire main_uart_txempty_we;
reg main_uart_txempty_re = 1'd0;
wire main_uart_rxfull_status;
wire main_uart_rxfull_we;
reg main_uart_rxfull_re = 1'd0;
wire main_uart_uart_sink_valid;
wire main_uart_uart_sink_ready;
wire main_uart_uart_sink_first;
wire main_uart_uart_sink_last;
wire [7:0] main_uart_uart_sink_payload_data;
reg main_uart_uart_source_valid = 1'd0;
wire main_uart_uart_source_ready;
reg main_uart_uart_source_first = 1'd0;
reg main_uart_uart_source_last = 1'd0;
reg [7:0] main_uart_uart_source_payload_data = 8'd0;
wire main_uart_tx_fifo_sink_valid;
wire main_uart_tx_fifo_sink_ready;
reg main_uart_tx_fifo_sink_first = 1'd0;
reg main_uart_tx_fifo_sink_last = 1'd0;
wire [7:0] main_uart_tx_fifo_sink_payload_data;
wire main_uart_tx_fifo_source_valid;
reg main_uart_tx_fifo_source_ready = 1'd0;
wire main_uart_tx_fifo_source_first;
wire main_uart_tx_fifo_source_last;
wire [7:0] main_uart_tx_fifo_source_payload_data;
wire main_uart_tx_fifo_re;
reg main_uart_tx_fifo_readable = 1'd0;
wire main_uart_tx_fifo_syncfifo_we;
wire main_uart_tx_fifo_syncfifo_writable;
wire main_uart_tx_fifo_syncfifo_re;
wire main_uart_tx_fifo_syncfifo_readable;
wire [9:0] main_uart_tx_fifo_syncfifo_din;
wire [9:0] main_uart_tx_fifo_syncfifo_dout;
reg [4:0] main_uart_tx_fifo_level0 = 5'd0;
reg main_uart_tx_fifo_replace = 1'd0;
reg [3:0] main_uart_tx_fifo_produce = 4'd0;
reg [3:0] main_uart_tx_fifo_consume = 4'd0;
reg [3:0] main_uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] main_uart_tx_fifo_wrport_dat_r;
wire main_uart_tx_fifo_wrport_we;
wire [9:0] main_uart_tx_fifo_wrport_dat_w;
wire main_uart_tx_fifo_do_read;
wire [3:0] main_uart_tx_fifo_rdport_adr;
wire [9:0] main_uart_tx_fifo_rdport_dat_r;
wire main_uart_tx_fifo_rdport_re;
wire [4:0] main_uart_tx_fifo_level1;
wire [7:0] main_uart_tx_fifo_fifo_in_payload_data;
wire main_uart_tx_fifo_fifo_in_first;
wire main_uart_tx_fifo_fifo_in_last;
wire [7:0] main_uart_tx_fifo_fifo_out_payload_data;
wire main_uart_tx_fifo_fifo_out_first;
wire main_uart_tx_fifo_fifo_out_last;
wire main_uart_rx_fifo_sink_valid;
wire main_uart_rx_fifo_sink_ready;
wire main_uart_rx_fifo_sink_first;
wire main_uart_rx_fifo_sink_last;
wire [7:0] main_uart_rx_fifo_sink_payload_data;
wire main_uart_rx_fifo_source_valid;
wire main_uart_rx_fifo_source_ready;
wire main_uart_rx_fifo_source_first;
wire main_uart_rx_fifo_source_last;
wire [7:0] main_uart_rx_fifo_source_payload_data;
wire main_uart_rx_fifo_re;
reg main_uart_rx_fifo_readable = 1'd0;
wire main_uart_rx_fifo_syncfifo_we;
wire main_uart_rx_fifo_syncfifo_writable;
wire main_uart_rx_fifo_syncfifo_re;
wire main_uart_rx_fifo_syncfifo_readable;
wire [9:0] main_uart_rx_fifo_syncfifo_din;
wire [9:0] main_uart_rx_fifo_syncfifo_dout;
reg [4:0] main_uart_rx_fifo_level0 = 5'd0;
reg main_uart_rx_fifo_replace = 1'd0;
reg [3:0] main_uart_rx_fifo_produce = 4'd0;
reg [3:0] main_uart_rx_fifo_consume = 4'd0;
reg [3:0] main_uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] main_uart_rx_fifo_wrport_dat_r;
wire main_uart_rx_fifo_wrport_we;
wire [9:0] main_uart_rx_fifo_wrport_dat_w;
wire main_uart_rx_fifo_do_read;
wire [3:0] main_uart_rx_fifo_rdport_adr;
wire [9:0] main_uart_rx_fifo_rdport_dat_r;
wire main_uart_rx_fifo_rdport_re;
wire [4:0] main_uart_rx_fifo_level1;
wire [7:0] main_uart_rx_fifo_fifo_in_payload_data;
wire main_uart_rx_fifo_fifo_in_first;
wire main_uart_rx_fifo_fifo_in_last;
wire [7:0] main_uart_rx_fifo_fifo_out_payload_data;
wire main_uart_rx_fifo_fifo_out_first;
wire main_uart_rx_fifo_fifo_out_last;
reg [31:0] main_timer_load_storage = 32'd0;
reg main_timer_load_re = 1'd0;
reg [31:0] main_timer_reload_storage = 32'd0;
reg main_timer_reload_re = 1'd0;
reg main_timer_en_storage = 1'd0;
reg main_timer_en_re = 1'd0;
reg main_timer_update_value_storage = 1'd0;
reg main_timer_update_value_re = 1'd0;
reg [31:0] main_timer_value_status = 32'd0;
wire main_timer_value_we;
reg main_timer_value_re = 1'd0;
wire main_timer_irq;
wire main_timer_zero_status;
reg main_timer_zero_pending = 1'd0;
wire main_timer_zero_trigger;
reg main_timer_zero_clear = 1'd0;
reg main_timer_zero_trigger_d = 1'd0;
wire main_timer_zero0;
wire main_timer_status_status;
wire main_timer_status_we;
reg main_timer_status_re = 1'd0;
wire main_timer_zero1;
wire main_timer_pending_status;
wire main_timer_pending_we;
reg main_timer_pending_re = 1'd0;
reg main_timer_pending_r = 1'd0;
wire main_timer_zero2;
reg main_timer_enable_storage = 1'd0;
reg main_timer_enable_re = 1'd0;
reg [31:0] main_timer_value = 32'd0;
wire main_flush_ep_valid;
reg main_flush_ep_ready = 1'd0;
wire main_flush_ep_first;
wire main_flush_ep_last;
wire [7:0] main_flush_ep_payload_data;
reg [6:0] main_flush_count = 7'd0;
wire main_wait;
wire main_done;
reg [27:0] main_count = 28'd200000000;
wire main_crg_rst;
wire sys_pll_clk;
wire sys_pll_rst;
wire sys_clk;
wire sys_rst;
wire s625_clk;
wire s625_rst;
wire clk200_clk;
wire clk200_rst;
wire uart_clk;
wire uart_rst;
//wire fullmode_clk;
wire main_crg_main_pll_reset;
reg main_crg_main_pll_power_down = 1'd0;
wire main_crg_main_pll_locked;
wire main_crg_s7pll0_clkin;
wire main_crg_s7pll0_clkout0;
wire main_crg_s7pll0_clkout_buf0;
wire main_crg_s7pll0_clkout1;
wire main_crg_s7pll0_clkout_buf1;
wire main_crg_s7pll0_clkout2;
wire main_crg_s7pll0_clkout_buf2;
wire main_crg_s7pll0_drp_locked_status;
reg main_crg_s7pll0_drp_read_re = 1'd0;
reg main_crg_s7pll0_drp_write_re = 1'd0;
reg main_crg_s7pll0_drp_drdy_status = 1'd0;
reg [6:0] main_crg_s7pll0_drp_adr_storage = 7'd0;
reg [15:0] main_crg_s7pll0_drp_dat_w_storage = 16'd0;
wire [15:0] main_crg_s7pll0_drp_dat_r_status;
reg main_crg_s7pll0_den_pipe = 1'd0;
reg main_crg_s7pll0_dwe_pipe = 1'd0;
wire main_crg_s7pll0_drp_drdy;
reg [3:0] main_crg_reset_counter = 4'd15;
reg main_crg_ic_reset = 1'd1;
wire main_crg_pll_reset;
reg main_crg_pll_power_down = 1'd0;
wire main_crg_pll_locked;
wire main_crg_s7pll1_clkin;
wire main_crg_s7pll1_clkout;
wire main_crg_s7pll1_clkout_buf;
wire main_crg_mclk;
wire main_crg_od_ibufds;
wire main_crg_clk;
wire main_crg_pll_ff_reset;
reg main_crg_pll_ff_power_down = 1'd0;
wire main_crg_pll_ff_locked;
wire main_crg_s7pll2_clkin;
wire main_crg_s7pll2_clkout;
wire main_crg_s7pll2_clkout_buf;
wire main_crg_gtp_od_ibufds;
wire main_crg_gtp_clk_o;
wire main_afe5808a0_d_clk;
wire main_afe5808a0_f_clk;
reg main_afe5808a0_bitslip = 1'd0;
reg [3:0] main_afe5808a0_bitslip_lat = 4'd0;
wire [7:0] main_afe5808a0_data_int;
reg main_afe5808a0_rst = 1'd0;
wire adc0_adc_clk;
wire adc0_adc_rst;
wire adc0_adc_frame_clk;
wire adc0_adc_frame_rst;
wire main_afe5808a0_reset;
reg main_afe5808a0_power_down = 1'd0;
wire main_afe5808a0_locked;
wire main_afe5808a0_clkin;
wire main_afe5808a0_clkout0;
wire main_afe5808a0_clkout_buf0;
wire main_afe5808a0_clkout1;
wire main_afe5808a0_clkout_buf1;
wire main_afe5808a0_frame_cascade1;
wire main_afe5808a0_frame_cascade2;
wire [13:0] main_afe5808a0_frame_do;
wire main_afe5808a0_serdes0_cascade1;
wire main_afe5808a0_serdes0_cascade2;
wire [13:0] main_afe5808a0_serdes0_do;
wire main_afe5808a0_serdes1_cascade1;
wire main_afe5808a0_serdes1_cascade2;
wire [13:0] main_afe5808a0_serdes1_do;
wire main_afe5808a0_serdes2_cascade1;
wire main_afe5808a0_serdes2_cascade2;
wire [13:0] main_afe5808a0_serdes2_do;
wire main_afe5808a0_serdes3_cascade1;
wire main_afe5808a0_serdes3_cascade2;
wire [13:0] main_afe5808a0_serdes3_do;
wire main_afe5808a0_serdes4_cascade1;
wire main_afe5808a0_serdes4_cascade2;
wire [13:0] main_afe5808a0_serdes4_do;
wire main_afe5808a0_serdes5_cascade1;
wire main_afe5808a0_serdes5_cascade2;
wire [13:0] main_afe5808a0_serdes5_do;
wire main_afe5808a0_serdes6_cascade1;
wire main_afe5808a0_serdes6_cascade2;
wire [13:0] main_afe5808a0_serdes6_do;
wire main_afe5808a0_serdes7_cascade1;
wire main_afe5808a0_serdes7_cascade2;
wire [13:0] main_afe5808a0_serdes7_do;
wire main_afe5808a0_endpoint0_valid;
wire main_afe5808a0_endpoint0_ready;
reg main_afe5808a0_endpoint0_first = 1'd0;
reg main_afe5808a0_endpoint0_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint0_payload_data = 32'd0;
reg main_afe5808a0_shifter0_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter0_data = 14'd0;
reg [13:0] main_afe5808a0_shifter0_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter0_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter0_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter0_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter0_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter0_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing0_sink_valid;
reg main_afe5808a0_clockdomaincrossing0_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing0_sink_first;
wire main_afe5808a0_clockdomaincrossing0_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing0_sink_payload_data; ///ESTE ES EL DATO DE SALIDA
wire main_afe5808a0_endpoint1_valid;
wire main_afe5808a0_endpoint1_ready;
reg main_afe5808a0_endpoint1_first = 1'd0;
reg main_afe5808a0_endpoint1_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint1_payload_data = 32'd0;
reg main_afe5808a0_shifter1_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter1_data = 14'd0;
reg [13:0] main_afe5808a0_shifter1_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter1_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter1_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter1_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter1_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter1_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing1_sink_valid;
reg main_afe5808a0_clockdomaincrossing1_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing1_sink_first;
wire main_afe5808a0_clockdomaincrossing1_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing1_sink_payload_data;
wire main_afe5808a0_endpoint2_valid;
wire main_afe5808a0_endpoint2_ready;
reg main_afe5808a0_endpoint2_first = 1'd0;
reg main_afe5808a0_endpoint2_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint2_payload_data = 32'd0;
reg main_afe5808a0_shifter2_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter2_data = 14'd0;
reg [13:0] main_afe5808a0_shifter2_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter2_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter2_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter2_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter2_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter2_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing2_sink_valid;
reg main_afe5808a0_clockdomaincrossing2_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing2_sink_first;
wire main_afe5808a0_clockdomaincrossing2_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing2_sink_payload_data;
wire main_afe5808a0_endpoint3_valid;
wire main_afe5808a0_endpoint3_ready;
reg main_afe5808a0_endpoint3_first = 1'd0;
reg main_afe5808a0_endpoint3_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint3_payload_data = 32'd0;
reg main_afe5808a0_shifter3_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter3_data = 14'd0;
reg [13:0] main_afe5808a0_shifter3_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter3_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter3_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter3_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter3_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter3_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing3_sink_valid;
reg main_afe5808a0_clockdomaincrossing3_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing3_sink_first;
wire main_afe5808a0_clockdomaincrossing3_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing3_sink_payload_data;
wire main_afe5808a0_endpoint4_valid;
wire main_afe5808a0_endpoint4_ready;
reg main_afe5808a0_endpoint4_first = 1'd0;
reg main_afe5808a0_endpoint4_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint4_payload_data = 32'd0;
reg main_afe5808a0_shifter4_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter4_data = 14'd0;
reg [13:0] main_afe5808a0_shifter4_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter4_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter4_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter4_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter4_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter4_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing4_sink_valid;
reg main_afe5808a0_clockdomaincrossing4_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing4_sink_first;
wire main_afe5808a0_clockdomaincrossing4_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing4_sink_payload_data;
wire main_afe5808a0_endpoint5_valid;
wire main_afe5808a0_endpoint5_ready;
reg main_afe5808a0_endpoint5_first = 1'd0;
reg main_afe5808a0_endpoint5_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint5_payload_data = 32'd0;
reg main_afe5808a0_shifter5_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter5_data = 14'd0;
reg [13:0] main_afe5808a0_shifter5_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter5_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter5_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter5_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter5_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter5_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing5_sink_valid;
reg main_afe5808a0_clockdomaincrossing5_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing5_sink_first;
wire main_afe5808a0_clockdomaincrossing5_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing5_sink_payload_data;
wire main_afe5808a0_endpoint6_valid;
wire main_afe5808a0_endpoint6_ready;
reg main_afe5808a0_endpoint6_first = 1'd0;
reg main_afe5808a0_endpoint6_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint6_payload_data = 32'd0;
reg main_afe5808a0_shifter6_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter6_data = 14'd0;
reg [13:0] main_afe5808a0_shifter6_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter6_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter6_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter6_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter6_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter6_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing6_sink_valid;
reg main_afe5808a0_clockdomaincrossing6_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing6_sink_first;
wire main_afe5808a0_clockdomaincrossing6_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing6_sink_payload_data;
wire main_afe5808a0_endpoint7_valid;
wire main_afe5808a0_endpoint7_ready;
reg main_afe5808a0_endpoint7_first = 1'd0;
reg main_afe5808a0_endpoint7_last = 1'd0;
reg [31:0] main_afe5808a0_endpoint7_payload_data = 32'd0;
reg main_afe5808a0_shifter7_trigger = 1'd0;
reg [13:0] main_afe5808a0_shifter7_data = 14'd0;
reg [13:0] main_afe5808a0_shifter7_difference = 14'd0;
reg [13:0] main_afe5808a0_shifter7_condition = 14'd0;
reg [33:0] main_afe5808a0_shifter7_do = 34'd12000;
reg [11:0] main_afe5808a0_shifter7_counter = 12'd0;
reg [13:0] main_afe5808a0_shifter7_reg0 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg1 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg2 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg3 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg4 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg5 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg6 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg7 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg8 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg9 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg10 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg11 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg12 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg13 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg14 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg15 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg16 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg17 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg18 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg19 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg20 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg21 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg22 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg23 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg24 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg25 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg26 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg27 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg28 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg29 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg30 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg31 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg32 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg33 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg34 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg35 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg36 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg37 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg38 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg39 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg40 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg41 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg42 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg43 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg44 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg45 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg46 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg47 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg48 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg49 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg50 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg51 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg52 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg53 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg54 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg55 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg56 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg57 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg58 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg59 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg60 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg61 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg62 = 14'd14000;
reg [13:0] main_afe5808a0_shifter7_reg63 = 14'd14000;
wire main_afe5808a0_clockdomaincrossing7_sink_valid;
reg main_afe5808a0_clockdomaincrossing7_sink_ready = 1'd0;
wire main_afe5808a0_clockdomaincrossing7_sink_first;
wire main_afe5808a0_clockdomaincrossing7_sink_last;
wire [33:0] main_afe5808a0_clockdomaincrossing7_sink_payload_data;
wire main_afe5808a1_d_clk;
wire main_afe5808a1_f_clk;
reg main_afe5808a1_bitslip = 1'd0;
reg [3:0] main_afe5808a1_bitslip_lat = 4'd0;
wire [7:0] main_afe5808a1_data_int;
reg main_afe5808a1_rst = 1'd0;
wire adc1_adc_clk;
wire adc1_adc_rst;
wire adc1_adc_frame_clk;
wire adc1_adc_frame_rst;
wire main_afe5808a1_reset;
reg main_afe5808a1_power_down = 1'd0;
wire main_afe5808a1_locked;
wire main_afe5808a1_clkin;
wire main_afe5808a1_clkout0;
wire main_afe5808a1_clkout_buf0;
wire main_afe5808a1_clkout1;
wire main_afe5808a1_clkout_buf1;
wire main_afe5808a1_frame_cascade1;
wire main_afe5808a1_frame_cascade2;
wire [13:0] main_afe5808a1_frame_do;
wire main_afe5808a1_serdes8_cascade1;
wire main_afe5808a1_serdes8_cascade2;
wire [13:0] main_afe5808a1_serdes8_do;
wire main_afe5808a1_serdes9_cascade1;
wire main_afe5808a1_serdes9_cascade2;
wire [13:0] main_afe5808a1_serdes9_do;
wire main_afe5808a1_serdes10_cascade1;
wire main_afe5808a1_serdes10_cascade2;
wire [13:0] main_afe5808a1_serdes10_do;
wire main_afe5808a1_serdes11_cascade1;
wire main_afe5808a1_serdes11_cascade2;
wire [13:0] main_afe5808a1_serdes11_do;
wire main_afe5808a1_serdes12_cascade1;
wire main_afe5808a1_serdes12_cascade2;
wire [13:0] main_afe5808a1_serdes12_do;
wire main_afe5808a1_serdes13_cascade1;
wire main_afe5808a1_serdes13_cascade2;
wire [13:0] main_afe5808a1_serdes13_do;
wire main_afe5808a1_serdes14_cascade1;
wire main_afe5808a1_serdes14_cascade2;
wire [13:0] main_afe5808a1_serdes14_do;
wire main_afe5808a1_serdes15_cascade1;
wire main_afe5808a1_serdes15_cascade2;
wire [13:0] main_afe5808a1_serdes15_do;
wire main_afe5808a1_endpoint8_valid;
wire main_afe5808a1_endpoint8_ready;
reg main_afe5808a1_endpoint8_first = 1'd0;
reg main_afe5808a1_endpoint8_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint8_payload_data = 32'd0;
reg main_afe5808a1_shifter8_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter8_data = 14'd0;
reg [13:0] main_afe5808a1_shifter8_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter8_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter8_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter8_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter8_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter8_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing8_sink_valid;
reg main_afe5808a1_clockdomaincrossing8_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing8_sink_first;
wire main_afe5808a1_clockdomaincrossing8_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing8_sink_payload_data;
wire main_afe5808a1_endpoint9_valid;
wire main_afe5808a1_endpoint9_ready;
reg main_afe5808a1_endpoint9_first = 1'd0;
reg main_afe5808a1_endpoint9_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint9_payload_data = 32'd0;
reg main_afe5808a1_shifter9_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter9_data = 14'd0;
reg [13:0] main_afe5808a1_shifter9_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter9_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter9_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter9_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter9_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter9_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing9_sink_valid;
reg main_afe5808a1_clockdomaincrossing9_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing9_sink_first;
wire main_afe5808a1_clockdomaincrossing9_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing9_sink_payload_data;
wire main_afe5808a1_endpoint10_valid;
wire main_afe5808a1_endpoint10_ready;
reg main_afe5808a1_endpoint10_first = 1'd0;
reg main_afe5808a1_endpoint10_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint10_payload_data = 32'd0;
reg main_afe5808a1_shifter10_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter10_data = 14'd0;
reg [13:0] main_afe5808a1_shifter10_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter10_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter10_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter10_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter10_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter10_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing10_sink_valid;
reg main_afe5808a1_clockdomaincrossing10_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing10_sink_first;
wire main_afe5808a1_clockdomaincrossing10_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing10_sink_payload_data;
wire main_afe5808a1_endpoint11_valid;
wire main_afe5808a1_endpoint11_ready;
reg main_afe5808a1_endpoint11_first = 1'd0;
reg main_afe5808a1_endpoint11_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint11_payload_data = 32'd0;
reg main_afe5808a1_shifter11_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter11_data = 14'd0;
reg [13:0] main_afe5808a1_shifter11_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter11_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter11_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter11_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter11_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter11_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing11_sink_valid;
reg main_afe5808a1_clockdomaincrossing11_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing11_sink_first;
wire main_afe5808a1_clockdomaincrossing11_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing11_sink_payload_data;
wire main_afe5808a1_endpoint12_valid;
wire main_afe5808a1_endpoint12_ready;
reg main_afe5808a1_endpoint12_first = 1'd0;
reg main_afe5808a1_endpoint12_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint12_payload_data = 32'd0;
reg main_afe5808a1_shifter12_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter12_data = 14'd0;
reg [13:0] main_afe5808a1_shifter12_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter12_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter12_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter12_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter12_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter12_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing12_sink_valid;
reg main_afe5808a1_clockdomaincrossing12_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing12_sink_first;
wire main_afe5808a1_clockdomaincrossing12_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing12_sink_payload_data;
wire main_afe5808a1_endpoint13_valid;
wire main_afe5808a1_endpoint13_ready;
reg main_afe5808a1_endpoint13_first = 1'd0;
reg main_afe5808a1_endpoint13_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint13_payload_data = 32'd0;
reg main_afe5808a1_shifter13_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter13_data = 14'd0;
reg [13:0] main_afe5808a1_shifter13_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter13_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter13_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter13_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter13_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter13_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing13_sink_valid;
reg main_afe5808a1_clockdomaincrossing13_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing13_sink_first;
wire main_afe5808a1_clockdomaincrossing13_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing13_sink_payload_data;
wire main_afe5808a1_endpoint14_valid;
wire main_afe5808a1_endpoint14_ready;
reg main_afe5808a1_endpoint14_first = 1'd0;
reg main_afe5808a1_endpoint14_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint14_payload_data = 32'd0;
reg main_afe5808a1_shifter14_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter14_data = 14'd0;
reg [13:0] main_afe5808a1_shifter14_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter14_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter14_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter14_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter14_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter14_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing14_sink_valid;
reg main_afe5808a1_clockdomaincrossing14_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing14_sink_first;
wire main_afe5808a1_clockdomaincrossing14_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing14_sink_payload_data;
wire main_afe5808a1_endpoint15_valid;
wire main_afe5808a1_endpoint15_ready;
reg main_afe5808a1_endpoint15_first = 1'd0;
reg main_afe5808a1_endpoint15_last = 1'd0;
reg [31:0] main_afe5808a1_endpoint15_payload_data = 32'd0;
reg main_afe5808a1_shifter15_trigger = 1'd0;
reg [13:0] main_afe5808a1_shifter15_data = 14'd0;
reg [13:0] main_afe5808a1_shifter15_difference = 14'd0;
reg [13:0] main_afe5808a1_shifter15_condition = 14'd0;
reg [33:0] main_afe5808a1_shifter15_do = 34'd12000;
reg [11:0] main_afe5808a1_shifter15_counter = 12'd0;
reg [13:0] main_afe5808a1_shifter15_reg0 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg1 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg2 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg3 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg4 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg5 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg6 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg7 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg8 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg9 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg10 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg11 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg12 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg13 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg14 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg15 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg16 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg17 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg18 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg19 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg20 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg21 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg22 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg23 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg24 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg25 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg26 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg27 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg28 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg29 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg30 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg31 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg32 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg33 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg34 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg35 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg36 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg37 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg38 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg39 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg40 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg41 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg42 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg43 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg44 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg45 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg46 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg47 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg48 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg49 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg50 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg51 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg52 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg53 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg54 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg55 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg56 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg57 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg58 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg59 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg60 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg61 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg62 = 14'd14000;
reg [13:0] main_afe5808a1_shifter15_reg63 = 14'd14000;
wire main_afe5808a1_clockdomaincrossing15_sink_valid;
reg main_afe5808a1_clockdomaincrossing15_sink_ready = 1'd0;
wire main_afe5808a1_clockdomaincrossing15_sink_first;
wire main_afe5808a1_clockdomaincrossing15_sink_last;
wire [33:0] main_afe5808a1_clockdomaincrossing15_sink_payload_data;
wire main_afe5808a2_d_clk;
wire main_afe5808a2_f_clk;
reg main_afe5808a2_bitslip = 1'd0;
reg [3:0] main_afe5808a2_bitslip_lat = 4'd0;
wire [7:0] main_afe5808a2_data_int;
reg main_afe5808a2_rst = 1'd0;
wire adc2_adc_clk;
wire adc2_adc_rst;
wire adc2_adc_frame_clk;
wire adc2_adc_frame_rst;
wire main_afe5808a2_reset;
reg main_afe5808a2_power_down = 1'd0;
wire main_afe5808a2_locked;
wire main_afe5808a2_clkin;
wire main_afe5808a2_clkout0;
wire main_afe5808a2_clkout_buf0;
wire main_afe5808a2_clkout1;
wire main_afe5808a2_clkout_buf1;
wire main_afe5808a2_frame_cascade1;
wire main_afe5808a2_frame_cascade2;
wire [13:0] main_afe5808a2_frame_do;
wire main_afe5808a2_serdes16_cascade1;
wire main_afe5808a2_serdes16_cascade2;
wire [13:0] main_afe5808a2_serdes16_do;
wire main_afe5808a2_serdes17_cascade1;
wire main_afe5808a2_serdes17_cascade2;
wire [13:0] main_afe5808a2_serdes17_do;
wire main_afe5808a2_serdes18_cascade1;
wire main_afe5808a2_serdes18_cascade2;
wire [13:0] main_afe5808a2_serdes18_do;
wire main_afe5808a2_serdes19_cascade1;
wire main_afe5808a2_serdes19_cascade2;
wire [13:0] main_afe5808a2_serdes19_do;
wire main_afe5808a2_serdes20_cascade1;
wire main_afe5808a2_serdes20_cascade2;
wire [13:0] main_afe5808a2_serdes20_do;
wire main_afe5808a2_serdes21_cascade1;
wire main_afe5808a2_serdes21_cascade2;
wire [13:0] main_afe5808a2_serdes21_do;
wire main_afe5808a2_serdes22_cascade1;
wire main_afe5808a2_serdes22_cascade2;
wire [13:0] main_afe5808a2_serdes22_do;
wire main_afe5808a2_serdes23_cascade1;
wire main_afe5808a2_serdes23_cascade2;
wire [13:0] main_afe5808a2_serdes23_do;
wire main_afe5808a2_endpoint16_valid;
wire main_afe5808a2_endpoint16_ready;
reg main_afe5808a2_endpoint16_first = 1'd0;
reg main_afe5808a2_endpoint16_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint16_payload_data = 32'd0;
reg main_afe5808a2_shifter16_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter16_data = 14'd0;
reg [13:0] main_afe5808a2_shifter16_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter16_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter16_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter16_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter16_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter16_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing16_sink_valid;
reg main_afe5808a2_clockdomaincrossing16_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing16_sink_first;
wire main_afe5808a2_clockdomaincrossing16_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing16_sink_payload_data;
wire main_afe5808a2_endpoint17_valid;
wire main_afe5808a2_endpoint17_ready;
reg main_afe5808a2_endpoint17_first = 1'd0;
reg main_afe5808a2_endpoint17_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint17_payload_data = 32'd0;
reg main_afe5808a2_shifter17_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter17_data = 14'd0;
reg [13:0] main_afe5808a2_shifter17_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter17_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter17_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter17_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter17_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter17_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing17_sink_valid;
reg main_afe5808a2_clockdomaincrossing17_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing17_sink_first;
wire main_afe5808a2_clockdomaincrossing17_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing17_sink_payload_data;
wire main_afe5808a2_endpoint18_valid;
wire main_afe5808a2_endpoint18_ready;
reg main_afe5808a2_endpoint18_first = 1'd0;
reg main_afe5808a2_endpoint18_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint18_payload_data = 32'd0;
reg main_afe5808a2_shifter18_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter18_data = 14'd0;
reg [13:0] main_afe5808a2_shifter18_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter18_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter18_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter18_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter18_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter18_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing18_sink_valid;
reg main_afe5808a2_clockdomaincrossing18_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing18_sink_first;
wire main_afe5808a2_clockdomaincrossing18_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing18_sink_payload_data;
wire main_afe5808a2_endpoint19_valid;
wire main_afe5808a2_endpoint19_ready;
reg main_afe5808a2_endpoint19_first = 1'd0;
reg main_afe5808a2_endpoint19_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint19_payload_data = 32'd0;
reg main_afe5808a2_shifter19_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter19_data = 14'd0;
reg [13:0] main_afe5808a2_shifter19_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter19_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter19_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter19_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter19_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter19_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing19_sink_valid;
reg main_afe5808a2_clockdomaincrossing19_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing19_sink_first;
wire main_afe5808a2_clockdomaincrossing19_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing19_sink_payload_data;
wire main_afe5808a2_endpoint20_valid;
wire main_afe5808a2_endpoint20_ready;
reg main_afe5808a2_endpoint20_first = 1'd0;
reg main_afe5808a2_endpoint20_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint20_payload_data = 32'd0;
reg main_afe5808a2_shifter20_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter20_data = 14'd0;
reg [13:0] main_afe5808a2_shifter20_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter20_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter20_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter20_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter20_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter20_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing20_sink_valid;
reg main_afe5808a2_clockdomaincrossing20_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing20_sink_first;
wire main_afe5808a2_clockdomaincrossing20_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing20_sink_payload_data;
wire main_afe5808a2_endpoint21_valid;
wire main_afe5808a2_endpoint21_ready;
reg main_afe5808a2_endpoint21_first = 1'd0;
reg main_afe5808a2_endpoint21_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint21_payload_data = 32'd0;
reg main_afe5808a2_shifter21_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter21_data = 14'd0;
reg [13:0] main_afe5808a2_shifter21_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter21_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter21_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter21_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter21_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter21_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing21_sink_valid;
reg main_afe5808a2_clockdomaincrossing21_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing21_sink_first;
wire main_afe5808a2_clockdomaincrossing21_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing21_sink_payload_data;
wire main_afe5808a2_endpoint22_valid;
wire main_afe5808a2_endpoint22_ready;
reg main_afe5808a2_endpoint22_first = 1'd0;
reg main_afe5808a2_endpoint22_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint22_payload_data = 32'd0;
reg main_afe5808a2_shifter22_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter22_data = 14'd0;
reg [13:0] main_afe5808a2_shifter22_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter22_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter22_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter22_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter22_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter22_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing22_sink_valid;
reg main_afe5808a2_clockdomaincrossing22_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing22_sink_first;
wire main_afe5808a2_clockdomaincrossing22_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing22_sink_payload_data;
wire main_afe5808a2_endpoint23_valid;
wire main_afe5808a2_endpoint23_ready;
reg main_afe5808a2_endpoint23_first = 1'd0;
reg main_afe5808a2_endpoint23_last = 1'd0;
reg [31:0] main_afe5808a2_endpoint23_payload_data = 32'd0;
reg main_afe5808a2_shifter23_trigger = 1'd0;
reg [13:0] main_afe5808a2_shifter23_data = 14'd0;
reg [13:0] main_afe5808a2_shifter23_difference = 14'd0;
reg [13:0] main_afe5808a2_shifter23_condition = 14'd0;
reg [33:0] main_afe5808a2_shifter23_do = 34'd12000;
reg [11:0] main_afe5808a2_shifter23_counter = 12'd0;
reg [13:0] main_afe5808a2_shifter23_reg0 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg1 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg2 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg3 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg4 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg5 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg6 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg7 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg8 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg9 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg10 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg11 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg12 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg13 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg14 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg15 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg16 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg17 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg18 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg19 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg20 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg21 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg22 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg23 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg24 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg25 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg26 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg27 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg28 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg29 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg30 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg31 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg32 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg33 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg34 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg35 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg36 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg37 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg38 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg39 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg40 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg41 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg42 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg43 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg44 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg45 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg46 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg47 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg48 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg49 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg50 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg51 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg52 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg53 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg54 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg55 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg56 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg57 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg58 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg59 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg60 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg61 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg62 = 14'd14000;
reg [13:0] main_afe5808a2_shifter23_reg63 = 14'd14000;
wire main_afe5808a2_clockdomaincrossing23_sink_valid;
reg main_afe5808a2_clockdomaincrossing23_sink_ready = 1'd0;
wire main_afe5808a2_clockdomaincrossing23_sink_first;
wire main_afe5808a2_clockdomaincrossing23_sink_last;
wire [33:0] main_afe5808a2_clockdomaincrossing23_sink_payload_data;
wire main_afe5808a3_d_clk;
wire main_afe5808a3_f_clk;
reg main_afe5808a3_bitslip = 1'd0;
reg [3:0] main_afe5808a3_bitslip_lat = 4'd0;
wire [7:0] main_afe5808a3_data_int;
reg main_afe5808a3_rst = 1'd0;
wire adc3_adc_clk;
wire adc3_adc_rst;
wire adc3_adc_frame_clk;
wire adc3_adc_frame_rst;
wire main_afe5808a3_reset;
reg main_afe5808a3_power_down = 1'd0;
wire main_afe5808a3_locked;
wire main_afe5808a3_clkin;
wire main_afe5808a3_clkout0;
wire main_afe5808a3_clkout_buf0;
wire main_afe5808a3_clkout1;
wire main_afe5808a3_clkout_buf1;
wire main_afe5808a3_frame_cascade1;
wire main_afe5808a3_frame_cascade2;
wire [13:0] main_afe5808a3_frame_do;
wire main_afe5808a3_serdes24_cascade1;
wire main_afe5808a3_serdes24_cascade2;
wire [13:0] main_afe5808a3_serdes24_do;
wire main_afe5808a3_serdes25_cascade1;
wire main_afe5808a3_serdes25_cascade2;
wire [13:0] main_afe5808a3_serdes25_do;
wire main_afe5808a3_serdes26_cascade1;
wire main_afe5808a3_serdes26_cascade2;
wire [13:0] main_afe5808a3_serdes26_do;
wire main_afe5808a3_serdes27_cascade1;
wire main_afe5808a3_serdes27_cascade2;
wire [13:0] main_afe5808a3_serdes27_do;
wire main_afe5808a3_serdes28_cascade1;
wire main_afe5808a3_serdes28_cascade2;
wire [13:0] main_afe5808a3_serdes28_do;
wire main_afe5808a3_serdes29_cascade1;
wire main_afe5808a3_serdes29_cascade2;
wire [13:0] main_afe5808a3_serdes29_do;
wire main_afe5808a3_serdes30_cascade1;
wire main_afe5808a3_serdes30_cascade2;
wire [13:0] main_afe5808a3_serdes30_do;
wire main_afe5808a3_serdes31_cascade1;
wire main_afe5808a3_serdes31_cascade2;
wire [13:0] main_afe5808a3_serdes31_do;
wire main_afe5808a3_endpoint24_valid;
wire main_afe5808a3_endpoint24_ready;
reg main_afe5808a3_endpoint24_first = 1'd0;
reg main_afe5808a3_endpoint24_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint24_payload_data = 32'd0;
reg main_afe5808a3_shifter24_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter24_data = 14'd0;
reg [13:0] main_afe5808a3_shifter24_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter24_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter24_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter24_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter24_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter24_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing24_sink_valid;
reg main_afe5808a3_clockdomaincrossing24_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing24_sink_first;
wire main_afe5808a3_clockdomaincrossing24_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing24_sink_payload_data;
wire main_afe5808a3_endpoint25_valid;
wire main_afe5808a3_endpoint25_ready;
reg main_afe5808a3_endpoint25_first = 1'd0;
reg main_afe5808a3_endpoint25_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint25_payload_data = 32'd0;
reg main_afe5808a3_shifter25_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter25_data = 14'd0;
reg [13:0] main_afe5808a3_shifter25_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter25_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter25_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter25_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter25_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter25_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing25_sink_valid;
reg main_afe5808a3_clockdomaincrossing25_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing25_sink_first;
wire main_afe5808a3_clockdomaincrossing25_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing25_sink_payload_data;
wire main_afe5808a3_endpoint26_valid;
wire main_afe5808a3_endpoint26_ready;
reg main_afe5808a3_endpoint26_first = 1'd0;
reg main_afe5808a3_endpoint26_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint26_payload_data = 32'd0;
reg main_afe5808a3_shifter26_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter26_data = 14'd0;
reg [13:0] main_afe5808a3_shifter26_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter26_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter26_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter26_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter26_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter26_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing26_sink_valid;
reg main_afe5808a3_clockdomaincrossing26_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing26_sink_first;
wire main_afe5808a3_clockdomaincrossing26_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing26_sink_payload_data;
wire main_afe5808a3_endpoint27_valid;
wire main_afe5808a3_endpoint27_ready;
reg main_afe5808a3_endpoint27_first = 1'd0;
reg main_afe5808a3_endpoint27_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint27_payload_data = 32'd0;
reg main_afe5808a3_shifter27_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter27_data = 14'd0;
reg [13:0] main_afe5808a3_shifter27_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter27_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter27_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter27_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter27_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter27_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing27_sink_valid;
reg main_afe5808a3_clockdomaincrossing27_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing27_sink_first;
wire main_afe5808a3_clockdomaincrossing27_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing27_sink_payload_data;
wire main_afe5808a3_endpoint28_valid;
wire main_afe5808a3_endpoint28_ready;
reg main_afe5808a3_endpoint28_first = 1'd0;
reg main_afe5808a3_endpoint28_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint28_payload_data = 32'd0;
reg main_afe5808a3_shifter28_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter28_data = 14'd0;
reg [13:0] main_afe5808a3_shifter28_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter28_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter28_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter28_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter28_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter28_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing28_sink_valid;
reg main_afe5808a3_clockdomaincrossing28_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing28_sink_first;
wire main_afe5808a3_clockdomaincrossing28_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing28_sink_payload_data;
wire main_afe5808a3_endpoint29_valid;
wire main_afe5808a3_endpoint29_ready;
reg main_afe5808a3_endpoint29_first = 1'd0;
reg main_afe5808a3_endpoint29_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint29_payload_data = 32'd0;
reg main_afe5808a3_shifter29_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter29_data = 14'd0;
reg [13:0] main_afe5808a3_shifter29_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter29_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter29_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter29_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter29_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter29_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing29_sink_valid;
reg main_afe5808a3_clockdomaincrossing29_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing29_sink_first;
wire main_afe5808a3_clockdomaincrossing29_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing29_sink_payload_data;
wire main_afe5808a3_endpoint30_valid;
wire main_afe5808a3_endpoint30_ready;
reg main_afe5808a3_endpoint30_first = 1'd0;
reg main_afe5808a3_endpoint30_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint30_payload_data = 32'd0;
reg main_afe5808a3_shifter30_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter30_data = 14'd0;
reg [13:0] main_afe5808a3_shifter30_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter30_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter30_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter30_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter30_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter30_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing30_sink_valid;
reg main_afe5808a3_clockdomaincrossing30_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing30_sink_first;
wire main_afe5808a3_clockdomaincrossing30_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing30_sink_payload_data;
wire main_afe5808a3_endpoint31_valid;
wire main_afe5808a3_endpoint31_ready;
reg main_afe5808a3_endpoint31_first = 1'd0;
reg main_afe5808a3_endpoint31_last = 1'd0;
reg [31:0] main_afe5808a3_endpoint31_payload_data = 32'd0;
reg main_afe5808a3_shifter31_trigger = 1'd0;
reg [13:0] main_afe5808a3_shifter31_data = 14'd0;
reg [13:0] main_afe5808a3_shifter31_difference = 14'd0;
reg [13:0] main_afe5808a3_shifter31_condition = 14'd0;
reg [33:0] main_afe5808a3_shifter31_do = 34'd12000;
reg [11:0] main_afe5808a3_shifter31_counter = 12'd0;
reg [13:0] main_afe5808a3_shifter31_reg0 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg1 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg2 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg3 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg4 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg5 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg6 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg7 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg8 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg9 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg10 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg11 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg12 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg13 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg14 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg15 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg16 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg17 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg18 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg19 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg20 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg21 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg22 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg23 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg24 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg25 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg26 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg27 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg28 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg29 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg30 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg31 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg32 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg33 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg34 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg35 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg36 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg37 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg38 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg39 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg40 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg41 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg42 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg43 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg44 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg45 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg46 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg47 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg48 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg49 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg50 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg51 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg52 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg53 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg54 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg55 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg56 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg57 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg58 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg59 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg60 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg61 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg62 = 14'd14000;
reg [13:0] main_afe5808a3_shifter31_reg63 = 14'd14000;
wire main_afe5808a3_clockdomaincrossing31_sink_valid;
reg main_afe5808a3_clockdomaincrossing31_sink_ready = 1'd0;
wire main_afe5808a3_clockdomaincrossing31_sink_first;
wire main_afe5808a3_clockdomaincrossing31_sink_last;
wire [33:0] main_afe5808a3_clockdomaincrossing31_sink_payload_data;
wire main_afe5808a4_d_clk;
wire main_afe5808a4_f_clk;
reg main_afe5808a4_bitslip = 1'd0;
reg [3:0] main_afe5808a4_bitslip_lat = 4'd0;
wire [7:0] main_afe5808a4_data_int;
reg main_afe5808a4_rst = 1'd0;
wire adc4_adc_clk;
wire adc4_adc_rst;
wire adc4_adc_frame_clk;
wire adc4_adc_frame_rst;
wire main_afe5808a4_reset;
reg main_afe5808a4_power_down = 1'd0;
wire main_afe5808a4_locked;
wire main_afe5808a4_clkin;
wire main_afe5808a4_clkout0;
wire main_afe5808a4_clkout_buf0;
wire main_afe5808a4_clkout1;
wire main_afe5808a4_clkout_buf1;
wire main_afe5808a4_frame_cascade1;
wire main_afe5808a4_frame_cascade2;
wire [13:0] main_afe5808a4_frame_do;
wire main_afe5808a4_serdes32_cascade1;
wire main_afe5808a4_serdes32_cascade2;
wire [13:0] main_afe5808a4_serdes32_do;
wire main_afe5808a4_serdes33_cascade1;
wire main_afe5808a4_serdes33_cascade2;
wire [13:0] main_afe5808a4_serdes33_do;
wire main_afe5808a4_serdes34_cascade1;
wire main_afe5808a4_serdes34_cascade2;
wire [13:0] main_afe5808a4_serdes34_do;
wire main_afe5808a4_serdes35_cascade1;
wire main_afe5808a4_serdes35_cascade2;
wire [13:0] main_afe5808a4_serdes35_do;
wire main_afe5808a4_serdes36_cascade1;
wire main_afe5808a4_serdes36_cascade2;
wire [13:0] main_afe5808a4_serdes36_do;
wire main_afe5808a4_serdes37_cascade1;
wire main_afe5808a4_serdes37_cascade2;
wire [13:0] main_afe5808a4_serdes37_do;
wire main_afe5808a4_serdes38_cascade1;
wire main_afe5808a4_serdes38_cascade2;
wire [13:0] main_afe5808a4_serdes38_do;
wire main_afe5808a4_serdes39_cascade1;
wire main_afe5808a4_serdes39_cascade2;
wire [13:0] main_afe5808a4_serdes39_do;
wire main_afe5808a4_endpoint32_valid;
wire main_afe5808a4_endpoint32_ready;
reg main_afe5808a4_endpoint32_first = 1'd0;
reg main_afe5808a4_endpoint32_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint32_payload_data = 32'd0;
reg main_afe5808a4_shifter32_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter32_data = 14'd0;
reg [13:0] main_afe5808a4_shifter32_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter32_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter32_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter32_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter32_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter32_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing32_sink_valid;
reg main_afe5808a4_clockdomaincrossing32_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing32_sink_first;
wire main_afe5808a4_clockdomaincrossing32_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing32_sink_payload_data;
wire main_afe5808a4_endpoint33_valid;
wire main_afe5808a4_endpoint33_ready;
reg main_afe5808a4_endpoint33_first = 1'd0;
reg main_afe5808a4_endpoint33_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint33_payload_data = 32'd0;
reg main_afe5808a4_shifter33_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter33_data = 14'd0;
reg [13:0] main_afe5808a4_shifter33_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter33_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter33_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter33_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter33_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter33_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing33_sink_valid;
reg main_afe5808a4_clockdomaincrossing33_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing33_sink_first;
wire main_afe5808a4_clockdomaincrossing33_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing33_sink_payload_data;
wire main_afe5808a4_endpoint34_valid;
wire main_afe5808a4_endpoint34_ready;
reg main_afe5808a4_endpoint34_first = 1'd0;
reg main_afe5808a4_endpoint34_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint34_payload_data = 32'd0;
reg main_afe5808a4_shifter34_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter34_data = 14'd0;
reg [13:0] main_afe5808a4_shifter34_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter34_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter34_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter34_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter34_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter34_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing34_sink_valid;
reg main_afe5808a4_clockdomaincrossing34_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing34_sink_first;
wire main_afe5808a4_clockdomaincrossing34_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing34_sink_payload_data;
wire main_afe5808a4_endpoint35_valid;
wire main_afe5808a4_endpoint35_ready;
reg main_afe5808a4_endpoint35_first = 1'd0;
reg main_afe5808a4_endpoint35_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint35_payload_data = 32'd0;
reg main_afe5808a4_shifter35_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter35_data = 14'd0;
reg [13:0] main_afe5808a4_shifter35_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter35_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter35_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter35_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter35_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter35_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing35_sink_valid;
reg main_afe5808a4_clockdomaincrossing35_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing35_sink_first;
wire main_afe5808a4_clockdomaincrossing35_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing35_sink_payload_data;
wire main_afe5808a4_endpoint36_valid;
wire main_afe5808a4_endpoint36_ready;
reg main_afe5808a4_endpoint36_first = 1'd0;
reg main_afe5808a4_endpoint36_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint36_payload_data = 32'd0;
reg main_afe5808a4_shifter36_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter36_data = 14'd0;
reg [13:0] main_afe5808a4_shifter36_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter36_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter36_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter36_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter36_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter36_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing36_sink_valid;
reg main_afe5808a4_clockdomaincrossing36_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing36_sink_first;
wire main_afe5808a4_clockdomaincrossing36_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing36_sink_payload_data;
wire main_afe5808a4_endpoint37_valid;
wire main_afe5808a4_endpoint37_ready;
reg main_afe5808a4_endpoint37_first = 1'd0;
reg main_afe5808a4_endpoint37_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint37_payload_data = 32'd0;
reg main_afe5808a4_shifter37_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter37_data = 14'd0;
reg [13:0] main_afe5808a4_shifter37_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter37_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter37_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter37_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter37_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter37_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing37_sink_valid;
reg main_afe5808a4_clockdomaincrossing37_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing37_sink_first;
wire main_afe5808a4_clockdomaincrossing37_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing37_sink_payload_data;
wire main_afe5808a4_endpoint38_valid;
wire main_afe5808a4_endpoint38_ready;
reg main_afe5808a4_endpoint38_first = 1'd0;
reg main_afe5808a4_endpoint38_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint38_payload_data = 32'd0;
reg main_afe5808a4_shifter38_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter38_data = 14'd0;
reg [13:0] main_afe5808a4_shifter38_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter38_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter38_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter38_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter38_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter38_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing38_sink_valid;
reg main_afe5808a4_clockdomaincrossing38_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing38_sink_first;
wire main_afe5808a4_clockdomaincrossing38_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing38_sink_payload_data;
wire main_afe5808a4_endpoint39_valid;
wire main_afe5808a4_endpoint39_ready;
reg main_afe5808a4_endpoint39_first = 1'd0;
reg main_afe5808a4_endpoint39_last = 1'd0;
reg [31:0] main_afe5808a4_endpoint39_payload_data = 32'd0;
reg main_afe5808a4_shifter39_trigger = 1'd0;
reg [13:0] main_afe5808a4_shifter39_data = 14'd0;
reg [13:0] main_afe5808a4_shifter39_difference = 14'd0;
reg [13:0] main_afe5808a4_shifter39_condition = 14'd0;
reg [33:0] main_afe5808a4_shifter39_do = 34'd12000;
reg [11:0] main_afe5808a4_shifter39_counter = 12'd0;
reg [13:0] main_afe5808a4_shifter39_reg0 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg1 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg2 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg3 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg4 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg5 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg6 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg7 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg8 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg9 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg10 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg11 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg12 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg13 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg14 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg15 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg16 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg17 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg18 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg19 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg20 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg21 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg22 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg23 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg24 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg25 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg26 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg27 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg28 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg29 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg30 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg31 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg32 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg33 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg34 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg35 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg36 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg37 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg38 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg39 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg40 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg41 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg42 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg43 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg44 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg45 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg46 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg47 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg48 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg49 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg50 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg51 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg52 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg53 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg54 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg55 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg56 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg57 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg58 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg59 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg60 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg61 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg62 = 14'd14000;
reg [13:0] main_afe5808a4_shifter39_reg63 = 14'd14000;
wire main_afe5808a4_clockdomaincrossing39_sink_valid;
reg main_afe5808a4_clockdomaincrossing39_sink_ready = 1'd0;
wire main_afe5808a4_clockdomaincrossing39_sink_first;
wire main_afe5808a4_clockdomaincrossing39_sink_last;
wire [33:0] main_afe5808a4_clockdomaincrossing39_sink_payload_data;
reg builder_rs232phytx_state = 1'd0;
reg builder_rs232phytx_next_state = 1'd0;
reg [3:0] main_tx_count_rs232phytx_next_value0 = 4'd0;
reg main_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg main_serial_tx_rs232phytx_next_value1 = 1'd0;
reg main_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg [7:0] main_tx_data_rs232phytx_next_value2 = 8'd0;
reg main_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg builder_rs232phyrx_state = 1'd0;
reg builder_rs232phyrx_next_state = 1'd0;
reg [3:0] main_rx_count_rs232phyrx_next_value0 = 4'd0;
reg main_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg [7:0] main_rx_data_rs232phyrx_next_value1 = 8'd0;
reg main_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
wire builder_s7pll0_reset0;
wire builder_s7pll0_reset1;
wire builder_s7pll0_reset2;
wire builder_s7pll0_reset3;
wire builder_s7pll0_reset4;
wire builder_s7pll0_reset5;
wire builder_s7pll0_reset6;
wire builder_s7pll0_reset7;
wire builder_s7pll0_pll_fb;
wire builder_s7pll1_reset0;
wire builder_s7pll1_reset1;
wire builder_s7pll1_reset2;
wire builder_s7pll1_reset3;
wire builder_s7pll1_reset4;
wire builder_s7pll1_reset5;
wire builder_s7pll1_reset6;
wire builder_s7pll1_reset7;
wire builder_s7pll1_pll_fb;
wire builder_s7pll2_reset0;
wire builder_s7pll2_reset1;
wire builder_s7pll2_reset2;
wire builder_s7pll2_reset3;
wire builder_s7pll2_reset4;
wire builder_s7pll2_reset5;
wire builder_s7pll2_reset6;
wire builder_s7pll2_reset7;
wire builder_s7pll2_pll_fb;
wire builder_afe5808a0_reset0;
wire builder_afe5808a0_reset1;
wire builder_afe5808a0_reset2;
wire builder_afe5808a0_reset3;
wire builder_afe5808a0_reset4;
wire builder_afe5808a0_reset5;
wire builder_afe5808a0_reset6;
wire builder_afe5808a0_reset7;
wire builder_afe5808a0_pll_fb;
reg builder_afe5808a0_clockdomainsrenamer0_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer0_next_state = 1'd0;
reg main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value0 = 1'd0;
reg main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value1 = 12'd0;
reg main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value_ce1 = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer1_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer1_next_state = 1'd0;
reg main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value0 = 1'd0;
reg main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value1 = 12'd0;
reg main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value_ce1 = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer2_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer2_next_state = 1'd0;
reg main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value0 = 1'd0;
reg main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value1 = 12'd0;
reg main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value_ce1 = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer3_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer3_next_state = 1'd0;
reg main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value0 = 1'd0;
reg main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value1 = 12'd0;
reg main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value_ce1 = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer4_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer4_next_state = 1'd0;
reg main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value0 = 1'd0;
reg main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value1 = 12'd0;
reg main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value_ce1 = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer5_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer5_next_state = 1'd0;
reg main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value0 = 1'd0;
reg main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value1 = 12'd0;
reg main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value_ce1 = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer6_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer6_next_state = 1'd0;
reg main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value0 = 1'd0;
reg main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value1 = 12'd0;
reg main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value_ce1 = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer7_state = 1'd0;
reg builder_afe5808a0_clockdomainsrenamer7_next_state = 1'd0;
reg main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value0 = 1'd0;
reg main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value1 = 12'd0;
reg main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value_ce1 = 1'd0;
wire builder_afe5808a1_reset0;
wire builder_afe5808a1_reset1;
wire builder_afe5808a1_reset2;
wire builder_afe5808a1_reset3;
wire builder_afe5808a1_reset4;
wire builder_afe5808a1_reset5;
wire builder_afe5808a1_reset6;
wire builder_afe5808a1_reset7;
wire builder_afe5808a1_pll_fb;
reg builder_afe5808a1_clockdomainsrenamer8_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer8_next_state = 1'd0;
reg main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value0 = 1'd0;
reg main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value1 = 12'd0;
reg main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value_ce1 = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer9_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer9_next_state = 1'd0;
reg main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value0 = 1'd0;
reg main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value1 = 12'd0;
reg main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value_ce1 = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer10_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer10_next_state = 1'd0;
reg main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value0 = 1'd0;
reg main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value1 = 12'd0;
reg main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value_ce1 = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer11_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer11_next_state = 1'd0;
reg main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value0 = 1'd0;
reg main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value1 = 12'd0;
reg main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value_ce1 = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer12_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer12_next_state = 1'd0;
reg main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value0 = 1'd0;
reg main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value1 = 12'd0;
reg main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value_ce1 = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer13_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer13_next_state = 1'd0;
reg main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value0 = 1'd0;
reg main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value1 = 12'd0;
reg main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value_ce1 = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer14_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer14_next_state = 1'd0;
reg main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value0 = 1'd0;
reg main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value1 = 12'd0;
reg main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value_ce1 = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer15_state = 1'd0;
reg builder_afe5808a1_clockdomainsrenamer15_next_state = 1'd0;
reg main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value0 = 1'd0;
reg main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value1 = 12'd0;
reg main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value_ce1 = 1'd0;
wire builder_afe5808a2_reset0;
wire builder_afe5808a2_reset1;
wire builder_afe5808a2_reset2;
wire builder_afe5808a2_reset3;
wire builder_afe5808a2_reset4;
wire builder_afe5808a2_reset5;
wire builder_afe5808a2_reset6;
wire builder_afe5808a2_reset7;
wire builder_afe5808a2_pll_fb;
reg builder_afe5808a2_clockdomainsrenamer16_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer16_next_state = 1'd0;
reg main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value0 = 1'd0;
reg main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value1 = 12'd0;
reg main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value_ce1 = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer17_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer17_next_state = 1'd0;
reg main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value0 = 1'd0;
reg main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value1 = 12'd0;
reg main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value_ce1 = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer18_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer18_next_state = 1'd0;
reg main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value0 = 1'd0;
reg main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value1 = 12'd0;
reg main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value_ce1 = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer19_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer19_next_state = 1'd0;
reg main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value0 = 1'd0;
reg main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value1 = 12'd0;
reg main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value_ce1 = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer20_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer20_next_state = 1'd0;
reg main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value0 = 1'd0;
reg main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value1 = 12'd0;
reg main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value_ce1 = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer21_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer21_next_state = 1'd0;
reg main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value0 = 1'd0;
reg main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value1 = 12'd0;
reg main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value_ce1 = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer22_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer22_next_state = 1'd0;
reg main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value0 = 1'd0;
reg main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value1 = 12'd0;
reg main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value_ce1 = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer23_state = 1'd0;
reg builder_afe5808a2_clockdomainsrenamer23_next_state = 1'd0;
reg main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value0 = 1'd0;
reg main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value1 = 12'd0;
reg main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value_ce1 = 1'd0;
wire builder_afe5808a3_reset0;
wire builder_afe5808a3_reset1;
wire builder_afe5808a3_reset2;
wire builder_afe5808a3_reset3;
wire builder_afe5808a3_reset4;
wire builder_afe5808a3_reset5;
wire builder_afe5808a3_reset6;
wire builder_afe5808a3_reset7;
wire builder_afe5808a3_pll_fb;
reg builder_afe5808a3_clockdomainsrenamer24_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer24_next_state = 1'd0;
reg main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value0 = 1'd0;
reg main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value1 = 12'd0;
reg main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value_ce1 = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer25_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer25_next_state = 1'd0;
reg main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value0 = 1'd0;
reg main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value1 = 12'd0;
reg main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value_ce1 = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer26_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer26_next_state = 1'd0;
reg main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value0 = 1'd0;
reg main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value1 = 12'd0;
reg main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value_ce1 = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer27_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer27_next_state = 1'd0;
reg main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value0 = 1'd0;
reg main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value1 = 12'd0;
reg main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value_ce1 = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer28_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer28_next_state = 1'd0;
reg main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value0 = 1'd0;
reg main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value1 = 12'd0;
reg main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value_ce1 = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer29_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer29_next_state = 1'd0;
reg main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value0 = 1'd0;
reg main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value1 = 12'd0;
reg main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value_ce1 = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer30_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer30_next_state = 1'd0;
reg main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value0 = 1'd0;
reg main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value1 = 12'd0;
reg main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value_ce1 = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer31_state = 1'd0;
reg builder_afe5808a3_clockdomainsrenamer31_next_state = 1'd0;
reg main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value0 = 1'd0;
reg main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value1 = 12'd0;
reg main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value_ce1 = 1'd0;
wire builder_afe5808a4_reset0;
wire builder_afe5808a4_reset1;
wire builder_afe5808a4_reset2;
wire builder_afe5808a4_reset3;
wire builder_afe5808a4_reset4;
wire builder_afe5808a4_reset5;
wire builder_afe5808a4_reset6;
wire builder_afe5808a4_reset7;
wire builder_afe5808a4_pll_fb;
reg builder_afe5808a4_clockdomainsrenamer32_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer32_next_state = 1'd0;
reg main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value0 = 1'd0;
reg main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value1 = 12'd0;
reg main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value_ce1 = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer33_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer33_next_state = 1'd0;
reg main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value0 = 1'd0;
reg main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value1 = 12'd0;
reg main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value_ce1 = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer34_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer34_next_state = 1'd0;
reg main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value0 = 1'd0;
reg main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value1 = 12'd0;
reg main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value_ce1 = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer35_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer35_next_state = 1'd0;
reg main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value0 = 1'd0;
reg main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value1 = 12'd0;
reg main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value_ce1 = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer36_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer36_next_state = 1'd0;
reg main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value0 = 1'd0;
reg main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value1 = 12'd0;
reg main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value_ce1 = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer37_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer37_next_state = 1'd0;
reg main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value0 = 1'd0;
reg main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value1 = 12'd0;
reg main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value_ce1 = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer38_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer38_next_state = 1'd0;
reg main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value0 = 1'd0;
reg main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value1 = 12'd0;
reg main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value_ce1 = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer39_state = 1'd0;
reg builder_afe5808a4_clockdomainsrenamer39_next_state = 1'd0;
reg main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value0 = 1'd0;
reg main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value_ce0 = 1'd0;
reg [11:0] main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value1 = 12'd0;
reg main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value_ce1 = 1'd0;
reg [13:0] builder_basesoc_adr = 14'd0;
reg builder_basesoc_we = 1'd0;
reg [31:0] builder_basesoc_dat_w = 32'd0;
wire [31:0] builder_basesoc_dat_r;
reg [29:0] builder_basesoc_wishbone_adr = 30'd0;
reg [31:0] builder_basesoc_wishbone_dat_w = 32'd0;
reg [31:0] builder_basesoc_wishbone_dat_r = 32'd0;
reg [3:0] builder_basesoc_wishbone_sel = 4'd0;
reg builder_basesoc_wishbone_cyc = 1'd0;
reg builder_basesoc_wishbone_stb = 1'd0;
reg builder_basesoc_wishbone_ack = 1'd0;
reg builder_basesoc_wishbone_we = 1'd0;
wire [13:0] builder_interface0_bank_bus_adr;
wire builder_interface0_bank_bus_we;
wire [31:0] builder_interface0_bank_bus_dat_w;
reg [31:0] builder_interface0_bank_bus_dat_r = 32'd0;
reg builder_csrbank0_reset0_re = 1'd0;
wire [1:0] builder_csrbank0_reset0_r;
reg builder_csrbank0_reset0_we = 1'd0;
wire [1:0] builder_csrbank0_reset0_w;
reg builder_csrbank0_scratch0_re = 1'd0;
wire [31:0] builder_csrbank0_scratch0_r;
reg builder_csrbank0_scratch0_we = 1'd0;
wire [31:0] builder_csrbank0_scratch0_w;
reg builder_csrbank0_bus_errors_re = 1'd0;
wire [31:0] builder_csrbank0_bus_errors_r;
reg builder_csrbank0_bus_errors_we = 1'd0;
wire [31:0] builder_csrbank0_bus_errors_w;
wire builder_csrbank0_sel;
wire [13:0] builder_interface1_bank_bus_adr;
wire builder_interface1_bank_bus_we;
wire [31:0] builder_interface1_bank_bus_dat_w;
reg [31:0] builder_interface1_bank_bus_dat_r = 32'd0;
reg builder_csrbank1_load0_re = 1'd0;
wire [31:0] builder_csrbank1_load0_r;
reg builder_csrbank1_load0_we = 1'd0;
wire [31:0] builder_csrbank1_load0_w;
reg builder_csrbank1_reload0_re = 1'd0;
wire [31:0] builder_csrbank1_reload0_r;
reg builder_csrbank1_reload0_we = 1'd0;
wire [31:0] builder_csrbank1_reload0_w;
reg builder_csrbank1_en0_re = 1'd0;
wire builder_csrbank1_en0_r;
reg builder_csrbank1_en0_we = 1'd0;
wire builder_csrbank1_en0_w;
reg builder_csrbank1_update_value0_re = 1'd0;
wire builder_csrbank1_update_value0_r;
reg builder_csrbank1_update_value0_we = 1'd0;
wire builder_csrbank1_update_value0_w;
reg builder_csrbank1_value_re = 1'd0;
wire [31:0] builder_csrbank1_value_r;
reg builder_csrbank1_value_we = 1'd0;
wire [31:0] builder_csrbank1_value_w;
reg builder_csrbank1_ev_status_re = 1'd0;
wire builder_csrbank1_ev_status_r;
reg builder_csrbank1_ev_status_we = 1'd0;
wire builder_csrbank1_ev_status_w;
reg builder_csrbank1_ev_pending_re = 1'd0;
wire builder_csrbank1_ev_pending_r;
reg builder_csrbank1_ev_pending_we = 1'd0;
wire builder_csrbank1_ev_pending_w;
reg builder_csrbank1_ev_enable0_re = 1'd0;
wire builder_csrbank1_ev_enable0_r;
reg builder_csrbank1_ev_enable0_we = 1'd0;
wire builder_csrbank1_ev_enable0_w;
wire builder_csrbank1_sel;
wire [13:0] builder_interface2_bank_bus_adr;
wire builder_interface2_bank_bus_we;
wire [31:0] builder_interface2_bank_bus_dat_w;
reg [31:0] builder_interface2_bank_bus_dat_r = 32'd0;
reg builder_csrbank2_txfull_re = 1'd0;
wire builder_csrbank2_txfull_r;
reg builder_csrbank2_txfull_we = 1'd0;
wire builder_csrbank2_txfull_w;
reg builder_csrbank2_rxempty_re = 1'd0;
wire builder_csrbank2_rxempty_r;
reg builder_csrbank2_rxempty_we = 1'd0;
wire builder_csrbank2_rxempty_w;
reg builder_csrbank2_ev_status_re = 1'd0;
wire [1:0] builder_csrbank2_ev_status_r;
reg builder_csrbank2_ev_status_we = 1'd0;
wire [1:0] builder_csrbank2_ev_status_w;
reg builder_csrbank2_ev_pending_re = 1'd0;
wire [1:0] builder_csrbank2_ev_pending_r;
reg builder_csrbank2_ev_pending_we = 1'd0;
wire [1:0] builder_csrbank2_ev_pending_w;
reg builder_csrbank2_ev_enable0_re = 1'd0;
wire [1:0] builder_csrbank2_ev_enable0_r;
reg builder_csrbank2_ev_enable0_we = 1'd0;
wire [1:0] builder_csrbank2_ev_enable0_w;
reg builder_csrbank2_txempty_re = 1'd0;
wire builder_csrbank2_txempty_r;
reg builder_csrbank2_txempty_we = 1'd0;
wire builder_csrbank2_txempty_w;
reg builder_csrbank2_rxfull_re = 1'd0;
wire builder_csrbank2_rxfull_r;
reg builder_csrbank2_rxfull_we = 1'd0;
wire builder_csrbank2_rxfull_w;
wire builder_csrbank2_sel;
wire [13:0] builder_csr_interconnect_adr;
wire builder_csr_interconnect_we;
wire [31:0] builder_csr_interconnect_dat_w;
wire [31:0] builder_csr_interconnect_dat_r;
reg builder_state = 1'd0;
reg builder_next_state = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg builder_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *) reg builder_regs1 = 1'd0;
wire builder_xilinxasyncresetsynchronizerimpl0;
wire builder_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl1;
wire builder_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl2;
wire builder_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl3;
wire builder_xilinxasyncresetsynchronizerimpl3_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl4;
wire builder_xilinxasyncresetsynchronizerimpl4_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl5;
wire builder_xilinxasyncresetsynchronizerimpl5_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl6;
wire builder_xilinxasyncresetsynchronizerimpl6_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl7;
wire builder_xilinxasyncresetsynchronizerimpl7_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl8;
wire builder_xilinxasyncresetsynchronizerimpl8_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl9;
wire builder_xilinxasyncresetsynchronizerimpl9_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl10;
wire builder_xilinxasyncresetsynchronizerimpl10_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl11;
wire builder_xilinxasyncresetsynchronizerimpl11_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl12;
wire builder_xilinxasyncresetsynchronizerimpl12_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl13;
wire builder_xilinxasyncresetsynchronizerimpl13_rst_meta;
wire builder_xilinxasyncresetsynchronizerimpl14;
wire builder_xilinxasyncresetsynchronizerimpl14_rst_meta;

assign main_crg_rst = main_soc_rst;
assign main_bus_errors_status = main_bus_errors;
always @(*) begin
	main_we <= 4'd0;
	main_we[0] <= (((main_ram_bus_cyc & main_ram_bus_stb) & main_ram_bus_we) & main_ram_bus_sel[0]);
	main_we[1] <= (((main_ram_bus_cyc & main_ram_bus_stb) & main_ram_bus_we) & main_ram_bus_sel[1]);
	main_we[2] <= (((main_ram_bus_cyc & main_ram_bus_stb) & main_ram_bus_we) & main_ram_bus_sel[2]);
	main_we[3] <= (((main_ram_bus_cyc & main_ram_bus_stb) & main_ram_bus_we) & main_ram_bus_sel[3]);
end
assign main_adr = main_ram_bus_adr[10:0];
assign main_ram_bus_dat_r = main_dat_r;
assign main_dat_w = main_ram_bus_dat_w;
always @(*) begin
	builder_rs232phytx_next_state <= 1'd0;
	main_tx_count_rs232phytx_next_value0 <= 4'd0;
	main_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
	main_tx_sink_ready <= 1'd0;
	main_serial_tx_rs232phytx_next_value1 <= 1'd0;
	main_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
	main_tx_data_rs232phytx_next_value2 <= 8'd0;
	main_tx_enable <= 1'd0;
	main_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
	builder_rs232phytx_next_state <= builder_rs232phytx_state;
	case (builder_rs232phytx_state)
		1'd1: begin
			main_tx_enable <= 1'd1;
			if (main_tx_tick) begin
				main_serial_tx_rs232phytx_next_value1 <= main_tx_data;
				main_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				main_tx_count_rs232phytx_next_value0 <= (main_tx_count + 1'd1);
				main_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
				main_tx_data_rs232phytx_next_value2 <= {1'd1, main_tx_data[7:1]};
				main_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				if ((main_tx_count == 4'd9)) begin
					main_tx_sink_ready <= 1'd1;
					builder_rs232phytx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_tx_count_rs232phytx_next_value0 <= 1'd0;
			main_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
			main_serial_tx_rs232phytx_next_value1 <= 1'd1;
			main_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
			if (main_tx_sink_valid) begin
				main_serial_tx_rs232phytx_next_value1 <= 1'd0;
				main_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				main_tx_data_rs232phytx_next_value2 <= main_tx_sink_payload_data;
				main_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				builder_rs232phytx_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_rs232phyrx_next_state <= 1'd0;
	main_rx_count_rs232phyrx_next_value0 <= 4'd0;
	main_rx_source_valid <= 1'd0;
	main_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
	main_rx_source_payload_data <= 8'd0;
	main_rx_data_rs232phyrx_next_value1 <= 8'd0;
	main_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
	main_rx_enable <= 1'd0;
	builder_rs232phyrx_next_state <= builder_rs232phyrx_state;
	case (builder_rs232phyrx_state)
		1'd1: begin
			main_rx_enable <= 1'd1;
			if (main_rx_tick) begin
				main_rx_count_rs232phyrx_next_value0 <= (main_rx_count + 1'd1);
				main_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
				main_rx_data_rs232phyrx_next_value1 <= {main_rx_rx, main_rx_data[7:1]};
				main_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
				if ((main_rx_count == 4'd9)) begin
					main_rx_source_valid <= (main_rx_rx == 1'd1);
					main_rx_source_payload_data <= main_rx_data;
					builder_rs232phyrx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			main_rx_count_rs232phyrx_next_value0 <= 1'd0;
			main_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
			if (((main_rx_rx == 1'd0) & (main_rx_rx_d == 1'd1))) begin
				builder_rs232phyrx_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_uart_uart_sink_valid = main_rx_source_valid;
assign main_rx_source_ready = main_uart_uart_sink_ready;
assign main_uart_uart_sink_first = main_rx_source_first;
assign main_uart_uart_sink_last = main_rx_source_last;
assign main_uart_uart_sink_payload_data = main_rx_source_payload_data;
assign main_tx_sink_valid = main_uart_uart_source_valid;
assign main_uart_uart_source_ready = main_tx_sink_ready;
assign main_tx_sink_first = main_uart_uart_source_first;
assign main_tx_sink_last = main_uart_uart_source_last;
assign main_tx_sink_payload_data = main_uart_uart_source_payload_data;
assign main_uart_tx_fifo_sink_valid = main_uart_rxtx_re;
assign main_uart_tx_fifo_sink_payload_data = main_uart_rxtx_r;
assign main_uart_txfull_status = (~main_uart_tx_fifo_sink_ready);
assign main_uart_txempty_status = (~main_uart_tx_fifo_source_valid);
assign main_uart_tx_trigger = main_uart_tx_fifo_sink_ready;
assign main_uart_rx_fifo_sink_valid = main_uart_uart_sink_valid;
assign main_uart_uart_sink_ready = main_uart_rx_fifo_sink_ready;
assign main_uart_rx_fifo_sink_first = main_uart_uart_sink_first;
assign main_uart_rx_fifo_sink_last = main_uart_uart_sink_last;
assign main_uart_rx_fifo_sink_payload_data = main_uart_uart_sink_payload_data;
assign main_uart_rxtx_w = main_uart_rx_fifo_source_payload_data;
assign main_uart_rx_fifo_source_ready = (main_uart_rx_clear | (1'd0 & main_uart_rxtx_we));
assign main_uart_rxempty_status = (~main_uart_rx_fifo_source_valid);
assign main_uart_rxfull_status = (~main_uart_rx_fifo_sink_ready);
assign main_uart_rx_trigger = main_uart_rx_fifo_source_valid;
assign main_flush_ep_valid = main_uart_tx_fifo_source_valid;
always @(*) begin
	main_uart_tx_fifo_source_ready <= 1'd0;
	main_uart_tx_fifo_source_ready <= main_uart_uart_source_ready;
	main_uart_tx_fifo_source_ready <= main_flush_ep_ready;
end
assign main_flush_ep_first = main_uart_tx_fifo_source_first;
assign main_flush_ep_last = main_uart_tx_fifo_source_last;
assign main_flush_ep_payload_data = main_uart_tx_fifo_source_payload_data;
always @(*) begin
	main_uart_uart_source_valid <= 1'd0;
	main_uart_uart_source_valid <= main_uart_tx_fifo_source_valid;
	main_uart_uart_source_valid <= main_flush_ep_valid;
end
always @(*) begin
	main_uart_uart_source_first <= 1'd0;
	main_uart_uart_source_first <= main_uart_tx_fifo_source_first;
	main_uart_uart_source_first <= main_flush_ep_first;
end
always @(*) begin
	main_uart_uart_source_last <= 1'd0;
	main_uart_uart_source_last <= main_uart_tx_fifo_source_last;
	main_uart_uart_source_last <= main_flush_ep_last;
end
always @(*) begin
	main_uart_uart_source_payload_data <= 8'd0;
	main_uart_uart_source_payload_data <= main_uart_tx_fifo_source_payload_data;
	main_uart_uart_source_payload_data <= main_flush_ep_payload_data;
end
assign main_wait = (~main_uart_uart_source_ready);
always @(*) begin
	main_flush_ep_ready <= 1'd0;
	main_flush_ep_ready <= main_uart_uart_source_ready;
	if (main_done) begin
		main_flush_ep_ready <= (main_flush_count == 1'd0);
	end
end
assign main_uart_tx0 = main_uart_tx_status;
assign main_uart_tx1 = main_uart_tx_pending;
always @(*) begin
	main_uart_tx_clear <= 1'd0;
	if ((main_uart_pending_re & main_uart_pending_r[0])) begin
		main_uart_tx_clear <= 1'd1;
	end
end
assign main_uart_rx0 = main_uart_rx_status;
assign main_uart_rx1 = main_uart_rx_pending;
always @(*) begin
	main_uart_rx_clear <= 1'd0;
	if ((main_uart_pending_re & main_uart_pending_r[1])) begin
		main_uart_rx_clear <= 1'd1;
	end
end
assign main_uart_irq = ((main_uart_pending_status[0] & main_uart_enable_storage[0]) | (main_uart_pending_status[1] & main_uart_enable_storage[1]));
assign main_uart_tx_status = main_uart_tx_trigger;
assign main_uart_rx_status = main_uart_rx_trigger;
assign main_uart_tx_fifo_syncfifo_din = {main_uart_tx_fifo_fifo_in_last, main_uart_tx_fifo_fifo_in_first, main_uart_tx_fifo_fifo_in_payload_data};
assign {main_uart_tx_fifo_fifo_out_last, main_uart_tx_fifo_fifo_out_first, main_uart_tx_fifo_fifo_out_payload_data} = main_uart_tx_fifo_syncfifo_dout;
assign main_uart_tx_fifo_sink_ready = main_uart_tx_fifo_syncfifo_writable;
assign main_uart_tx_fifo_syncfifo_we = main_uart_tx_fifo_sink_valid;
assign main_uart_tx_fifo_fifo_in_first = main_uart_tx_fifo_sink_first;
assign main_uart_tx_fifo_fifo_in_last = main_uart_tx_fifo_sink_last;
assign main_uart_tx_fifo_fifo_in_payload_data = main_uart_tx_fifo_sink_payload_data;
assign main_uart_tx_fifo_source_valid = main_uart_tx_fifo_readable;
assign main_uart_tx_fifo_source_first = main_uart_tx_fifo_fifo_out_first;
assign main_uart_tx_fifo_source_last = main_uart_tx_fifo_fifo_out_last;
assign main_uart_tx_fifo_source_payload_data = main_uart_tx_fifo_fifo_out_payload_data;
assign main_uart_tx_fifo_re = main_uart_tx_fifo_source_ready;
assign main_uart_tx_fifo_syncfifo_re = (main_uart_tx_fifo_syncfifo_readable & ((~main_uart_tx_fifo_readable) | main_uart_tx_fifo_re));
assign main_uart_tx_fifo_level1 = (main_uart_tx_fifo_level0 + main_uart_tx_fifo_readable);
always @(*) begin
	main_uart_tx_fifo_wrport_adr <= 4'd0;
	if (main_uart_tx_fifo_replace) begin
		main_uart_tx_fifo_wrport_adr <= (main_uart_tx_fifo_produce - 1'd1);
	end else begin
		main_uart_tx_fifo_wrport_adr <= main_uart_tx_fifo_produce;
	end
end
assign main_uart_tx_fifo_wrport_dat_w = main_uart_tx_fifo_syncfifo_din;
assign main_uart_tx_fifo_wrport_we = (main_uart_tx_fifo_syncfifo_we & (main_uart_tx_fifo_syncfifo_writable | main_uart_tx_fifo_replace));
assign main_uart_tx_fifo_do_read = (main_uart_tx_fifo_syncfifo_readable & main_uart_tx_fifo_syncfifo_re);
assign main_uart_tx_fifo_rdport_adr = main_uart_tx_fifo_consume;
assign main_uart_tx_fifo_syncfifo_dout = main_uart_tx_fifo_rdport_dat_r;
assign main_uart_tx_fifo_rdport_re = main_uart_tx_fifo_do_read;
assign main_uart_tx_fifo_syncfifo_writable = (main_uart_tx_fifo_level0 != 5'd16);
assign main_uart_tx_fifo_syncfifo_readable = (main_uart_tx_fifo_level0 != 1'd0);
assign main_uart_rx_fifo_syncfifo_din = {main_uart_rx_fifo_fifo_in_last, main_uart_rx_fifo_fifo_in_first, main_uart_rx_fifo_fifo_in_payload_data};
assign {main_uart_rx_fifo_fifo_out_last, main_uart_rx_fifo_fifo_out_first, main_uart_rx_fifo_fifo_out_payload_data} = main_uart_rx_fifo_syncfifo_dout;
assign main_uart_rx_fifo_sink_ready = main_uart_rx_fifo_syncfifo_writable;
assign main_uart_rx_fifo_syncfifo_we = main_uart_rx_fifo_sink_valid;
assign main_uart_rx_fifo_fifo_in_first = main_uart_rx_fifo_sink_first;
assign main_uart_rx_fifo_fifo_in_last = main_uart_rx_fifo_sink_last;
assign main_uart_rx_fifo_fifo_in_payload_data = main_uart_rx_fifo_sink_payload_data;
assign main_uart_rx_fifo_source_valid = main_uart_rx_fifo_readable;
assign main_uart_rx_fifo_source_first = main_uart_rx_fifo_fifo_out_first;
assign main_uart_rx_fifo_source_last = main_uart_rx_fifo_fifo_out_last;
assign main_uart_rx_fifo_source_payload_data = main_uart_rx_fifo_fifo_out_payload_data;
assign main_uart_rx_fifo_re = main_uart_rx_fifo_source_ready;
assign main_uart_rx_fifo_syncfifo_re = (main_uart_rx_fifo_syncfifo_readable & ((~main_uart_rx_fifo_readable) | main_uart_rx_fifo_re));
assign main_uart_rx_fifo_level1 = (main_uart_rx_fifo_level0 + main_uart_rx_fifo_readable);
always @(*) begin
	main_uart_rx_fifo_wrport_adr <= 4'd0;
	if (main_uart_rx_fifo_replace) begin
		main_uart_rx_fifo_wrport_adr <= (main_uart_rx_fifo_produce - 1'd1);
	end else begin
		main_uart_rx_fifo_wrport_adr <= main_uart_rx_fifo_produce;
	end
end
assign main_uart_rx_fifo_wrport_dat_w = main_uart_rx_fifo_syncfifo_din;
assign main_uart_rx_fifo_wrport_we = (main_uart_rx_fifo_syncfifo_we & (main_uart_rx_fifo_syncfifo_writable | main_uart_rx_fifo_replace));
assign main_uart_rx_fifo_do_read = (main_uart_rx_fifo_syncfifo_readable & main_uart_rx_fifo_syncfifo_re);
assign main_uart_rx_fifo_rdport_adr = main_uart_rx_fifo_consume;
assign main_uart_rx_fifo_syncfifo_dout = main_uart_rx_fifo_rdport_dat_r;
assign main_uart_rx_fifo_rdport_re = main_uart_rx_fifo_do_read;
assign main_uart_rx_fifo_syncfifo_writable = (main_uart_rx_fifo_level0 != 5'd16);
assign main_uart_rx_fifo_syncfifo_readable = (main_uart_rx_fifo_level0 != 1'd0);
assign main_done = (main_count == 1'd0);
assign main_timer_zero_trigger = (main_timer_value == 1'd0);
assign main_timer_zero0 = main_timer_zero_status;
assign main_timer_zero1 = main_timer_zero_pending;
always @(*) begin
	main_timer_zero_clear <= 1'd0;
	if ((main_timer_pending_re & main_timer_pending_r)) begin
		main_timer_zero_clear <= 1'd1;
	end
end
assign main_timer_irq = (main_timer_pending_status & main_timer_enable_storage);
assign main_timer_zero_status = main_timer_zero_trigger;
assign main_crg_main_pll_reset = (~cpu_reset);
assign main_crg_pll_reset = ((~main_crg_main_pll_locked) | main_crg_rst);
assign main_crg_pll_ff_reset = ((~main_crg_main_pll_locked) | main_crg_rst);
assign fullmode_clk = main_crg_gtp_clk_o;
assign sys_pll_clk = main_crg_s7pll0_clkout_buf0;
assign clk200_clk = main_crg_s7pll0_clkout_buf1;
assign uart_clk = main_crg_s7pll0_clkout_buf2;
assign main_crg_s7pll0_drp_locked_status = main_crg_main_pll_locked;
assign main_crg_s7pll1_clkin = sys_pll_clk;
assign sys_clk = main_crg_s7pll1_clkout_buf;
assign main_crg_s7pll2_clkin = main_crg_clk;
assign s625_clk = main_crg_s7pll2_clkout_buf;
assign main_afe5808a0_endpoint0_valid = main_afe5808a0_shifter0_trigger;
assign main_afe5808a0_clockdomaincrossing0_sink_valid = main_afe5808a0_endpoint0_valid;
assign main_afe5808a0_endpoint0_ready = main_afe5808a0_clockdomaincrossing0_sink_ready;
assign main_afe5808a0_clockdomaincrossing0_sink_first = main_afe5808a0_endpoint0_first;
assign main_afe5808a0_clockdomaincrossing0_sink_last = main_afe5808a0_endpoint0_last;
assign main_afe5808a0_clockdomaincrossing0_sink_payload_data = main_afe5808a0_endpoint0_payload_data;
assign main_afe5808a0_endpoint1_valid = main_afe5808a0_shifter1_trigger;
assign main_afe5808a0_clockdomaincrossing1_sink_valid = main_afe5808a0_endpoint1_valid;
assign main_afe5808a0_endpoint1_ready = main_afe5808a0_clockdomaincrossing1_sink_ready;
assign main_afe5808a0_clockdomaincrossing1_sink_first = main_afe5808a0_endpoint1_first;
assign main_afe5808a0_clockdomaincrossing1_sink_last = main_afe5808a0_endpoint1_last;
assign main_afe5808a0_clockdomaincrossing1_sink_payload_data = main_afe5808a0_endpoint1_payload_data;
assign main_afe5808a0_endpoint2_valid = main_afe5808a0_shifter2_trigger;
assign main_afe5808a0_clockdomaincrossing2_sink_valid = main_afe5808a0_endpoint2_valid;
assign main_afe5808a0_endpoint2_ready = main_afe5808a0_clockdomaincrossing2_sink_ready;
assign main_afe5808a0_clockdomaincrossing2_sink_first = main_afe5808a0_endpoint2_first;
assign main_afe5808a0_clockdomaincrossing2_sink_last = main_afe5808a0_endpoint2_last;
assign main_afe5808a0_clockdomaincrossing2_sink_payload_data = main_afe5808a0_endpoint2_payload_data;
assign main_afe5808a0_endpoint3_valid = main_afe5808a0_shifter3_trigger;
assign main_afe5808a0_clockdomaincrossing3_sink_valid = main_afe5808a0_endpoint3_valid;
assign main_afe5808a0_endpoint3_ready = main_afe5808a0_clockdomaincrossing3_sink_ready;
assign main_afe5808a0_clockdomaincrossing3_sink_first = main_afe5808a0_endpoint3_first;
assign main_afe5808a0_clockdomaincrossing3_sink_last = main_afe5808a0_endpoint3_last;
assign main_afe5808a0_clockdomaincrossing3_sink_payload_data = main_afe5808a0_endpoint3_payload_data;
assign main_afe5808a0_endpoint4_valid = main_afe5808a0_shifter4_trigger;
assign main_afe5808a0_clockdomaincrossing4_sink_valid = main_afe5808a0_endpoint4_valid;
assign main_afe5808a0_endpoint4_ready = main_afe5808a0_clockdomaincrossing4_sink_ready;
assign main_afe5808a0_clockdomaincrossing4_sink_first = main_afe5808a0_endpoint4_first;
assign main_afe5808a0_clockdomaincrossing4_sink_last = main_afe5808a0_endpoint4_last;
assign main_afe5808a0_clockdomaincrossing4_sink_payload_data = main_afe5808a0_endpoint4_payload_data;
assign main_afe5808a0_endpoint5_valid = main_afe5808a0_shifter5_trigger;
assign main_afe5808a0_clockdomaincrossing5_sink_valid = main_afe5808a0_endpoint5_valid;
assign main_afe5808a0_endpoint5_ready = main_afe5808a0_clockdomaincrossing5_sink_ready;
assign main_afe5808a0_clockdomaincrossing5_sink_first = main_afe5808a0_endpoint5_first;
assign main_afe5808a0_clockdomaincrossing5_sink_last = main_afe5808a0_endpoint5_last;
assign main_afe5808a0_clockdomaincrossing5_sink_payload_data = main_afe5808a0_endpoint5_payload_data;
assign main_afe5808a0_endpoint6_valid = main_afe5808a0_shifter6_trigger;
assign main_afe5808a0_clockdomaincrossing6_sink_valid = main_afe5808a0_endpoint6_valid;
assign main_afe5808a0_endpoint6_ready = main_afe5808a0_clockdomaincrossing6_sink_ready;
assign main_afe5808a0_clockdomaincrossing6_sink_first = main_afe5808a0_endpoint6_first;
assign main_afe5808a0_clockdomaincrossing6_sink_last = main_afe5808a0_endpoint6_last;
assign main_afe5808a0_clockdomaincrossing6_sink_payload_data = main_afe5808a0_endpoint6_payload_data;
assign main_afe5808a0_endpoint7_valid = main_afe5808a0_shifter7_trigger;
assign main_afe5808a0_clockdomaincrossing7_sink_valid = main_afe5808a0_endpoint7_valid;
assign main_afe5808a0_endpoint7_ready = main_afe5808a0_clockdomaincrossing7_sink_ready;
assign main_afe5808a0_clockdomaincrossing7_sink_first = main_afe5808a0_endpoint7_first;
assign main_afe5808a0_clockdomaincrossing7_sink_last = main_afe5808a0_endpoint7_last;
assign main_afe5808a0_clockdomaincrossing7_sink_payload_data = main_afe5808a0_endpoint7_payload_data;
assign main_afe5808a0_reset = main_afe5808a0_rst;
assign main_afe5808a0_clkin = main_afe5808a0_d_clk;
assign adc0_adc_frame_clk = main_afe5808a0_clkout_buf0;
assign adc0_adc_clk = main_afe5808a0_clkout_buf1;
always @(*) begin
	main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer0_next_state <= 1'd0;
	main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value0 <= 1'd0;
	main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value_ce0 <= 1'd0;
	main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value1 <= 12'd0;
	builder_afe5808a0_clockdomainsrenamer0_next_state <= builder_afe5808a0_clockdomainsrenamer0_state;
	case (builder_afe5808a0_clockdomainsrenamer0_state)
		1'd1: begin
			main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value0 <= 1'd1;
			main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value1 <= (main_afe5808a0_shifter0_counter + 1'd1);
			main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter0_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer0_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value0 <= 1'd0;
			main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value1 <= 1'd0;
			main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter0_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer0_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a0_clockdomainsrenamer1_next_state <= 1'd0;
	main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value0 <= 1'd0;
	main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value_ce0 <= 1'd0;
	main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value1 <= 12'd0;
	main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer1_next_state <= builder_afe5808a0_clockdomainsrenamer1_state;
	case (builder_afe5808a0_clockdomainsrenamer1_state)
		1'd1: begin
			main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value0 <= 1'd1;
			main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value1 <= (main_afe5808a0_shifter1_counter + 1'd1);
			main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter1_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer1_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value0 <= 1'd0;
			main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value1 <= 1'd0;
			main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter1_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer1_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value0 <= 1'd0;
	main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value_ce0 <= 1'd0;
	main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value1 <= 12'd0;
	main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer2_next_state <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer2_next_state <= builder_afe5808a0_clockdomainsrenamer2_state;
	case (builder_afe5808a0_clockdomainsrenamer2_state)
		1'd1: begin
			main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value0 <= 1'd1;
			main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value1 <= (main_afe5808a0_shifter2_counter + 1'd1);
			main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter2_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer2_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value0 <= 1'd0;
			main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value1 <= 1'd0;
			main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter2_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer2_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value1 <= 12'd0;
	main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer3_next_state <= 1'd0;
	main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value0 <= 1'd0;
	main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value_ce0 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer3_next_state <= builder_afe5808a0_clockdomainsrenamer3_state;
	case (builder_afe5808a0_clockdomainsrenamer3_state)
		1'd1: begin
			main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value0 <= 1'd1;
			main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value1 <= (main_afe5808a0_shifter3_counter + 1'd1);
			main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter3_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer3_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value0 <= 1'd0;
			main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value1 <= 1'd0;
			main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter3_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer3_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer4_next_state <= 1'd0;
	main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value0 <= 1'd0;
	main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value_ce0 <= 1'd0;
	main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value1 <= 12'd0;
	builder_afe5808a0_clockdomainsrenamer4_next_state <= builder_afe5808a0_clockdomainsrenamer4_state;
	case (builder_afe5808a0_clockdomainsrenamer4_state)
		1'd1: begin
			main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value0 <= 1'd1;
			main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value1 <= (main_afe5808a0_shifter4_counter + 1'd1);
			main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter4_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer4_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value0 <= 1'd0;
			main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value1 <= 1'd0;
			main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter4_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer4_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a0_clockdomainsrenamer5_next_state <= 1'd0;
	main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value0 <= 1'd0;
	main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value_ce0 <= 1'd0;
	main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value1 <= 12'd0;
	main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer5_next_state <= builder_afe5808a0_clockdomainsrenamer5_state;
	case (builder_afe5808a0_clockdomainsrenamer5_state)
		1'd1: begin
			main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value0 <= 1'd1;
			main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value1 <= (main_afe5808a0_shifter5_counter + 1'd1);
			main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter5_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer5_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value0 <= 1'd0;
			main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value1 <= 1'd0;
			main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter5_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer5_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value0 <= 1'd0;
	main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value_ce0 <= 1'd0;
	main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value1 <= 12'd0;
	main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer6_next_state <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer6_next_state <= builder_afe5808a0_clockdomainsrenamer6_state;
	case (builder_afe5808a0_clockdomainsrenamer6_state)
		1'd1: begin
			main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value0 <= 1'd1;
			main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value1 <= (main_afe5808a0_shifter6_counter + 1'd1);
			main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter6_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer6_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value0 <= 1'd0;
			main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value1 <= 1'd0;
			main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter6_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer6_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value1 <= 12'd0;
	main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value_ce1 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer7_next_state <= 1'd0;
	main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value0 <= 1'd0;
	main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value_ce0 <= 1'd0;
	builder_afe5808a0_clockdomainsrenamer7_next_state <= builder_afe5808a0_clockdomainsrenamer7_state;
	case (builder_afe5808a0_clockdomainsrenamer7_state)
		1'd1: begin
			main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value0 <= 1'd1;
			main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value1 <= (main_afe5808a0_shifter7_counter + 1'd1);
			main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter7_counter == 9'd327)) begin
				builder_afe5808a0_clockdomainsrenamer7_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value0 <= 1'd0;
			main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value_ce0 <= 1'd1;
			main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value1 <= 1'd0;
			main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value_ce1 <= 1'd1;
			if ((main_afe5808a0_shifter7_condition >= 6'd45)) begin
				builder_afe5808a0_clockdomainsrenamer7_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_afe5808a1_endpoint8_valid = main_afe5808a1_shifter8_trigger;
assign main_afe5808a1_clockdomaincrossing8_sink_valid = main_afe5808a1_endpoint8_valid;
assign main_afe5808a1_endpoint8_ready = main_afe5808a1_clockdomaincrossing8_sink_ready;
assign main_afe5808a1_clockdomaincrossing8_sink_first = main_afe5808a1_endpoint8_first;
assign main_afe5808a1_clockdomaincrossing8_sink_last = main_afe5808a1_endpoint8_last;
assign main_afe5808a1_clockdomaincrossing8_sink_payload_data = main_afe5808a1_endpoint8_payload_data;
assign main_afe5808a1_endpoint9_valid = main_afe5808a1_shifter9_trigger;
assign main_afe5808a1_clockdomaincrossing9_sink_valid = main_afe5808a1_endpoint9_valid;
assign main_afe5808a1_endpoint9_ready = main_afe5808a1_clockdomaincrossing9_sink_ready;
assign main_afe5808a1_clockdomaincrossing9_sink_first = main_afe5808a1_endpoint9_first;
assign main_afe5808a1_clockdomaincrossing9_sink_last = main_afe5808a1_endpoint9_last;
assign main_afe5808a1_clockdomaincrossing9_sink_payload_data = main_afe5808a1_endpoint9_payload_data;
assign main_afe5808a1_endpoint10_valid = main_afe5808a1_shifter10_trigger;
assign main_afe5808a1_clockdomaincrossing10_sink_valid = main_afe5808a1_endpoint10_valid;
assign main_afe5808a1_endpoint10_ready = main_afe5808a1_clockdomaincrossing10_sink_ready;
assign main_afe5808a1_clockdomaincrossing10_sink_first = main_afe5808a1_endpoint10_first;
assign main_afe5808a1_clockdomaincrossing10_sink_last = main_afe5808a1_endpoint10_last;
assign main_afe5808a1_clockdomaincrossing10_sink_payload_data = main_afe5808a1_endpoint10_payload_data;
assign main_afe5808a1_endpoint11_valid = main_afe5808a1_shifter11_trigger;
assign main_afe5808a1_clockdomaincrossing11_sink_valid = main_afe5808a1_endpoint11_valid;
assign main_afe5808a1_endpoint11_ready = main_afe5808a1_clockdomaincrossing11_sink_ready;
assign main_afe5808a1_clockdomaincrossing11_sink_first = main_afe5808a1_endpoint11_first;
assign main_afe5808a1_clockdomaincrossing11_sink_last = main_afe5808a1_endpoint11_last;
assign main_afe5808a1_clockdomaincrossing11_sink_payload_data = main_afe5808a1_endpoint11_payload_data;
assign main_afe5808a1_endpoint12_valid = main_afe5808a1_shifter12_trigger;
assign main_afe5808a1_clockdomaincrossing12_sink_valid = main_afe5808a1_endpoint12_valid;
assign main_afe5808a1_endpoint12_ready = main_afe5808a1_clockdomaincrossing12_sink_ready;
assign main_afe5808a1_clockdomaincrossing12_sink_first = main_afe5808a1_endpoint12_first;
assign main_afe5808a1_clockdomaincrossing12_sink_last = main_afe5808a1_endpoint12_last;
assign main_afe5808a1_clockdomaincrossing12_sink_payload_data = main_afe5808a1_endpoint12_payload_data;
assign main_afe5808a1_endpoint13_valid = main_afe5808a1_shifter13_trigger;
assign main_afe5808a1_clockdomaincrossing13_sink_valid = main_afe5808a1_endpoint13_valid;
assign main_afe5808a1_endpoint13_ready = main_afe5808a1_clockdomaincrossing13_sink_ready;
assign main_afe5808a1_clockdomaincrossing13_sink_first = main_afe5808a1_endpoint13_first;
assign main_afe5808a1_clockdomaincrossing13_sink_last = main_afe5808a1_endpoint13_last;
assign main_afe5808a1_clockdomaincrossing13_sink_payload_data = main_afe5808a1_endpoint13_payload_data;
assign main_afe5808a1_endpoint14_valid = main_afe5808a1_shifter14_trigger;
assign main_afe5808a1_clockdomaincrossing14_sink_valid = main_afe5808a1_endpoint14_valid;
assign main_afe5808a1_endpoint14_ready = main_afe5808a1_clockdomaincrossing14_sink_ready;
assign main_afe5808a1_clockdomaincrossing14_sink_first = main_afe5808a1_endpoint14_first;
assign main_afe5808a1_clockdomaincrossing14_sink_last = main_afe5808a1_endpoint14_last;
assign main_afe5808a1_clockdomaincrossing14_sink_payload_data = main_afe5808a1_endpoint14_payload_data;
assign main_afe5808a1_endpoint15_valid = main_afe5808a1_shifter15_trigger;
assign main_afe5808a1_clockdomaincrossing15_sink_valid = main_afe5808a1_endpoint15_valid;
assign main_afe5808a1_endpoint15_ready = main_afe5808a1_clockdomaincrossing15_sink_ready;
assign main_afe5808a1_clockdomaincrossing15_sink_first = main_afe5808a1_endpoint15_first;
assign main_afe5808a1_clockdomaincrossing15_sink_last = main_afe5808a1_endpoint15_last;
assign main_afe5808a1_clockdomaincrossing15_sink_payload_data = main_afe5808a1_endpoint15_payload_data;
assign main_afe5808a1_reset = main_afe5808a1_rst;
assign main_afe5808a1_clkin = main_afe5808a1_d_clk;
assign adc1_adc_frame_clk = main_afe5808a1_clkout_buf0;
assign adc1_adc_clk = main_afe5808a1_clkout_buf1;
always @(*) begin
	main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value1 <= 12'd0;
	main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer8_next_state <= 1'd0;
	main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value0 <= 1'd0;
	main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value_ce0 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer8_next_state <= builder_afe5808a1_clockdomainsrenamer8_state;
	case (builder_afe5808a1_clockdomainsrenamer8_state)
		1'd1: begin
			main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value0 <= 1'd1;
			main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value1 <= (main_afe5808a1_shifter8_counter + 1'd1);
			main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter8_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer8_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value0 <= 1'd0;
			main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value1 <= 1'd0;
			main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter8_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer8_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a1_clockdomainsrenamer9_next_state <= 1'd0;
	main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value0 <= 1'd0;
	main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value_ce0 <= 1'd0;
	main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value1 <= 12'd0;
	main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer9_next_state <= builder_afe5808a1_clockdomainsrenamer9_state;
	case (builder_afe5808a1_clockdomainsrenamer9_state)
		1'd1: begin
			main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value0 <= 1'd1;
			main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value1 <= (main_afe5808a1_shifter9_counter + 1'd1);
			main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter9_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer9_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value0 <= 1'd0;
			main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value1 <= 1'd0;
			main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter9_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer9_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a1_clockdomainsrenamer10_next_state <= 1'd0;
	main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value0 <= 1'd0;
	main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value_ce0 <= 1'd0;
	main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value1 <= 12'd0;
	main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer10_next_state <= builder_afe5808a1_clockdomainsrenamer10_state;
	case (builder_afe5808a1_clockdomainsrenamer10_state)
		1'd1: begin
			main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value0 <= 1'd1;
			main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value1 <= (main_afe5808a1_shifter10_counter + 1'd1);
			main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter10_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer10_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value0 <= 1'd0;
			main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value1 <= 1'd0;
			main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter10_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer10_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value_ce0 <= 1'd0;
	main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value1 <= 12'd0;
	main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer11_next_state <= 1'd0;
	main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value0 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer11_next_state <= builder_afe5808a1_clockdomainsrenamer11_state;
	case (builder_afe5808a1_clockdomainsrenamer11_state)
		1'd1: begin
			main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value0 <= 1'd1;
			main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value1 <= (main_afe5808a1_shifter11_counter + 1'd1);
			main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter11_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer11_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value0 <= 1'd0;
			main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value1 <= 1'd0;
			main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter11_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer11_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value1 <= 12'd0;
	main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer12_next_state <= 1'd0;
	main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value0 <= 1'd0;
	main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value_ce0 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer12_next_state <= builder_afe5808a1_clockdomainsrenamer12_state;
	case (builder_afe5808a1_clockdomainsrenamer12_state)
		1'd1: begin
			main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value0 <= 1'd1;
			main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value1 <= (main_afe5808a1_shifter12_counter + 1'd1);
			main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter12_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer12_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value0 <= 1'd0;
			main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value1 <= 1'd0;
			main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter12_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer12_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a1_clockdomainsrenamer13_next_state <= 1'd0;
	main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value0 <= 1'd0;
	main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value_ce0 <= 1'd0;
	main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value1 <= 12'd0;
	main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer13_next_state <= builder_afe5808a1_clockdomainsrenamer13_state;
	case (builder_afe5808a1_clockdomainsrenamer13_state)
		1'd1: begin
			main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value0 <= 1'd1;
			main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value1 <= (main_afe5808a1_shifter13_counter + 1'd1);
			main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter13_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer13_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value0 <= 1'd0;
			main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value1 <= 1'd0;
			main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter13_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer13_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a1_clockdomainsrenamer14_next_state <= 1'd0;
	main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value0 <= 1'd0;
	main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value_ce0 <= 1'd0;
	main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value1 <= 12'd0;
	main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer14_next_state <= builder_afe5808a1_clockdomainsrenamer14_state;
	case (builder_afe5808a1_clockdomainsrenamer14_state)
		1'd1: begin
			main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value0 <= 1'd1;
			main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value1 <= (main_afe5808a1_shifter14_counter + 1'd1);
			main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter14_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer14_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value0 <= 1'd0;
			main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value1 <= 1'd0;
			main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter14_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer14_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value_ce0 <= 1'd0;
	main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value1 <= 12'd0;
	main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value_ce1 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer15_next_state <= 1'd0;
	main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value0 <= 1'd0;
	builder_afe5808a1_clockdomainsrenamer15_next_state <= builder_afe5808a1_clockdomainsrenamer15_state;
	case (builder_afe5808a1_clockdomainsrenamer15_state)
		1'd1: begin
			main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value0 <= 1'd1;
			main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value1 <= (main_afe5808a1_shifter15_counter + 1'd1);
			main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter15_counter == 9'd327)) begin
				builder_afe5808a1_clockdomainsrenamer15_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value0 <= 1'd0;
			main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value_ce0 <= 1'd1;
			main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value1 <= 1'd0;
			main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value_ce1 <= 1'd1;
			if ((main_afe5808a1_shifter15_condition >= 6'd45)) begin
				builder_afe5808a1_clockdomainsrenamer15_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_afe5808a2_endpoint16_valid = main_afe5808a2_shifter16_trigger;
assign main_afe5808a2_clockdomaincrossing16_sink_valid = main_afe5808a2_endpoint16_valid;
assign main_afe5808a2_endpoint16_ready = main_afe5808a2_clockdomaincrossing16_sink_ready;
assign main_afe5808a2_clockdomaincrossing16_sink_first = main_afe5808a2_endpoint16_first;
assign main_afe5808a2_clockdomaincrossing16_sink_last = main_afe5808a2_endpoint16_last;
assign main_afe5808a2_clockdomaincrossing16_sink_payload_data = main_afe5808a2_endpoint16_payload_data;
assign main_afe5808a2_endpoint17_valid = main_afe5808a2_shifter17_trigger;
assign main_afe5808a2_clockdomaincrossing17_sink_valid = main_afe5808a2_endpoint17_valid;
assign main_afe5808a2_endpoint17_ready = main_afe5808a2_clockdomaincrossing17_sink_ready;
assign main_afe5808a2_clockdomaincrossing17_sink_first = main_afe5808a2_endpoint17_first;
assign main_afe5808a2_clockdomaincrossing17_sink_last = main_afe5808a2_endpoint17_last;
assign main_afe5808a2_clockdomaincrossing17_sink_payload_data = main_afe5808a2_endpoint17_payload_data;
assign main_afe5808a2_endpoint18_valid = main_afe5808a2_shifter18_trigger;
assign main_afe5808a2_clockdomaincrossing18_sink_valid = main_afe5808a2_endpoint18_valid;
assign main_afe5808a2_endpoint18_ready = main_afe5808a2_clockdomaincrossing18_sink_ready;
assign main_afe5808a2_clockdomaincrossing18_sink_first = main_afe5808a2_endpoint18_first;
assign main_afe5808a2_clockdomaincrossing18_sink_last = main_afe5808a2_endpoint18_last;
assign main_afe5808a2_clockdomaincrossing18_sink_payload_data = main_afe5808a2_endpoint18_payload_data;
assign main_afe5808a2_endpoint19_valid = main_afe5808a2_shifter19_trigger;
assign main_afe5808a2_clockdomaincrossing19_sink_valid = main_afe5808a2_endpoint19_valid;
assign main_afe5808a2_endpoint19_ready = main_afe5808a2_clockdomaincrossing19_sink_ready;
assign main_afe5808a2_clockdomaincrossing19_sink_first = main_afe5808a2_endpoint19_first;
assign main_afe5808a2_clockdomaincrossing19_sink_last = main_afe5808a2_endpoint19_last;
assign main_afe5808a2_clockdomaincrossing19_sink_payload_data = main_afe5808a2_endpoint19_payload_data;
assign main_afe5808a2_endpoint20_valid = main_afe5808a2_shifter20_trigger;
assign main_afe5808a2_clockdomaincrossing20_sink_valid = main_afe5808a2_endpoint20_valid;
assign main_afe5808a2_endpoint20_ready = main_afe5808a2_clockdomaincrossing20_sink_ready;
assign main_afe5808a2_clockdomaincrossing20_sink_first = main_afe5808a2_endpoint20_first;
assign main_afe5808a2_clockdomaincrossing20_sink_last = main_afe5808a2_endpoint20_last;
assign main_afe5808a2_clockdomaincrossing20_sink_payload_data = main_afe5808a2_endpoint20_payload_data;
assign main_afe5808a2_endpoint21_valid = main_afe5808a2_shifter21_trigger;
assign main_afe5808a2_clockdomaincrossing21_sink_valid = main_afe5808a2_endpoint21_valid;
assign main_afe5808a2_endpoint21_ready = main_afe5808a2_clockdomaincrossing21_sink_ready;
assign main_afe5808a2_clockdomaincrossing21_sink_first = main_afe5808a2_endpoint21_first;
assign main_afe5808a2_clockdomaincrossing21_sink_last = main_afe5808a2_endpoint21_last;
assign main_afe5808a2_clockdomaincrossing21_sink_payload_data = main_afe5808a2_endpoint21_payload_data;
assign main_afe5808a2_endpoint22_valid = main_afe5808a2_shifter22_trigger;
assign main_afe5808a2_clockdomaincrossing22_sink_valid = main_afe5808a2_endpoint22_valid;
assign main_afe5808a2_endpoint22_ready = main_afe5808a2_clockdomaincrossing22_sink_ready;
assign main_afe5808a2_clockdomaincrossing22_sink_first = main_afe5808a2_endpoint22_first;
assign main_afe5808a2_clockdomaincrossing22_sink_last = main_afe5808a2_endpoint22_last;
assign main_afe5808a2_clockdomaincrossing22_sink_payload_data = main_afe5808a2_endpoint22_payload_data;
assign main_afe5808a2_endpoint23_valid = main_afe5808a2_shifter23_trigger;
assign main_afe5808a2_clockdomaincrossing23_sink_valid = main_afe5808a2_endpoint23_valid;
assign main_afe5808a2_endpoint23_ready = main_afe5808a2_clockdomaincrossing23_sink_ready;
assign main_afe5808a2_clockdomaincrossing23_sink_first = main_afe5808a2_endpoint23_first;
assign main_afe5808a2_clockdomaincrossing23_sink_last = main_afe5808a2_endpoint23_last;
assign main_afe5808a2_clockdomaincrossing23_sink_payload_data = main_afe5808a2_endpoint23_payload_data;
assign main_afe5808a2_reset = main_afe5808a2_rst;
assign main_afe5808a2_clkin = main_afe5808a2_d_clk;
assign adc2_adc_frame_clk = main_afe5808a2_clkout_buf0;
assign adc2_adc_clk = main_afe5808a2_clkout_buf1;
always @(*) begin
	main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value1 <= 12'd0;
	main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer16_next_state <= 1'd0;
	main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value0 <= 1'd0;
	main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value_ce0 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer16_next_state <= builder_afe5808a2_clockdomainsrenamer16_state;
	case (builder_afe5808a2_clockdomainsrenamer16_state)
		1'd1: begin
			main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value0 <= 1'd1;
			main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value1 <= (main_afe5808a2_shifter16_counter + 1'd1);
			main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter16_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer16_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value0 <= 1'd0;
			main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value1 <= 1'd0;
			main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter16_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer16_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a2_clockdomainsrenamer17_next_state <= 1'd0;
	main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value0 <= 1'd0;
	main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value_ce0 <= 1'd0;
	main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value1 <= 12'd0;
	main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer17_next_state <= builder_afe5808a2_clockdomainsrenamer17_state;
	case (builder_afe5808a2_clockdomainsrenamer17_state)
		1'd1: begin
			main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value0 <= 1'd1;
			main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value1 <= (main_afe5808a2_shifter17_counter + 1'd1);
			main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter17_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer17_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value0 <= 1'd0;
			main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value1 <= 1'd0;
			main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter17_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer17_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a2_clockdomainsrenamer18_next_state <= 1'd0;
	main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value0 <= 1'd0;
	main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value_ce0 <= 1'd0;
	main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value1 <= 12'd0;
	main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer18_next_state <= builder_afe5808a2_clockdomainsrenamer18_state;
	case (builder_afe5808a2_clockdomainsrenamer18_state)
		1'd1: begin
			main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value0 <= 1'd1;
			main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value1 <= (main_afe5808a2_shifter18_counter + 1'd1);
			main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter18_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer18_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value0 <= 1'd0;
			main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value1 <= 1'd0;
			main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter18_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer18_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value_ce0 <= 1'd0;
	main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value1 <= 12'd0;
	main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer19_next_state <= 1'd0;
	main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value0 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer19_next_state <= builder_afe5808a2_clockdomainsrenamer19_state;
	case (builder_afe5808a2_clockdomainsrenamer19_state)
		1'd1: begin
			main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value0 <= 1'd1;
			main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value1 <= (main_afe5808a2_shifter19_counter + 1'd1);
			main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter19_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer19_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value0 <= 1'd0;
			main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value1 <= 1'd0;
			main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter19_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer19_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value1 <= 12'd0;
	main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer20_next_state <= 1'd0;
	main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value0 <= 1'd0;
	main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value_ce0 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer20_next_state <= builder_afe5808a2_clockdomainsrenamer20_state;
	case (builder_afe5808a2_clockdomainsrenamer20_state)
		1'd1: begin
			main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value0 <= 1'd1;
			main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value1 <= (main_afe5808a2_shifter20_counter + 1'd1);
			main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter20_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer20_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value0 <= 1'd0;
			main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value1 <= 1'd0;
			main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter20_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer20_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a2_clockdomainsrenamer21_next_state <= 1'd0;
	main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value0 <= 1'd0;
	main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value_ce0 <= 1'd0;
	main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value1 <= 12'd0;
	main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer21_next_state <= builder_afe5808a2_clockdomainsrenamer21_state;
	case (builder_afe5808a2_clockdomainsrenamer21_state)
		1'd1: begin
			main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value0 <= 1'd1;
			main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value1 <= (main_afe5808a2_shifter21_counter + 1'd1);
			main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter21_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer21_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value0 <= 1'd0;
			main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value1 <= 1'd0;
			main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter21_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer21_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a2_clockdomainsrenamer22_next_state <= 1'd0;
	main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value0 <= 1'd0;
	main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value_ce0 <= 1'd0;
	main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value1 <= 12'd0;
	main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer22_next_state <= builder_afe5808a2_clockdomainsrenamer22_state;
	case (builder_afe5808a2_clockdomainsrenamer22_state)
		1'd1: begin
			main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value0 <= 1'd1;
			main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value1 <= (main_afe5808a2_shifter22_counter + 1'd1);
			main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter22_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer22_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value0 <= 1'd0;
			main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value1 <= 1'd0;
			main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter22_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer22_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value_ce0 <= 1'd0;
	main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value1 <= 12'd0;
	main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value_ce1 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer23_next_state <= 1'd0;
	main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value0 <= 1'd0;
	builder_afe5808a2_clockdomainsrenamer23_next_state <= builder_afe5808a2_clockdomainsrenamer23_state;
	case (builder_afe5808a2_clockdomainsrenamer23_state)
		1'd1: begin
			main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value0 <= 1'd1;
			main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value1 <= (main_afe5808a2_shifter23_counter + 1'd1);
			main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter23_counter == 9'd327)) begin
				builder_afe5808a2_clockdomainsrenamer23_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value0 <= 1'd0;
			main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value_ce0 <= 1'd1;
			main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value1 <= 1'd0;
			main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value_ce1 <= 1'd1;
			if ((main_afe5808a2_shifter23_condition >= 6'd45)) begin
				builder_afe5808a2_clockdomainsrenamer23_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_afe5808a3_endpoint24_valid = main_afe5808a3_shifter24_trigger;
assign main_afe5808a3_clockdomaincrossing24_sink_valid = main_afe5808a3_endpoint24_valid;
assign main_afe5808a3_endpoint24_ready = main_afe5808a3_clockdomaincrossing24_sink_ready;
assign main_afe5808a3_clockdomaincrossing24_sink_first = main_afe5808a3_endpoint24_first;
assign main_afe5808a3_clockdomaincrossing24_sink_last = main_afe5808a3_endpoint24_last;
assign main_afe5808a3_clockdomaincrossing24_sink_payload_data = main_afe5808a3_endpoint24_payload_data;
assign main_afe5808a3_endpoint25_valid = main_afe5808a3_shifter25_trigger;
assign main_afe5808a3_clockdomaincrossing25_sink_valid = main_afe5808a3_endpoint25_valid;
assign main_afe5808a3_endpoint25_ready = main_afe5808a3_clockdomaincrossing25_sink_ready;
assign main_afe5808a3_clockdomaincrossing25_sink_first = main_afe5808a3_endpoint25_first;
assign main_afe5808a3_clockdomaincrossing25_sink_last = main_afe5808a3_endpoint25_last;
assign main_afe5808a3_clockdomaincrossing25_sink_payload_data = main_afe5808a3_endpoint25_payload_data;
assign main_afe5808a3_endpoint26_valid = main_afe5808a3_shifter26_trigger;
assign main_afe5808a3_clockdomaincrossing26_sink_valid = main_afe5808a3_endpoint26_valid;
assign main_afe5808a3_endpoint26_ready = main_afe5808a3_clockdomaincrossing26_sink_ready;
assign main_afe5808a3_clockdomaincrossing26_sink_first = main_afe5808a3_endpoint26_first;
assign main_afe5808a3_clockdomaincrossing26_sink_last = main_afe5808a3_endpoint26_last;
assign main_afe5808a3_clockdomaincrossing26_sink_payload_data = main_afe5808a3_endpoint26_payload_data;
assign main_afe5808a3_endpoint27_valid = main_afe5808a3_shifter27_trigger;
assign main_afe5808a3_clockdomaincrossing27_sink_valid = main_afe5808a3_endpoint27_valid;
assign main_afe5808a3_endpoint27_ready = main_afe5808a3_clockdomaincrossing27_sink_ready;
assign main_afe5808a3_clockdomaincrossing27_sink_first = main_afe5808a3_endpoint27_first;
assign main_afe5808a3_clockdomaincrossing27_sink_last = main_afe5808a3_endpoint27_last;
assign main_afe5808a3_clockdomaincrossing27_sink_payload_data = main_afe5808a3_endpoint27_payload_data;
assign main_afe5808a3_endpoint28_valid = main_afe5808a3_shifter28_trigger;
assign main_afe5808a3_clockdomaincrossing28_sink_valid = main_afe5808a3_endpoint28_valid;
assign main_afe5808a3_endpoint28_ready = main_afe5808a3_clockdomaincrossing28_sink_ready;
assign main_afe5808a3_clockdomaincrossing28_sink_first = main_afe5808a3_endpoint28_first;
assign main_afe5808a3_clockdomaincrossing28_sink_last = main_afe5808a3_endpoint28_last;
assign main_afe5808a3_clockdomaincrossing28_sink_payload_data = main_afe5808a3_endpoint28_payload_data;
assign main_afe5808a3_endpoint29_valid = main_afe5808a3_shifter29_trigger;
assign main_afe5808a3_clockdomaincrossing29_sink_valid = main_afe5808a3_endpoint29_valid;
assign main_afe5808a3_endpoint29_ready = main_afe5808a3_clockdomaincrossing29_sink_ready;
assign main_afe5808a3_clockdomaincrossing29_sink_first = main_afe5808a3_endpoint29_first;
assign main_afe5808a3_clockdomaincrossing29_sink_last = main_afe5808a3_endpoint29_last;
assign main_afe5808a3_clockdomaincrossing29_sink_payload_data = main_afe5808a3_endpoint29_payload_data;
assign main_afe5808a3_endpoint30_valid = main_afe5808a3_shifter30_trigger;
assign main_afe5808a3_clockdomaincrossing30_sink_valid = main_afe5808a3_endpoint30_valid;
assign main_afe5808a3_endpoint30_ready = main_afe5808a3_clockdomaincrossing30_sink_ready;
assign main_afe5808a3_clockdomaincrossing30_sink_first = main_afe5808a3_endpoint30_first;
assign main_afe5808a3_clockdomaincrossing30_sink_last = main_afe5808a3_endpoint30_last;
assign main_afe5808a3_clockdomaincrossing30_sink_payload_data = main_afe5808a3_endpoint30_payload_data;
assign main_afe5808a3_endpoint31_valid = main_afe5808a3_shifter31_trigger;
assign main_afe5808a3_clockdomaincrossing31_sink_valid = main_afe5808a3_endpoint31_valid;
assign main_afe5808a3_endpoint31_ready = main_afe5808a3_clockdomaincrossing31_sink_ready;
assign main_afe5808a3_clockdomaincrossing31_sink_first = main_afe5808a3_endpoint31_first;
assign main_afe5808a3_clockdomaincrossing31_sink_last = main_afe5808a3_endpoint31_last;
assign main_afe5808a3_clockdomaincrossing31_sink_payload_data = main_afe5808a3_endpoint31_payload_data;
assign main_afe5808a3_reset = main_afe5808a3_rst;
assign main_afe5808a3_clkin = main_afe5808a3_d_clk;
assign adc3_adc_frame_clk = main_afe5808a3_clkout_buf0;
assign adc3_adc_clk = main_afe5808a3_clkout_buf1;
always @(*) begin
	main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value1 <= 12'd0;
	main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer24_next_state <= 1'd0;
	main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value0 <= 1'd0;
	main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value_ce0 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer24_next_state <= builder_afe5808a3_clockdomainsrenamer24_state;
	case (builder_afe5808a3_clockdomainsrenamer24_state)
		1'd1: begin
			main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value0 <= 1'd1;
			main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value1 <= (main_afe5808a3_shifter24_counter + 1'd1);
			main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter24_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer24_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value0 <= 1'd0;
			main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value1 <= 1'd0;
			main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter24_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer24_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer25_next_state <= 1'd0;
	main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value0 <= 1'd0;
	main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value_ce0 <= 1'd0;
	main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value1 <= 12'd0;
	builder_afe5808a3_clockdomainsrenamer25_next_state <= builder_afe5808a3_clockdomainsrenamer25_state;
	case (builder_afe5808a3_clockdomainsrenamer25_state)
		1'd1: begin
			main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value0 <= 1'd1;
			main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value1 <= (main_afe5808a3_shifter25_counter + 1'd1);
			main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter25_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer25_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value0 <= 1'd0;
			main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value1 <= 1'd0;
			main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter25_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer25_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a3_clockdomainsrenamer26_next_state <= 1'd0;
	main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value0 <= 1'd0;
	main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value_ce0 <= 1'd0;
	main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value1 <= 12'd0;
	main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer26_next_state <= builder_afe5808a3_clockdomainsrenamer26_state;
	case (builder_afe5808a3_clockdomainsrenamer26_state)
		1'd1: begin
			main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value0 <= 1'd1;
			main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value1 <= (main_afe5808a3_shifter26_counter + 1'd1);
			main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter26_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer26_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value0 <= 1'd0;
			main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value1 <= 1'd0;
			main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter26_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer26_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value0 <= 1'd0;
	main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value_ce0 <= 1'd0;
	main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value1 <= 12'd0;
	main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer27_next_state <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer27_next_state <= builder_afe5808a3_clockdomainsrenamer27_state;
	case (builder_afe5808a3_clockdomainsrenamer27_state)
		1'd1: begin
			main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value0 <= 1'd1;
			main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value1 <= (main_afe5808a3_shifter27_counter + 1'd1);
			main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter27_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer27_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value0 <= 1'd0;
			main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value1 <= 1'd0;
			main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter27_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer27_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value1 <= 12'd0;
	main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer28_next_state <= 1'd0;
	main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value0 <= 1'd0;
	main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value_ce0 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer28_next_state <= builder_afe5808a3_clockdomainsrenamer28_state;
	case (builder_afe5808a3_clockdomainsrenamer28_state)
		1'd1: begin
			main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value0 <= 1'd1;
			main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value1 <= (main_afe5808a3_shifter28_counter + 1'd1);
			main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter28_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer28_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value0 <= 1'd0;
			main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value1 <= 1'd0;
			main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter28_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer28_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer29_next_state <= 1'd0;
	main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value0 <= 1'd0;
	main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value_ce0 <= 1'd0;
	main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value1 <= 12'd0;
	builder_afe5808a3_clockdomainsrenamer29_next_state <= builder_afe5808a3_clockdomainsrenamer29_state;
	case (builder_afe5808a3_clockdomainsrenamer29_state)
		1'd1: begin
			main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value0 <= 1'd1;
			main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value1 <= (main_afe5808a3_shifter29_counter + 1'd1);
			main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter29_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer29_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value0 <= 1'd0;
			main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value1 <= 1'd0;
			main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter29_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer29_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a3_clockdomainsrenamer30_next_state <= 1'd0;
	main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value0 <= 1'd0;
	main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value_ce0 <= 1'd0;
	main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value1 <= 12'd0;
	main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer30_next_state <= builder_afe5808a3_clockdomainsrenamer30_state;
	case (builder_afe5808a3_clockdomainsrenamer30_state)
		1'd1: begin
			main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value0 <= 1'd1;
			main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value1 <= (main_afe5808a3_shifter30_counter + 1'd1);
			main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter30_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer30_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value0 <= 1'd0;
			main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value1 <= 1'd0;
			main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter30_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer30_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value0 <= 1'd0;
	main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value_ce0 <= 1'd0;
	main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value1 <= 12'd0;
	main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value_ce1 <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer31_next_state <= 1'd0;
	builder_afe5808a3_clockdomainsrenamer31_next_state <= builder_afe5808a3_clockdomainsrenamer31_state;
	case (builder_afe5808a3_clockdomainsrenamer31_state)
		1'd1: begin
			main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value0 <= 1'd1;
			main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value1 <= (main_afe5808a3_shifter31_counter + 1'd1);
			main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter31_counter == 9'd327)) begin
				builder_afe5808a3_clockdomainsrenamer31_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value0 <= 1'd0;
			main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value_ce0 <= 1'd1;
			main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value1 <= 1'd0;
			main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value_ce1 <= 1'd1;
			if ((main_afe5808a3_shifter31_condition >= 6'd45)) begin
				builder_afe5808a3_clockdomainsrenamer31_next_state <= 1'd1;
			end
		end
	endcase
end
assign main_afe5808a4_endpoint32_valid = main_afe5808a4_shifter32_trigger;
assign main_afe5808a4_clockdomaincrossing32_sink_valid = main_afe5808a4_endpoint32_valid;
assign main_afe5808a4_endpoint32_ready = main_afe5808a4_clockdomaincrossing32_sink_ready;
assign main_afe5808a4_clockdomaincrossing32_sink_first = main_afe5808a4_endpoint32_first;
assign main_afe5808a4_clockdomaincrossing32_sink_last = main_afe5808a4_endpoint32_last;
assign main_afe5808a4_clockdomaincrossing32_sink_payload_data = main_afe5808a4_endpoint32_payload_data;
assign main_afe5808a4_endpoint33_valid = main_afe5808a4_shifter33_trigger;
assign main_afe5808a4_clockdomaincrossing33_sink_valid = main_afe5808a4_endpoint33_valid;
assign main_afe5808a4_endpoint33_ready = main_afe5808a4_clockdomaincrossing33_sink_ready;
assign main_afe5808a4_clockdomaincrossing33_sink_first = main_afe5808a4_endpoint33_first;
assign main_afe5808a4_clockdomaincrossing33_sink_last = main_afe5808a4_endpoint33_last;
assign main_afe5808a4_clockdomaincrossing33_sink_payload_data = main_afe5808a4_endpoint33_payload_data;
assign main_afe5808a4_endpoint34_valid = main_afe5808a4_shifter34_trigger;
assign main_afe5808a4_clockdomaincrossing34_sink_valid = main_afe5808a4_endpoint34_valid;
assign main_afe5808a4_endpoint34_ready = main_afe5808a4_clockdomaincrossing34_sink_ready;
assign main_afe5808a4_clockdomaincrossing34_sink_first = main_afe5808a4_endpoint34_first;
assign main_afe5808a4_clockdomaincrossing34_sink_last = main_afe5808a4_endpoint34_last;
assign main_afe5808a4_clockdomaincrossing34_sink_payload_data = main_afe5808a4_endpoint34_payload_data;
assign main_afe5808a4_endpoint35_valid = main_afe5808a4_shifter35_trigger;
assign main_afe5808a4_clockdomaincrossing35_sink_valid = main_afe5808a4_endpoint35_valid;
assign main_afe5808a4_endpoint35_ready = main_afe5808a4_clockdomaincrossing35_sink_ready;
assign main_afe5808a4_clockdomaincrossing35_sink_first = main_afe5808a4_endpoint35_first;
assign main_afe5808a4_clockdomaincrossing35_sink_last = main_afe5808a4_endpoint35_last;
assign main_afe5808a4_clockdomaincrossing35_sink_payload_data = main_afe5808a4_endpoint35_payload_data;
assign main_afe5808a4_endpoint36_valid = main_afe5808a4_shifter36_trigger;
assign main_afe5808a4_clockdomaincrossing36_sink_valid = main_afe5808a4_endpoint36_valid;
assign main_afe5808a4_endpoint36_ready = main_afe5808a4_clockdomaincrossing36_sink_ready;
assign main_afe5808a4_clockdomaincrossing36_sink_first = main_afe5808a4_endpoint36_first;
assign main_afe5808a4_clockdomaincrossing36_sink_last = main_afe5808a4_endpoint36_last;
assign main_afe5808a4_clockdomaincrossing36_sink_payload_data = main_afe5808a4_endpoint36_payload_data;
assign main_afe5808a4_endpoint37_valid = main_afe5808a4_shifter37_trigger;
assign main_afe5808a4_clockdomaincrossing37_sink_valid = main_afe5808a4_endpoint37_valid;
assign main_afe5808a4_endpoint37_ready = main_afe5808a4_clockdomaincrossing37_sink_ready;
assign main_afe5808a4_clockdomaincrossing37_sink_first = main_afe5808a4_endpoint37_first;
assign main_afe5808a4_clockdomaincrossing37_sink_last = main_afe5808a4_endpoint37_last;
assign main_afe5808a4_clockdomaincrossing37_sink_payload_data = main_afe5808a4_endpoint37_payload_data;
assign main_afe5808a4_endpoint38_valid = main_afe5808a4_shifter38_trigger;
assign main_afe5808a4_clockdomaincrossing38_sink_valid = main_afe5808a4_endpoint38_valid;
assign main_afe5808a4_endpoint38_ready = main_afe5808a4_clockdomaincrossing38_sink_ready;
assign main_afe5808a4_clockdomaincrossing38_sink_first = main_afe5808a4_endpoint38_first;
assign main_afe5808a4_clockdomaincrossing38_sink_last = main_afe5808a4_endpoint38_last;
assign main_afe5808a4_clockdomaincrossing38_sink_payload_data = main_afe5808a4_endpoint38_payload_data;
assign main_afe5808a4_endpoint39_valid = main_afe5808a4_shifter39_trigger;
assign main_afe5808a4_clockdomaincrossing39_sink_valid = main_afe5808a4_endpoint39_valid;
assign main_afe5808a4_endpoint39_ready = main_afe5808a4_clockdomaincrossing39_sink_ready;
assign main_afe5808a4_clockdomaincrossing39_sink_first = main_afe5808a4_endpoint39_first;
assign main_afe5808a4_clockdomaincrossing39_sink_last = main_afe5808a4_endpoint39_last;
assign main_afe5808a4_clockdomaincrossing39_sink_payload_data = main_afe5808a4_endpoint39_payload_data;
assign main_afe5808a4_reset = main_afe5808a4_rst;
assign main_afe5808a4_clkin = main_afe5808a4_d_clk;
assign adc4_adc_frame_clk = main_afe5808a4_clkout_buf0;
assign adc4_adc_clk = main_afe5808a4_clkout_buf1;
always @(*) begin
	main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value1 <= 12'd0;
	main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer32_next_state <= 1'd0;
	main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value0 <= 1'd0;
	main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value_ce0 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer32_next_state <= builder_afe5808a4_clockdomainsrenamer32_state;
	case (builder_afe5808a4_clockdomainsrenamer32_state)
		1'd1: begin
			main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value0 <= 1'd1;
			main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value1 <= (main_afe5808a4_shifter32_counter + 1'd1);
			main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter32_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer32_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value0 <= 1'd0;
			main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value1 <= 1'd0;
			main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter32_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer32_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer33_next_state <= 1'd0;
	main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value0 <= 1'd0;
	main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value_ce0 <= 1'd0;
	main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value1 <= 12'd0;
	builder_afe5808a4_clockdomainsrenamer33_next_state <= builder_afe5808a4_clockdomainsrenamer33_state;
	case (builder_afe5808a4_clockdomainsrenamer33_state)
		1'd1: begin
			main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value0 <= 1'd1;
			main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value1 <= (main_afe5808a4_shifter33_counter + 1'd1);
			main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter33_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer33_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value0 <= 1'd0;
			main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value1 <= 1'd0;
			main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter33_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer33_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a4_clockdomainsrenamer34_next_state <= 1'd0;
	main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value0 <= 1'd0;
	main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value_ce0 <= 1'd0;
	main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value1 <= 12'd0;
	main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer34_next_state <= builder_afe5808a4_clockdomainsrenamer34_state;
	case (builder_afe5808a4_clockdomainsrenamer34_state)
		1'd1: begin
			main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value0 <= 1'd1;
			main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value1 <= (main_afe5808a4_shifter34_counter + 1'd1);
			main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter34_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer34_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value0 <= 1'd0;
			main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value1 <= 1'd0;
			main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter34_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer34_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value0 <= 1'd0;
	main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value_ce0 <= 1'd0;
	main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value1 <= 12'd0;
	main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer35_next_state <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer35_next_state <= builder_afe5808a4_clockdomainsrenamer35_state;
	case (builder_afe5808a4_clockdomainsrenamer35_state)
		1'd1: begin
			main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value0 <= 1'd1;
			main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value1 <= (main_afe5808a4_shifter35_counter + 1'd1);
			main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter35_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer35_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value0 <= 1'd0;
			main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value1 <= 1'd0;
			main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter35_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer35_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value1 <= 12'd0;
	main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer36_next_state <= 1'd0;
	main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value0 <= 1'd0;
	main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value_ce0 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer36_next_state <= builder_afe5808a4_clockdomainsrenamer36_state;
	case (builder_afe5808a4_clockdomainsrenamer36_state)
		1'd1: begin
			main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value0 <= 1'd1;
			main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value1 <= (main_afe5808a4_shifter36_counter + 1'd1);
			main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter36_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer36_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value0 <= 1'd0;
			main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value1 <= 1'd0;
			main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter36_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer36_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer37_next_state <= 1'd0;
	main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value0 <= 1'd0;
	main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value_ce0 <= 1'd0;
	main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value1 <= 12'd0;
	builder_afe5808a4_clockdomainsrenamer37_next_state <= builder_afe5808a4_clockdomainsrenamer37_state;
	case (builder_afe5808a4_clockdomainsrenamer37_state)
		1'd1: begin
			main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value0 <= 1'd1;
			main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value1 <= (main_afe5808a4_shifter37_counter + 1'd1);
			main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter37_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer37_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value0 <= 1'd0;
			main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value1 <= 1'd0;
			main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter37_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer37_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_afe5808a4_clockdomainsrenamer38_next_state <= 1'd0;
	main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value0 <= 1'd0;
	main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value_ce0 <= 1'd0;
	main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value1 <= 12'd0;
	main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer38_next_state <= builder_afe5808a4_clockdomainsrenamer38_state;
	case (builder_afe5808a4_clockdomainsrenamer38_state)
		1'd1: begin
			main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value0 <= 1'd1;
			main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value1 <= (main_afe5808a4_shifter38_counter + 1'd1);
			main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter38_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer38_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value0 <= 1'd0;
			main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value1 <= 1'd0;
			main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter38_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer38_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value0 <= 1'd0;
	main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value_ce0 <= 1'd0;
	main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value1 <= 12'd0;
	main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value_ce1 <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer39_next_state <= 1'd0;
	builder_afe5808a4_clockdomainsrenamer39_next_state <= builder_afe5808a4_clockdomainsrenamer39_state;
	case (builder_afe5808a4_clockdomainsrenamer39_state)
		1'd1: begin
			main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value0 <= 1'd1;
			main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value1 <= (main_afe5808a4_shifter39_counter + 1'd1);
			main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter39_counter == 9'd327)) begin
				builder_afe5808a4_clockdomainsrenamer39_next_state <= 1'd0;
			end
		end
		default: begin
			main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value0 <= 1'd0;
			main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value_ce0 <= 1'd1;
			main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value1 <= 1'd0;
			main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value_ce1 <= 1'd1;
			if ((main_afe5808a4_shifter39_condition >= 6'd45)) begin
				builder_afe5808a4_clockdomainsrenamer39_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	builder_basesoc_wishbone_dat_r <= 32'd0;
	builder_basesoc_wishbone_ack <= 1'd0;
	builder_next_state <= 1'd0;
	builder_basesoc_adr <= 14'd0;
	builder_basesoc_we <= 1'd0;
	builder_basesoc_dat_w <= 32'd0;
	builder_next_state <= builder_state;
	case (builder_state)
		1'd1: begin
			builder_basesoc_wishbone_ack <= 1'd1;
			builder_basesoc_wishbone_dat_r <= builder_basesoc_dat_r;
			builder_next_state <= 1'd0;
		end
		default: begin
			builder_basesoc_dat_w <= builder_basesoc_wishbone_dat_w;
			if ((builder_basesoc_wishbone_cyc & builder_basesoc_wishbone_stb)) begin
				builder_basesoc_adr <= builder_basesoc_wishbone_adr;
				builder_basesoc_we <= (builder_basesoc_wishbone_we & (builder_basesoc_wishbone_sel != 1'd0));
				builder_next_state <= 1'd1;
			end
		end
	endcase
end
assign builder_csrbank0_sel = (builder_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csrbank0_reset0_r = builder_interface0_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank0_reset0_we <= 1'd0;
	builder_csrbank0_reset0_re <= 1'd0;
	if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csrbank0_reset0_re <= builder_interface0_bank_bus_we;
		builder_csrbank0_reset0_we <= (~builder_interface0_bank_bus_we);
	end
end
assign builder_csrbank0_scratch0_r = builder_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank0_scratch0_re <= 1'd0;
	builder_csrbank0_scratch0_we <= 1'd0;
	if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csrbank0_scratch0_re <= builder_interface0_bank_bus_we;
		builder_csrbank0_scratch0_we <= (~builder_interface0_bank_bus_we);
	end
end
assign builder_csrbank0_bus_errors_r = builder_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank0_bus_errors_re <= 1'd0;
	builder_csrbank0_bus_errors_we <= 1'd0;
	if ((builder_csrbank0_sel & (builder_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csrbank0_bus_errors_re <= builder_interface0_bank_bus_we;
		builder_csrbank0_bus_errors_we <= (~builder_interface0_bank_bus_we);
	end
end
always @(*) begin
	main_soc_rst <= 1'd0;
	if (main_reset_re) begin
		main_soc_rst <= main_reset_storage[0];
	end
end
assign main_cpu_rst = main_reset_storage[1];
assign builder_csrbank0_reset0_w = main_reset_storage[1:0];
assign builder_csrbank0_scratch0_w = main_scratch_storage[31:0];
assign builder_csrbank0_bus_errors_w = main_bus_errors_status[31:0];
assign main_bus_errors_we = builder_csrbank0_bus_errors_we;
assign builder_csrbank1_sel = (builder_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csrbank1_load0_r = builder_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank1_load0_re <= 1'd0;
	builder_csrbank1_load0_we <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		builder_csrbank1_load0_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_load0_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_reload0_r = builder_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank1_reload0_we <= 1'd0;
	builder_csrbank1_reload0_re <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csrbank1_reload0_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_reload0_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_en0_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank1_en0_we <= 1'd0;
	builder_csrbank1_en0_re <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csrbank1_en0_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_en0_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_update_value0_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank1_update_value0_re <= 1'd0;
	builder_csrbank1_update_value0_we <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csrbank1_update_value0_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_update_value0_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_value_r = builder_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	builder_csrbank1_value_we <= 1'd0;
	builder_csrbank1_value_re <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csrbank1_value_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_value_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_ev_status_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank1_ev_status_we <= 1'd0;
	builder_csrbank1_ev_status_re <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csrbank1_ev_status_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_ev_status_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_ev_pending_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank1_ev_pending_re <= 1'd0;
	builder_csrbank1_ev_pending_we <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csrbank1_ev_pending_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_ev_pending_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_ev_enable0_r = builder_interface1_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank1_ev_enable0_we <= 1'd0;
	builder_csrbank1_ev_enable0_re <= 1'd0;
	if ((builder_csrbank1_sel & (builder_interface1_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csrbank1_ev_enable0_re <= builder_interface1_bank_bus_we;
		builder_csrbank1_ev_enable0_we <= (~builder_interface1_bank_bus_we);
	end
end
assign builder_csrbank1_load0_w = main_timer_load_storage[31:0];
assign builder_csrbank1_reload0_w = main_timer_reload_storage[31:0];
assign builder_csrbank1_en0_w = main_timer_en_storage;
assign builder_csrbank1_update_value0_w = main_timer_update_value_storage;
assign builder_csrbank1_value_w = main_timer_value_status[31:0];
assign main_timer_value_we = builder_csrbank1_value_we;
assign main_timer_status_status = main_timer_zero0;
assign builder_csrbank1_ev_status_w = main_timer_status_status;
assign main_timer_status_we = builder_csrbank1_ev_status_we;
assign main_timer_pending_status = main_timer_zero1;
assign builder_csrbank1_ev_pending_w = main_timer_pending_status;
assign main_timer_pending_we = builder_csrbank1_ev_pending_we;
assign main_timer_zero2 = main_timer_enable_storage;
assign builder_csrbank1_ev_enable0_w = main_timer_enable_storage;
assign builder_csrbank2_sel = (builder_interface2_bank_bus_adr[13:9] == 2'd2);
assign main_uart_rxtx_r = builder_interface2_bank_bus_dat_w[7:0];
always @(*) begin
	main_uart_rxtx_re <= 1'd0;
	main_uart_rxtx_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		main_uart_rxtx_re <= builder_interface2_bank_bus_we;
		main_uart_rxtx_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_txfull_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_txfull_we <= 1'd0;
	builder_csrbank2_txfull_re <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		builder_csrbank2_txfull_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_txfull_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_rxempty_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_rxempty_re <= 1'd0;
	builder_csrbank2_rxempty_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		builder_csrbank2_rxempty_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_rxempty_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_ev_status_r = builder_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank2_ev_status_re <= 1'd0;
	builder_csrbank2_ev_status_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		builder_csrbank2_ev_status_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_ev_status_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_ev_pending_r = builder_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank2_ev_pending_we <= 1'd0;
	builder_csrbank2_ev_pending_re <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd4))) begin
		builder_csrbank2_ev_pending_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_ev_pending_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_ev_enable0_r = builder_interface2_bank_bus_dat_w[1:0];
always @(*) begin
	builder_csrbank2_ev_enable0_we <= 1'd0;
	builder_csrbank2_ev_enable0_re <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd5))) begin
		builder_csrbank2_ev_enable0_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_ev_enable0_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_txempty_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_txempty_re <= 1'd0;
	builder_csrbank2_txempty_we <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd6))) begin
		builder_csrbank2_txempty_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_txempty_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_rxfull_r = builder_interface2_bank_bus_dat_w[0];
always @(*) begin
	builder_csrbank2_rxfull_we <= 1'd0;
	builder_csrbank2_rxfull_re <= 1'd0;
	if ((builder_csrbank2_sel & (builder_interface2_bank_bus_adr[8:0] == 3'd7))) begin
		builder_csrbank2_rxfull_re <= builder_interface2_bank_bus_we;
		builder_csrbank2_rxfull_we <= (~builder_interface2_bank_bus_we);
	end
end
assign builder_csrbank2_txfull_w = main_uart_txfull_status;
assign main_uart_txfull_we = builder_csrbank2_txfull_we;
assign builder_csrbank2_rxempty_w = main_uart_rxempty_status;
assign main_uart_rxempty_we = builder_csrbank2_rxempty_we;
always @(*) begin
	main_uart_status_status <= 2'd0;
	main_uart_status_status[0] <= main_uart_tx0;
	main_uart_status_status[1] <= main_uart_rx0;
end
assign builder_csrbank2_ev_status_w = main_uart_status_status[1:0];
assign main_uart_status_we = builder_csrbank2_ev_status_we;
always @(*) begin
	main_uart_pending_status <= 2'd0;
	main_uart_pending_status[0] <= main_uart_tx1;
	main_uart_pending_status[1] <= main_uart_rx1;
end
assign builder_csrbank2_ev_pending_w = main_uart_pending_status[1:0];
assign main_uart_pending_we = builder_csrbank2_ev_pending_we;
assign main_uart_tx2 = main_uart_enable_storage[0];
assign main_uart_rx2 = main_uart_enable_storage[1];
assign builder_csrbank2_ev_enable0_w = main_uart_enable_storage[1:0];
assign builder_csrbank2_txempty_w = main_uart_txempty_status;
assign main_uart_txempty_we = builder_csrbank2_txempty_we;
assign builder_csrbank2_rxfull_w = main_uart_rxfull_status;
assign main_uart_rxfull_we = builder_csrbank2_rxfull_we;
assign builder_csr_interconnect_adr = builder_basesoc_adr;
assign builder_csr_interconnect_we = builder_basesoc_we;
assign builder_csr_interconnect_dat_w = builder_basesoc_dat_w;
assign builder_basesoc_dat_r = builder_csr_interconnect_dat_r;
assign builder_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((builder_interface0_bank_bus_dat_r | builder_interface1_bank_bus_dat_r) | builder_interface2_bank_bus_dat_r);
assign main_rx_rx = builder_regs1;
assign builder_xilinxasyncresetsynchronizerimpl0 = (~main_crg_main_pll_locked);
assign builder_xilinxasyncresetsynchronizerimpl1 = (~main_crg_main_pll_locked);
assign builder_xilinxasyncresetsynchronizerimpl2 = (~main_crg_main_pll_locked);
assign builder_xilinxasyncresetsynchronizerimpl3 = (~main_crg_pll_locked);
assign builder_xilinxasyncresetsynchronizerimpl4 = (~main_crg_pll_ff_locked);
assign builder_xilinxasyncresetsynchronizerimpl5 = (~main_afe5808a0_locked);
assign builder_xilinxasyncresetsynchronizerimpl6 = (~main_afe5808a0_locked);
assign builder_xilinxasyncresetsynchronizerimpl7 = (~main_afe5808a1_locked);
assign builder_xilinxasyncresetsynchronizerimpl8 = (~main_afe5808a1_locked);
assign builder_xilinxasyncresetsynchronizerimpl9 = (~main_afe5808a2_locked);
assign builder_xilinxasyncresetsynchronizerimpl10 = (~main_afe5808a2_locked);
assign builder_xilinxasyncresetsynchronizerimpl11 = (~main_afe5808a3_locked);
assign builder_xilinxasyncresetsynchronizerimpl12 = (~main_afe5808a3_locked);
assign builder_xilinxasyncresetsynchronizerimpl13 = (~main_afe5808a4_locked);
assign builder_xilinxasyncresetsynchronizerimpl14 = (~main_afe5808a4_locked);

always @(posedge adc0_adc_frame_clk) begin
	main_afe5808a0_shifter0_data <= main_afe5808a0_serdes0_do;
	main_afe5808a0_endpoint0_payload_data <= main_afe5808a0_shifter0_do;
	main_afe5808a0_shifter1_data <= main_afe5808a0_serdes1_do;
	main_afe5808a0_endpoint1_payload_data <= main_afe5808a0_shifter1_do;
	main_afe5808a0_shifter2_data <= main_afe5808a0_serdes2_do;
	main_afe5808a0_endpoint2_payload_data <= main_afe5808a0_shifter2_do;
	main_afe5808a0_shifter3_data <= main_afe5808a0_serdes3_do;
	main_afe5808a0_endpoint3_payload_data <= main_afe5808a0_shifter3_do;
	main_afe5808a0_shifter4_data <= main_afe5808a0_serdes4_do;
	main_afe5808a0_endpoint4_payload_data <= main_afe5808a0_shifter4_do;
	main_afe5808a0_shifter5_data <= main_afe5808a0_serdes5_do;
	main_afe5808a0_endpoint5_payload_data <= main_afe5808a0_shifter5_do;
	main_afe5808a0_shifter6_data <= main_afe5808a0_serdes6_do;
	main_afe5808a0_endpoint6_payload_data <= main_afe5808a0_shifter6_do;
	main_afe5808a0_shifter7_data <= main_afe5808a0_serdes7_do;
	main_afe5808a0_endpoint7_payload_data <= main_afe5808a0_shifter7_do;
	if ((main_afe5808a0_bitslip_lat == 1'd0)) begin
		main_afe5808a0_bitslip_lat <= 4'd15;
	end else begin
		main_afe5808a0_bitslip_lat <= (main_afe5808a0_bitslip_lat - 1'd1);
	end
	if (((main_afe5808a0_frame_do != 14'd16256) & (main_afe5808a0_bitslip_lat == 1'd1))) begin
		main_afe5808a0_bitslip <= 1'd1;
	end else begin
		main_afe5808a0_bitslip <= 1'd0;
	end
	main_afe5808a0_shifter0_reg0 <= main_afe5808a0_shifter0_data;
	main_afe5808a0_shifter0_reg1 <= main_afe5808a0_shifter0_reg0;
	main_afe5808a0_shifter0_reg2 <= main_afe5808a0_shifter0_reg1;
	main_afe5808a0_shifter0_reg3 <= main_afe5808a0_shifter0_reg2;
	main_afe5808a0_shifter0_reg4 <= main_afe5808a0_shifter0_reg3;
	main_afe5808a0_shifter0_reg5 <= main_afe5808a0_shifter0_reg4;
	main_afe5808a0_shifter0_reg6 <= main_afe5808a0_shifter0_reg5;
	main_afe5808a0_shifter0_reg7 <= main_afe5808a0_shifter0_reg6;
	main_afe5808a0_shifter0_reg8 <= main_afe5808a0_shifter0_reg7;
	main_afe5808a0_shifter0_reg9 <= main_afe5808a0_shifter0_reg8;
	main_afe5808a0_shifter0_reg10 <= main_afe5808a0_shifter0_reg9;
	main_afe5808a0_shifter0_reg11 <= main_afe5808a0_shifter0_reg10;
	main_afe5808a0_shifter0_reg12 <= main_afe5808a0_shifter0_reg11;
	main_afe5808a0_shifter0_reg13 <= main_afe5808a0_shifter0_reg12;
	main_afe5808a0_shifter0_reg14 <= main_afe5808a0_shifter0_reg13;
	main_afe5808a0_shifter0_reg15 <= main_afe5808a0_shifter0_reg14;
	main_afe5808a0_shifter0_reg16 <= main_afe5808a0_shifter0_reg15;
	main_afe5808a0_shifter0_reg17 <= main_afe5808a0_shifter0_reg16;
	main_afe5808a0_shifter0_reg18 <= main_afe5808a0_shifter0_reg17;
	main_afe5808a0_shifter0_reg19 <= main_afe5808a0_shifter0_reg18;
	main_afe5808a0_shifter0_reg20 <= main_afe5808a0_shifter0_reg19;
	main_afe5808a0_shifter0_reg21 <= main_afe5808a0_shifter0_reg20;
	main_afe5808a0_shifter0_reg22 <= main_afe5808a0_shifter0_reg21;
	main_afe5808a0_shifter0_reg23 <= main_afe5808a0_shifter0_reg22;
	main_afe5808a0_shifter0_reg24 <= main_afe5808a0_shifter0_reg23;
	main_afe5808a0_shifter0_reg25 <= main_afe5808a0_shifter0_reg24;
	main_afe5808a0_shifter0_reg26 <= main_afe5808a0_shifter0_reg25;
	main_afe5808a0_shifter0_reg27 <= main_afe5808a0_shifter0_reg26;
	main_afe5808a0_shifter0_reg28 <= main_afe5808a0_shifter0_reg27;
	main_afe5808a0_shifter0_reg29 <= main_afe5808a0_shifter0_reg28;
	main_afe5808a0_shifter0_reg30 <= main_afe5808a0_shifter0_reg29;
	main_afe5808a0_shifter0_reg31 <= main_afe5808a0_shifter0_reg30;
	main_afe5808a0_shifter0_reg32 <= main_afe5808a0_shifter0_reg31;
	main_afe5808a0_shifter0_reg33 <= main_afe5808a0_shifter0_reg32;
	main_afe5808a0_shifter0_reg34 <= main_afe5808a0_shifter0_reg33;
	main_afe5808a0_shifter0_reg35 <= main_afe5808a0_shifter0_reg34;
	main_afe5808a0_shifter0_reg36 <= main_afe5808a0_shifter0_reg35;
	main_afe5808a0_shifter0_reg37 <= main_afe5808a0_shifter0_reg36;
	main_afe5808a0_shifter0_reg38 <= main_afe5808a0_shifter0_reg37;
	main_afe5808a0_shifter0_reg39 <= main_afe5808a0_shifter0_reg38;
	main_afe5808a0_shifter0_reg40 <= main_afe5808a0_shifter0_reg39;
	main_afe5808a0_shifter0_reg41 <= main_afe5808a0_shifter0_reg40;
	main_afe5808a0_shifter0_reg42 <= main_afe5808a0_shifter0_reg41;
	main_afe5808a0_shifter0_reg43 <= main_afe5808a0_shifter0_reg42;
	main_afe5808a0_shifter0_reg44 <= main_afe5808a0_shifter0_reg43;
	main_afe5808a0_shifter0_reg45 <= main_afe5808a0_shifter0_reg44;
	main_afe5808a0_shifter0_reg46 <= main_afe5808a0_shifter0_reg45;
	main_afe5808a0_shifter0_reg47 <= main_afe5808a0_shifter0_reg46;
	main_afe5808a0_shifter0_reg48 <= main_afe5808a0_shifter0_reg47;
	main_afe5808a0_shifter0_reg49 <= main_afe5808a0_shifter0_reg48;
	main_afe5808a0_shifter0_reg50 <= main_afe5808a0_shifter0_reg49;
	main_afe5808a0_shifter0_reg51 <= main_afe5808a0_shifter0_reg50;
	main_afe5808a0_shifter0_reg52 <= main_afe5808a0_shifter0_reg51;
	main_afe5808a0_shifter0_reg53 <= main_afe5808a0_shifter0_reg52;
	main_afe5808a0_shifter0_reg54 <= main_afe5808a0_shifter0_reg53;
	main_afe5808a0_shifter0_reg55 <= main_afe5808a0_shifter0_reg54;
	main_afe5808a0_shifter0_reg56 <= main_afe5808a0_shifter0_reg55;
	main_afe5808a0_shifter0_reg57 <= main_afe5808a0_shifter0_reg56;
	main_afe5808a0_shifter0_reg58 <= main_afe5808a0_shifter0_reg57;
	main_afe5808a0_shifter0_reg59 <= main_afe5808a0_shifter0_reg58;
	main_afe5808a0_shifter0_reg60 <= main_afe5808a0_shifter0_reg59;
	main_afe5808a0_shifter0_reg61 <= main_afe5808a0_shifter0_reg60;
	main_afe5808a0_shifter0_reg62 <= main_afe5808a0_shifter0_reg61;
	main_afe5808a0_shifter0_reg63 <= main_afe5808a0_shifter0_reg62;
	main_afe5808a0_shifter0_difference <= (main_afe5808a0_shifter0_reg7 - main_afe5808a0_shifter0_reg0);
	if ((main_afe5808a0_shifter0_difference >= 6'd40)) begin
		main_afe5808a0_shifter0_condition <= ((~main_afe5808a0_shifter0_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter0_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter0_counter)
		1'd0: begin
			main_afe5808a0_shifter0_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter0_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter0_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter0_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter0_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter0_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter0_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter0_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter0_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter0_do <= main_afe5808a0_shifter0_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer0_state <= builder_afe5808a0_clockdomainsrenamer0_next_state;
	if (main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value_ce0) begin
		main_afe5808a0_shifter0_trigger <= main_afe5808a0_shifter0_trigger_clockdomainsrenamer0_next_value0;
	end
	if (main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value_ce1) begin
		main_afe5808a0_shifter0_counter <= main_afe5808a0_shifter0_counter_clockdomainsrenamer0_next_value1;
	end
	main_afe5808a0_shifter1_reg0 <= main_afe5808a0_shifter1_data;
	main_afe5808a0_shifter1_reg1 <= main_afe5808a0_shifter1_reg0;
	main_afe5808a0_shifter1_reg2 <= main_afe5808a0_shifter1_reg1;
	main_afe5808a0_shifter1_reg3 <= main_afe5808a0_shifter1_reg2;
	main_afe5808a0_shifter1_reg4 <= main_afe5808a0_shifter1_reg3;
	main_afe5808a0_shifter1_reg5 <= main_afe5808a0_shifter1_reg4;
	main_afe5808a0_shifter1_reg6 <= main_afe5808a0_shifter1_reg5;
	main_afe5808a0_shifter1_reg7 <= main_afe5808a0_shifter1_reg6;
	main_afe5808a0_shifter1_reg8 <= main_afe5808a0_shifter1_reg7;
	main_afe5808a0_shifter1_reg9 <= main_afe5808a0_shifter1_reg8;
	main_afe5808a0_shifter1_reg10 <= main_afe5808a0_shifter1_reg9;
	main_afe5808a0_shifter1_reg11 <= main_afe5808a0_shifter1_reg10;
	main_afe5808a0_shifter1_reg12 <= main_afe5808a0_shifter1_reg11;
	main_afe5808a0_shifter1_reg13 <= main_afe5808a0_shifter1_reg12;
	main_afe5808a0_shifter1_reg14 <= main_afe5808a0_shifter1_reg13;
	main_afe5808a0_shifter1_reg15 <= main_afe5808a0_shifter1_reg14;
	main_afe5808a0_shifter1_reg16 <= main_afe5808a0_shifter1_reg15;
	main_afe5808a0_shifter1_reg17 <= main_afe5808a0_shifter1_reg16;
	main_afe5808a0_shifter1_reg18 <= main_afe5808a0_shifter1_reg17;
	main_afe5808a0_shifter1_reg19 <= main_afe5808a0_shifter1_reg18;
	main_afe5808a0_shifter1_reg20 <= main_afe5808a0_shifter1_reg19;
	main_afe5808a0_shifter1_reg21 <= main_afe5808a0_shifter1_reg20;
	main_afe5808a0_shifter1_reg22 <= main_afe5808a0_shifter1_reg21;
	main_afe5808a0_shifter1_reg23 <= main_afe5808a0_shifter1_reg22;
	main_afe5808a0_shifter1_reg24 <= main_afe5808a0_shifter1_reg23;
	main_afe5808a0_shifter1_reg25 <= main_afe5808a0_shifter1_reg24;
	main_afe5808a0_shifter1_reg26 <= main_afe5808a0_shifter1_reg25;
	main_afe5808a0_shifter1_reg27 <= main_afe5808a0_shifter1_reg26;
	main_afe5808a0_shifter1_reg28 <= main_afe5808a0_shifter1_reg27;
	main_afe5808a0_shifter1_reg29 <= main_afe5808a0_shifter1_reg28;
	main_afe5808a0_shifter1_reg30 <= main_afe5808a0_shifter1_reg29;
	main_afe5808a0_shifter1_reg31 <= main_afe5808a0_shifter1_reg30;
	main_afe5808a0_shifter1_reg32 <= main_afe5808a0_shifter1_reg31;
	main_afe5808a0_shifter1_reg33 <= main_afe5808a0_shifter1_reg32;
	main_afe5808a0_shifter1_reg34 <= main_afe5808a0_shifter1_reg33;
	main_afe5808a0_shifter1_reg35 <= main_afe5808a0_shifter1_reg34;
	main_afe5808a0_shifter1_reg36 <= main_afe5808a0_shifter1_reg35;
	main_afe5808a0_shifter1_reg37 <= main_afe5808a0_shifter1_reg36;
	main_afe5808a0_shifter1_reg38 <= main_afe5808a0_shifter1_reg37;
	main_afe5808a0_shifter1_reg39 <= main_afe5808a0_shifter1_reg38;
	main_afe5808a0_shifter1_reg40 <= main_afe5808a0_shifter1_reg39;
	main_afe5808a0_shifter1_reg41 <= main_afe5808a0_shifter1_reg40;
	main_afe5808a0_shifter1_reg42 <= main_afe5808a0_shifter1_reg41;
	main_afe5808a0_shifter1_reg43 <= main_afe5808a0_shifter1_reg42;
	main_afe5808a0_shifter1_reg44 <= main_afe5808a0_shifter1_reg43;
	main_afe5808a0_shifter1_reg45 <= main_afe5808a0_shifter1_reg44;
	main_afe5808a0_shifter1_reg46 <= main_afe5808a0_shifter1_reg45;
	main_afe5808a0_shifter1_reg47 <= main_afe5808a0_shifter1_reg46;
	main_afe5808a0_shifter1_reg48 <= main_afe5808a0_shifter1_reg47;
	main_afe5808a0_shifter1_reg49 <= main_afe5808a0_shifter1_reg48;
	main_afe5808a0_shifter1_reg50 <= main_afe5808a0_shifter1_reg49;
	main_afe5808a0_shifter1_reg51 <= main_afe5808a0_shifter1_reg50;
	main_afe5808a0_shifter1_reg52 <= main_afe5808a0_shifter1_reg51;
	main_afe5808a0_shifter1_reg53 <= main_afe5808a0_shifter1_reg52;
	main_afe5808a0_shifter1_reg54 <= main_afe5808a0_shifter1_reg53;
	main_afe5808a0_shifter1_reg55 <= main_afe5808a0_shifter1_reg54;
	main_afe5808a0_shifter1_reg56 <= main_afe5808a0_shifter1_reg55;
	main_afe5808a0_shifter1_reg57 <= main_afe5808a0_shifter1_reg56;
	main_afe5808a0_shifter1_reg58 <= main_afe5808a0_shifter1_reg57;
	main_afe5808a0_shifter1_reg59 <= main_afe5808a0_shifter1_reg58;
	main_afe5808a0_shifter1_reg60 <= main_afe5808a0_shifter1_reg59;
	main_afe5808a0_shifter1_reg61 <= main_afe5808a0_shifter1_reg60;
	main_afe5808a0_shifter1_reg62 <= main_afe5808a0_shifter1_reg61;
	main_afe5808a0_shifter1_reg63 <= main_afe5808a0_shifter1_reg62;
	main_afe5808a0_shifter1_difference <= (main_afe5808a0_shifter1_reg7 - main_afe5808a0_shifter1_reg0);
	if ((main_afe5808a0_shifter1_difference >= 6'd40)) begin
		main_afe5808a0_shifter1_condition <= ((~main_afe5808a0_shifter1_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter1_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter1_counter)
		1'd0: begin
			main_afe5808a0_shifter1_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter1_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter1_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter1_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter1_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter1_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter1_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter1_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter1_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter1_do <= main_afe5808a0_shifter1_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer1_state <= builder_afe5808a0_clockdomainsrenamer1_next_state;
	if (main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value_ce0) begin
		main_afe5808a0_shifter1_trigger <= main_afe5808a0_shifter1_trigger_clockdomainsrenamer1_next_value0;
	end
	if (main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value_ce1) begin
		main_afe5808a0_shifter1_counter <= main_afe5808a0_shifter1_counter_clockdomainsrenamer1_next_value1;
	end
	main_afe5808a0_shifter2_reg0 <= main_afe5808a0_shifter2_data;
	main_afe5808a0_shifter2_reg1 <= main_afe5808a0_shifter2_reg0;
	main_afe5808a0_shifter2_reg2 <= main_afe5808a0_shifter2_reg1;
	main_afe5808a0_shifter2_reg3 <= main_afe5808a0_shifter2_reg2;
	main_afe5808a0_shifter2_reg4 <= main_afe5808a0_shifter2_reg3;
	main_afe5808a0_shifter2_reg5 <= main_afe5808a0_shifter2_reg4;
	main_afe5808a0_shifter2_reg6 <= main_afe5808a0_shifter2_reg5;
	main_afe5808a0_shifter2_reg7 <= main_afe5808a0_shifter2_reg6;
	main_afe5808a0_shifter2_reg8 <= main_afe5808a0_shifter2_reg7;
	main_afe5808a0_shifter2_reg9 <= main_afe5808a0_shifter2_reg8;
	main_afe5808a0_shifter2_reg10 <= main_afe5808a0_shifter2_reg9;
	main_afe5808a0_shifter2_reg11 <= main_afe5808a0_shifter2_reg10;
	main_afe5808a0_shifter2_reg12 <= main_afe5808a0_shifter2_reg11;
	main_afe5808a0_shifter2_reg13 <= main_afe5808a0_shifter2_reg12;
	main_afe5808a0_shifter2_reg14 <= main_afe5808a0_shifter2_reg13;
	main_afe5808a0_shifter2_reg15 <= main_afe5808a0_shifter2_reg14;
	main_afe5808a0_shifter2_reg16 <= main_afe5808a0_shifter2_reg15;
	main_afe5808a0_shifter2_reg17 <= main_afe5808a0_shifter2_reg16;
	main_afe5808a0_shifter2_reg18 <= main_afe5808a0_shifter2_reg17;
	main_afe5808a0_shifter2_reg19 <= main_afe5808a0_shifter2_reg18;
	main_afe5808a0_shifter2_reg20 <= main_afe5808a0_shifter2_reg19;
	main_afe5808a0_shifter2_reg21 <= main_afe5808a0_shifter2_reg20;
	main_afe5808a0_shifter2_reg22 <= main_afe5808a0_shifter2_reg21;
	main_afe5808a0_shifter2_reg23 <= main_afe5808a0_shifter2_reg22;
	main_afe5808a0_shifter2_reg24 <= main_afe5808a0_shifter2_reg23;
	main_afe5808a0_shifter2_reg25 <= main_afe5808a0_shifter2_reg24;
	main_afe5808a0_shifter2_reg26 <= main_afe5808a0_shifter2_reg25;
	main_afe5808a0_shifter2_reg27 <= main_afe5808a0_shifter2_reg26;
	main_afe5808a0_shifter2_reg28 <= main_afe5808a0_shifter2_reg27;
	main_afe5808a0_shifter2_reg29 <= main_afe5808a0_shifter2_reg28;
	main_afe5808a0_shifter2_reg30 <= main_afe5808a0_shifter2_reg29;
	main_afe5808a0_shifter2_reg31 <= main_afe5808a0_shifter2_reg30;
	main_afe5808a0_shifter2_reg32 <= main_afe5808a0_shifter2_reg31;
	main_afe5808a0_shifter2_reg33 <= main_afe5808a0_shifter2_reg32;
	main_afe5808a0_shifter2_reg34 <= main_afe5808a0_shifter2_reg33;
	main_afe5808a0_shifter2_reg35 <= main_afe5808a0_shifter2_reg34;
	main_afe5808a0_shifter2_reg36 <= main_afe5808a0_shifter2_reg35;
	main_afe5808a0_shifter2_reg37 <= main_afe5808a0_shifter2_reg36;
	main_afe5808a0_shifter2_reg38 <= main_afe5808a0_shifter2_reg37;
	main_afe5808a0_shifter2_reg39 <= main_afe5808a0_shifter2_reg38;
	main_afe5808a0_shifter2_reg40 <= main_afe5808a0_shifter2_reg39;
	main_afe5808a0_shifter2_reg41 <= main_afe5808a0_shifter2_reg40;
	main_afe5808a0_shifter2_reg42 <= main_afe5808a0_shifter2_reg41;
	main_afe5808a0_shifter2_reg43 <= main_afe5808a0_shifter2_reg42;
	main_afe5808a0_shifter2_reg44 <= main_afe5808a0_shifter2_reg43;
	main_afe5808a0_shifter2_reg45 <= main_afe5808a0_shifter2_reg44;
	main_afe5808a0_shifter2_reg46 <= main_afe5808a0_shifter2_reg45;
	main_afe5808a0_shifter2_reg47 <= main_afe5808a0_shifter2_reg46;
	main_afe5808a0_shifter2_reg48 <= main_afe5808a0_shifter2_reg47;
	main_afe5808a0_shifter2_reg49 <= main_afe5808a0_shifter2_reg48;
	main_afe5808a0_shifter2_reg50 <= main_afe5808a0_shifter2_reg49;
	main_afe5808a0_shifter2_reg51 <= main_afe5808a0_shifter2_reg50;
	main_afe5808a0_shifter2_reg52 <= main_afe5808a0_shifter2_reg51;
	main_afe5808a0_shifter2_reg53 <= main_afe5808a0_shifter2_reg52;
	main_afe5808a0_shifter2_reg54 <= main_afe5808a0_shifter2_reg53;
	main_afe5808a0_shifter2_reg55 <= main_afe5808a0_shifter2_reg54;
	main_afe5808a0_shifter2_reg56 <= main_afe5808a0_shifter2_reg55;
	main_afe5808a0_shifter2_reg57 <= main_afe5808a0_shifter2_reg56;
	main_afe5808a0_shifter2_reg58 <= main_afe5808a0_shifter2_reg57;
	main_afe5808a0_shifter2_reg59 <= main_afe5808a0_shifter2_reg58;
	main_afe5808a0_shifter2_reg60 <= main_afe5808a0_shifter2_reg59;
	main_afe5808a0_shifter2_reg61 <= main_afe5808a0_shifter2_reg60;
	main_afe5808a0_shifter2_reg62 <= main_afe5808a0_shifter2_reg61;
	main_afe5808a0_shifter2_reg63 <= main_afe5808a0_shifter2_reg62;
	main_afe5808a0_shifter2_difference <= (main_afe5808a0_shifter2_reg7 - main_afe5808a0_shifter2_reg0);
	if ((main_afe5808a0_shifter2_difference >= 6'd40)) begin
		main_afe5808a0_shifter2_condition <= ((~main_afe5808a0_shifter2_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter2_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter2_counter)
		1'd0: begin
			main_afe5808a0_shifter2_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter2_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter2_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter2_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter2_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter2_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter2_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter2_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter2_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter2_do <= main_afe5808a0_shifter2_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer2_state <= builder_afe5808a0_clockdomainsrenamer2_next_state;
	if (main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value_ce0) begin
		main_afe5808a0_shifter2_trigger <= main_afe5808a0_shifter2_trigger_clockdomainsrenamer2_next_value0;
	end
	if (main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value_ce1) begin
		main_afe5808a0_shifter2_counter <= main_afe5808a0_shifter2_counter_clockdomainsrenamer2_next_value1;
	end
	main_afe5808a0_shifter3_reg0 <= main_afe5808a0_shifter3_data;
	main_afe5808a0_shifter3_reg1 <= main_afe5808a0_shifter3_reg0;
	main_afe5808a0_shifter3_reg2 <= main_afe5808a0_shifter3_reg1;
	main_afe5808a0_shifter3_reg3 <= main_afe5808a0_shifter3_reg2;
	main_afe5808a0_shifter3_reg4 <= main_afe5808a0_shifter3_reg3;
	main_afe5808a0_shifter3_reg5 <= main_afe5808a0_shifter3_reg4;
	main_afe5808a0_shifter3_reg6 <= main_afe5808a0_shifter3_reg5;
	main_afe5808a0_shifter3_reg7 <= main_afe5808a0_shifter3_reg6;
	main_afe5808a0_shifter3_reg8 <= main_afe5808a0_shifter3_reg7;
	main_afe5808a0_shifter3_reg9 <= main_afe5808a0_shifter3_reg8;
	main_afe5808a0_shifter3_reg10 <= main_afe5808a0_shifter3_reg9;
	main_afe5808a0_shifter3_reg11 <= main_afe5808a0_shifter3_reg10;
	main_afe5808a0_shifter3_reg12 <= main_afe5808a0_shifter3_reg11;
	main_afe5808a0_shifter3_reg13 <= main_afe5808a0_shifter3_reg12;
	main_afe5808a0_shifter3_reg14 <= main_afe5808a0_shifter3_reg13;
	main_afe5808a0_shifter3_reg15 <= main_afe5808a0_shifter3_reg14;
	main_afe5808a0_shifter3_reg16 <= main_afe5808a0_shifter3_reg15;
	main_afe5808a0_shifter3_reg17 <= main_afe5808a0_shifter3_reg16;
	main_afe5808a0_shifter3_reg18 <= main_afe5808a0_shifter3_reg17;
	main_afe5808a0_shifter3_reg19 <= main_afe5808a0_shifter3_reg18;
	main_afe5808a0_shifter3_reg20 <= main_afe5808a0_shifter3_reg19;
	main_afe5808a0_shifter3_reg21 <= main_afe5808a0_shifter3_reg20;
	main_afe5808a0_shifter3_reg22 <= main_afe5808a0_shifter3_reg21;
	main_afe5808a0_shifter3_reg23 <= main_afe5808a0_shifter3_reg22;
	main_afe5808a0_shifter3_reg24 <= main_afe5808a0_shifter3_reg23;
	main_afe5808a0_shifter3_reg25 <= main_afe5808a0_shifter3_reg24;
	main_afe5808a0_shifter3_reg26 <= main_afe5808a0_shifter3_reg25;
	main_afe5808a0_shifter3_reg27 <= main_afe5808a0_shifter3_reg26;
	main_afe5808a0_shifter3_reg28 <= main_afe5808a0_shifter3_reg27;
	main_afe5808a0_shifter3_reg29 <= main_afe5808a0_shifter3_reg28;
	main_afe5808a0_shifter3_reg30 <= main_afe5808a0_shifter3_reg29;
	main_afe5808a0_shifter3_reg31 <= main_afe5808a0_shifter3_reg30;
	main_afe5808a0_shifter3_reg32 <= main_afe5808a0_shifter3_reg31;
	main_afe5808a0_shifter3_reg33 <= main_afe5808a0_shifter3_reg32;
	main_afe5808a0_shifter3_reg34 <= main_afe5808a0_shifter3_reg33;
	main_afe5808a0_shifter3_reg35 <= main_afe5808a0_shifter3_reg34;
	main_afe5808a0_shifter3_reg36 <= main_afe5808a0_shifter3_reg35;
	main_afe5808a0_shifter3_reg37 <= main_afe5808a0_shifter3_reg36;
	main_afe5808a0_shifter3_reg38 <= main_afe5808a0_shifter3_reg37;
	main_afe5808a0_shifter3_reg39 <= main_afe5808a0_shifter3_reg38;
	main_afe5808a0_shifter3_reg40 <= main_afe5808a0_shifter3_reg39;
	main_afe5808a0_shifter3_reg41 <= main_afe5808a0_shifter3_reg40;
	main_afe5808a0_shifter3_reg42 <= main_afe5808a0_shifter3_reg41;
	main_afe5808a0_shifter3_reg43 <= main_afe5808a0_shifter3_reg42;
	main_afe5808a0_shifter3_reg44 <= main_afe5808a0_shifter3_reg43;
	main_afe5808a0_shifter3_reg45 <= main_afe5808a0_shifter3_reg44;
	main_afe5808a0_shifter3_reg46 <= main_afe5808a0_shifter3_reg45;
	main_afe5808a0_shifter3_reg47 <= main_afe5808a0_shifter3_reg46;
	main_afe5808a0_shifter3_reg48 <= main_afe5808a0_shifter3_reg47;
	main_afe5808a0_shifter3_reg49 <= main_afe5808a0_shifter3_reg48;
	main_afe5808a0_shifter3_reg50 <= main_afe5808a0_shifter3_reg49;
	main_afe5808a0_shifter3_reg51 <= main_afe5808a0_shifter3_reg50;
	main_afe5808a0_shifter3_reg52 <= main_afe5808a0_shifter3_reg51;
	main_afe5808a0_shifter3_reg53 <= main_afe5808a0_shifter3_reg52;
	main_afe5808a0_shifter3_reg54 <= main_afe5808a0_shifter3_reg53;
	main_afe5808a0_shifter3_reg55 <= main_afe5808a0_shifter3_reg54;
	main_afe5808a0_shifter3_reg56 <= main_afe5808a0_shifter3_reg55;
	main_afe5808a0_shifter3_reg57 <= main_afe5808a0_shifter3_reg56;
	main_afe5808a0_shifter3_reg58 <= main_afe5808a0_shifter3_reg57;
	main_afe5808a0_shifter3_reg59 <= main_afe5808a0_shifter3_reg58;
	main_afe5808a0_shifter3_reg60 <= main_afe5808a0_shifter3_reg59;
	main_afe5808a0_shifter3_reg61 <= main_afe5808a0_shifter3_reg60;
	main_afe5808a0_shifter3_reg62 <= main_afe5808a0_shifter3_reg61;
	main_afe5808a0_shifter3_reg63 <= main_afe5808a0_shifter3_reg62;
	main_afe5808a0_shifter3_difference <= (main_afe5808a0_shifter3_reg7 - main_afe5808a0_shifter3_reg0);
	if ((main_afe5808a0_shifter3_difference >= 6'd40)) begin
		main_afe5808a0_shifter3_condition <= ((~main_afe5808a0_shifter3_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter3_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter3_counter)
		1'd0: begin
			main_afe5808a0_shifter3_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter3_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter3_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter3_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter3_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter3_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter3_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter3_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter3_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter3_do <= main_afe5808a0_shifter3_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer3_state <= builder_afe5808a0_clockdomainsrenamer3_next_state;
	if (main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value_ce0) begin
		main_afe5808a0_shifter3_trigger <= main_afe5808a0_shifter3_trigger_clockdomainsrenamer3_next_value0;
	end
	if (main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value_ce1) begin
		main_afe5808a0_shifter3_counter <= main_afe5808a0_shifter3_counter_clockdomainsrenamer3_next_value1;
	end
	main_afe5808a0_shifter4_reg0 <= main_afe5808a0_shifter4_data;
	main_afe5808a0_shifter4_reg1 <= main_afe5808a0_shifter4_reg0;
	main_afe5808a0_shifter4_reg2 <= main_afe5808a0_shifter4_reg1;
	main_afe5808a0_shifter4_reg3 <= main_afe5808a0_shifter4_reg2;
	main_afe5808a0_shifter4_reg4 <= main_afe5808a0_shifter4_reg3;
	main_afe5808a0_shifter4_reg5 <= main_afe5808a0_shifter4_reg4;
	main_afe5808a0_shifter4_reg6 <= main_afe5808a0_shifter4_reg5;
	main_afe5808a0_shifter4_reg7 <= main_afe5808a0_shifter4_reg6;
	main_afe5808a0_shifter4_reg8 <= main_afe5808a0_shifter4_reg7;
	main_afe5808a0_shifter4_reg9 <= main_afe5808a0_shifter4_reg8;
	main_afe5808a0_shifter4_reg10 <= main_afe5808a0_shifter4_reg9;
	main_afe5808a0_shifter4_reg11 <= main_afe5808a0_shifter4_reg10;
	main_afe5808a0_shifter4_reg12 <= main_afe5808a0_shifter4_reg11;
	main_afe5808a0_shifter4_reg13 <= main_afe5808a0_shifter4_reg12;
	main_afe5808a0_shifter4_reg14 <= main_afe5808a0_shifter4_reg13;
	main_afe5808a0_shifter4_reg15 <= main_afe5808a0_shifter4_reg14;
	main_afe5808a0_shifter4_reg16 <= main_afe5808a0_shifter4_reg15;
	main_afe5808a0_shifter4_reg17 <= main_afe5808a0_shifter4_reg16;
	main_afe5808a0_shifter4_reg18 <= main_afe5808a0_shifter4_reg17;
	main_afe5808a0_shifter4_reg19 <= main_afe5808a0_shifter4_reg18;
	main_afe5808a0_shifter4_reg20 <= main_afe5808a0_shifter4_reg19;
	main_afe5808a0_shifter4_reg21 <= main_afe5808a0_shifter4_reg20;
	main_afe5808a0_shifter4_reg22 <= main_afe5808a0_shifter4_reg21;
	main_afe5808a0_shifter4_reg23 <= main_afe5808a0_shifter4_reg22;
	main_afe5808a0_shifter4_reg24 <= main_afe5808a0_shifter4_reg23;
	main_afe5808a0_shifter4_reg25 <= main_afe5808a0_shifter4_reg24;
	main_afe5808a0_shifter4_reg26 <= main_afe5808a0_shifter4_reg25;
	main_afe5808a0_shifter4_reg27 <= main_afe5808a0_shifter4_reg26;
	main_afe5808a0_shifter4_reg28 <= main_afe5808a0_shifter4_reg27;
	main_afe5808a0_shifter4_reg29 <= main_afe5808a0_shifter4_reg28;
	main_afe5808a0_shifter4_reg30 <= main_afe5808a0_shifter4_reg29;
	main_afe5808a0_shifter4_reg31 <= main_afe5808a0_shifter4_reg30;
	main_afe5808a0_shifter4_reg32 <= main_afe5808a0_shifter4_reg31;
	main_afe5808a0_shifter4_reg33 <= main_afe5808a0_shifter4_reg32;
	main_afe5808a0_shifter4_reg34 <= main_afe5808a0_shifter4_reg33;
	main_afe5808a0_shifter4_reg35 <= main_afe5808a0_shifter4_reg34;
	main_afe5808a0_shifter4_reg36 <= main_afe5808a0_shifter4_reg35;
	main_afe5808a0_shifter4_reg37 <= main_afe5808a0_shifter4_reg36;
	main_afe5808a0_shifter4_reg38 <= main_afe5808a0_shifter4_reg37;
	main_afe5808a0_shifter4_reg39 <= main_afe5808a0_shifter4_reg38;
	main_afe5808a0_shifter4_reg40 <= main_afe5808a0_shifter4_reg39;
	main_afe5808a0_shifter4_reg41 <= main_afe5808a0_shifter4_reg40;
	main_afe5808a0_shifter4_reg42 <= main_afe5808a0_shifter4_reg41;
	main_afe5808a0_shifter4_reg43 <= main_afe5808a0_shifter4_reg42;
	main_afe5808a0_shifter4_reg44 <= main_afe5808a0_shifter4_reg43;
	main_afe5808a0_shifter4_reg45 <= main_afe5808a0_shifter4_reg44;
	main_afe5808a0_shifter4_reg46 <= main_afe5808a0_shifter4_reg45;
	main_afe5808a0_shifter4_reg47 <= main_afe5808a0_shifter4_reg46;
	main_afe5808a0_shifter4_reg48 <= main_afe5808a0_shifter4_reg47;
	main_afe5808a0_shifter4_reg49 <= main_afe5808a0_shifter4_reg48;
	main_afe5808a0_shifter4_reg50 <= main_afe5808a0_shifter4_reg49;
	main_afe5808a0_shifter4_reg51 <= main_afe5808a0_shifter4_reg50;
	main_afe5808a0_shifter4_reg52 <= main_afe5808a0_shifter4_reg51;
	main_afe5808a0_shifter4_reg53 <= main_afe5808a0_shifter4_reg52;
	main_afe5808a0_shifter4_reg54 <= main_afe5808a0_shifter4_reg53;
	main_afe5808a0_shifter4_reg55 <= main_afe5808a0_shifter4_reg54;
	main_afe5808a0_shifter4_reg56 <= main_afe5808a0_shifter4_reg55;
	main_afe5808a0_shifter4_reg57 <= main_afe5808a0_shifter4_reg56;
	main_afe5808a0_shifter4_reg58 <= main_afe5808a0_shifter4_reg57;
	main_afe5808a0_shifter4_reg59 <= main_afe5808a0_shifter4_reg58;
	main_afe5808a0_shifter4_reg60 <= main_afe5808a0_shifter4_reg59;
	main_afe5808a0_shifter4_reg61 <= main_afe5808a0_shifter4_reg60;
	main_afe5808a0_shifter4_reg62 <= main_afe5808a0_shifter4_reg61;
	main_afe5808a0_shifter4_reg63 <= main_afe5808a0_shifter4_reg62;
	main_afe5808a0_shifter4_difference <= (main_afe5808a0_shifter4_reg7 - main_afe5808a0_shifter4_reg0);
	if ((main_afe5808a0_shifter4_difference >= 6'd40)) begin
		main_afe5808a0_shifter4_condition <= ((~main_afe5808a0_shifter4_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter4_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter4_counter)
		1'd0: begin
			main_afe5808a0_shifter4_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter4_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter4_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter4_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter4_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter4_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter4_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter4_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter4_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter4_do <= main_afe5808a0_shifter4_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer4_state <= builder_afe5808a0_clockdomainsrenamer4_next_state;
	if (main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value_ce0) begin
		main_afe5808a0_shifter4_trigger <= main_afe5808a0_shifter4_trigger_clockdomainsrenamer4_next_value0;
	end
	if (main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value_ce1) begin
		main_afe5808a0_shifter4_counter <= main_afe5808a0_shifter4_counter_clockdomainsrenamer4_next_value1;
	end
	main_afe5808a0_shifter5_reg0 <= main_afe5808a0_shifter5_data;
	main_afe5808a0_shifter5_reg1 <= main_afe5808a0_shifter5_reg0;
	main_afe5808a0_shifter5_reg2 <= main_afe5808a0_shifter5_reg1;
	main_afe5808a0_shifter5_reg3 <= main_afe5808a0_shifter5_reg2;
	main_afe5808a0_shifter5_reg4 <= main_afe5808a0_shifter5_reg3;
	main_afe5808a0_shifter5_reg5 <= main_afe5808a0_shifter5_reg4;
	main_afe5808a0_shifter5_reg6 <= main_afe5808a0_shifter5_reg5;
	main_afe5808a0_shifter5_reg7 <= main_afe5808a0_shifter5_reg6;
	main_afe5808a0_shifter5_reg8 <= main_afe5808a0_shifter5_reg7;
	main_afe5808a0_shifter5_reg9 <= main_afe5808a0_shifter5_reg8;
	main_afe5808a0_shifter5_reg10 <= main_afe5808a0_shifter5_reg9;
	main_afe5808a0_shifter5_reg11 <= main_afe5808a0_shifter5_reg10;
	main_afe5808a0_shifter5_reg12 <= main_afe5808a0_shifter5_reg11;
	main_afe5808a0_shifter5_reg13 <= main_afe5808a0_shifter5_reg12;
	main_afe5808a0_shifter5_reg14 <= main_afe5808a0_shifter5_reg13;
	main_afe5808a0_shifter5_reg15 <= main_afe5808a0_shifter5_reg14;
	main_afe5808a0_shifter5_reg16 <= main_afe5808a0_shifter5_reg15;
	main_afe5808a0_shifter5_reg17 <= main_afe5808a0_shifter5_reg16;
	main_afe5808a0_shifter5_reg18 <= main_afe5808a0_shifter5_reg17;
	main_afe5808a0_shifter5_reg19 <= main_afe5808a0_shifter5_reg18;
	main_afe5808a0_shifter5_reg20 <= main_afe5808a0_shifter5_reg19;
	main_afe5808a0_shifter5_reg21 <= main_afe5808a0_shifter5_reg20;
	main_afe5808a0_shifter5_reg22 <= main_afe5808a0_shifter5_reg21;
	main_afe5808a0_shifter5_reg23 <= main_afe5808a0_shifter5_reg22;
	main_afe5808a0_shifter5_reg24 <= main_afe5808a0_shifter5_reg23;
	main_afe5808a0_shifter5_reg25 <= main_afe5808a0_shifter5_reg24;
	main_afe5808a0_shifter5_reg26 <= main_afe5808a0_shifter5_reg25;
	main_afe5808a0_shifter5_reg27 <= main_afe5808a0_shifter5_reg26;
	main_afe5808a0_shifter5_reg28 <= main_afe5808a0_shifter5_reg27;
	main_afe5808a0_shifter5_reg29 <= main_afe5808a0_shifter5_reg28;
	main_afe5808a0_shifter5_reg30 <= main_afe5808a0_shifter5_reg29;
	main_afe5808a0_shifter5_reg31 <= main_afe5808a0_shifter5_reg30;
	main_afe5808a0_shifter5_reg32 <= main_afe5808a0_shifter5_reg31;
	main_afe5808a0_shifter5_reg33 <= main_afe5808a0_shifter5_reg32;
	main_afe5808a0_shifter5_reg34 <= main_afe5808a0_shifter5_reg33;
	main_afe5808a0_shifter5_reg35 <= main_afe5808a0_shifter5_reg34;
	main_afe5808a0_shifter5_reg36 <= main_afe5808a0_shifter5_reg35;
	main_afe5808a0_shifter5_reg37 <= main_afe5808a0_shifter5_reg36;
	main_afe5808a0_shifter5_reg38 <= main_afe5808a0_shifter5_reg37;
	main_afe5808a0_shifter5_reg39 <= main_afe5808a0_shifter5_reg38;
	main_afe5808a0_shifter5_reg40 <= main_afe5808a0_shifter5_reg39;
	main_afe5808a0_shifter5_reg41 <= main_afe5808a0_shifter5_reg40;
	main_afe5808a0_shifter5_reg42 <= main_afe5808a0_shifter5_reg41;
	main_afe5808a0_shifter5_reg43 <= main_afe5808a0_shifter5_reg42;
	main_afe5808a0_shifter5_reg44 <= main_afe5808a0_shifter5_reg43;
	main_afe5808a0_shifter5_reg45 <= main_afe5808a0_shifter5_reg44;
	main_afe5808a0_shifter5_reg46 <= main_afe5808a0_shifter5_reg45;
	main_afe5808a0_shifter5_reg47 <= main_afe5808a0_shifter5_reg46;
	main_afe5808a0_shifter5_reg48 <= main_afe5808a0_shifter5_reg47;
	main_afe5808a0_shifter5_reg49 <= main_afe5808a0_shifter5_reg48;
	main_afe5808a0_shifter5_reg50 <= main_afe5808a0_shifter5_reg49;
	main_afe5808a0_shifter5_reg51 <= main_afe5808a0_shifter5_reg50;
	main_afe5808a0_shifter5_reg52 <= main_afe5808a0_shifter5_reg51;
	main_afe5808a0_shifter5_reg53 <= main_afe5808a0_shifter5_reg52;
	main_afe5808a0_shifter5_reg54 <= main_afe5808a0_shifter5_reg53;
	main_afe5808a0_shifter5_reg55 <= main_afe5808a0_shifter5_reg54;
	main_afe5808a0_shifter5_reg56 <= main_afe5808a0_shifter5_reg55;
	main_afe5808a0_shifter5_reg57 <= main_afe5808a0_shifter5_reg56;
	main_afe5808a0_shifter5_reg58 <= main_afe5808a0_shifter5_reg57;
	main_afe5808a0_shifter5_reg59 <= main_afe5808a0_shifter5_reg58;
	main_afe5808a0_shifter5_reg60 <= main_afe5808a0_shifter5_reg59;
	main_afe5808a0_shifter5_reg61 <= main_afe5808a0_shifter5_reg60;
	main_afe5808a0_shifter5_reg62 <= main_afe5808a0_shifter5_reg61;
	main_afe5808a0_shifter5_reg63 <= main_afe5808a0_shifter5_reg62;
	main_afe5808a0_shifter5_difference <= (main_afe5808a0_shifter5_reg7 - main_afe5808a0_shifter5_reg0);
	if ((main_afe5808a0_shifter5_difference >= 6'd40)) begin
		main_afe5808a0_shifter5_condition <= ((~main_afe5808a0_shifter5_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter5_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter5_counter)
		1'd0: begin
			main_afe5808a0_shifter5_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter5_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter5_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter5_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter5_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter5_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter5_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter5_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter5_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter5_do <= main_afe5808a0_shifter5_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer5_state <= builder_afe5808a0_clockdomainsrenamer5_next_state;
	if (main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value_ce0) begin
		main_afe5808a0_shifter5_trigger <= main_afe5808a0_shifter5_trigger_clockdomainsrenamer5_next_value0;
	end
	if (main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value_ce1) begin
		main_afe5808a0_shifter5_counter <= main_afe5808a0_shifter5_counter_clockdomainsrenamer5_next_value1;
	end
	main_afe5808a0_shifter6_reg0 <= main_afe5808a0_shifter6_data;
	main_afe5808a0_shifter6_reg1 <= main_afe5808a0_shifter6_reg0;
	main_afe5808a0_shifter6_reg2 <= main_afe5808a0_shifter6_reg1;
	main_afe5808a0_shifter6_reg3 <= main_afe5808a0_shifter6_reg2;
	main_afe5808a0_shifter6_reg4 <= main_afe5808a0_shifter6_reg3;
	main_afe5808a0_shifter6_reg5 <= main_afe5808a0_shifter6_reg4;
	main_afe5808a0_shifter6_reg6 <= main_afe5808a0_shifter6_reg5;
	main_afe5808a0_shifter6_reg7 <= main_afe5808a0_shifter6_reg6;
	main_afe5808a0_shifter6_reg8 <= main_afe5808a0_shifter6_reg7;
	main_afe5808a0_shifter6_reg9 <= main_afe5808a0_shifter6_reg8;
	main_afe5808a0_shifter6_reg10 <= main_afe5808a0_shifter6_reg9;
	main_afe5808a0_shifter6_reg11 <= main_afe5808a0_shifter6_reg10;
	main_afe5808a0_shifter6_reg12 <= main_afe5808a0_shifter6_reg11;
	main_afe5808a0_shifter6_reg13 <= main_afe5808a0_shifter6_reg12;
	main_afe5808a0_shifter6_reg14 <= main_afe5808a0_shifter6_reg13;
	main_afe5808a0_shifter6_reg15 <= main_afe5808a0_shifter6_reg14;
	main_afe5808a0_shifter6_reg16 <= main_afe5808a0_shifter6_reg15;
	main_afe5808a0_shifter6_reg17 <= main_afe5808a0_shifter6_reg16;
	main_afe5808a0_shifter6_reg18 <= main_afe5808a0_shifter6_reg17;
	main_afe5808a0_shifter6_reg19 <= main_afe5808a0_shifter6_reg18;
	main_afe5808a0_shifter6_reg20 <= main_afe5808a0_shifter6_reg19;
	main_afe5808a0_shifter6_reg21 <= main_afe5808a0_shifter6_reg20;
	main_afe5808a0_shifter6_reg22 <= main_afe5808a0_shifter6_reg21;
	main_afe5808a0_shifter6_reg23 <= main_afe5808a0_shifter6_reg22;
	main_afe5808a0_shifter6_reg24 <= main_afe5808a0_shifter6_reg23;
	main_afe5808a0_shifter6_reg25 <= main_afe5808a0_shifter6_reg24;
	main_afe5808a0_shifter6_reg26 <= main_afe5808a0_shifter6_reg25;
	main_afe5808a0_shifter6_reg27 <= main_afe5808a0_shifter6_reg26;
	main_afe5808a0_shifter6_reg28 <= main_afe5808a0_shifter6_reg27;
	main_afe5808a0_shifter6_reg29 <= main_afe5808a0_shifter6_reg28;
	main_afe5808a0_shifter6_reg30 <= main_afe5808a0_shifter6_reg29;
	main_afe5808a0_shifter6_reg31 <= main_afe5808a0_shifter6_reg30;
	main_afe5808a0_shifter6_reg32 <= main_afe5808a0_shifter6_reg31;
	main_afe5808a0_shifter6_reg33 <= main_afe5808a0_shifter6_reg32;
	main_afe5808a0_shifter6_reg34 <= main_afe5808a0_shifter6_reg33;
	main_afe5808a0_shifter6_reg35 <= main_afe5808a0_shifter6_reg34;
	main_afe5808a0_shifter6_reg36 <= main_afe5808a0_shifter6_reg35;
	main_afe5808a0_shifter6_reg37 <= main_afe5808a0_shifter6_reg36;
	main_afe5808a0_shifter6_reg38 <= main_afe5808a0_shifter6_reg37;
	main_afe5808a0_shifter6_reg39 <= main_afe5808a0_shifter6_reg38;
	main_afe5808a0_shifter6_reg40 <= main_afe5808a0_shifter6_reg39;
	main_afe5808a0_shifter6_reg41 <= main_afe5808a0_shifter6_reg40;
	main_afe5808a0_shifter6_reg42 <= main_afe5808a0_shifter6_reg41;
	main_afe5808a0_shifter6_reg43 <= main_afe5808a0_shifter6_reg42;
	main_afe5808a0_shifter6_reg44 <= main_afe5808a0_shifter6_reg43;
	main_afe5808a0_shifter6_reg45 <= main_afe5808a0_shifter6_reg44;
	main_afe5808a0_shifter6_reg46 <= main_afe5808a0_shifter6_reg45;
	main_afe5808a0_shifter6_reg47 <= main_afe5808a0_shifter6_reg46;
	main_afe5808a0_shifter6_reg48 <= main_afe5808a0_shifter6_reg47;
	main_afe5808a0_shifter6_reg49 <= main_afe5808a0_shifter6_reg48;
	main_afe5808a0_shifter6_reg50 <= main_afe5808a0_shifter6_reg49;
	main_afe5808a0_shifter6_reg51 <= main_afe5808a0_shifter6_reg50;
	main_afe5808a0_shifter6_reg52 <= main_afe5808a0_shifter6_reg51;
	main_afe5808a0_shifter6_reg53 <= main_afe5808a0_shifter6_reg52;
	main_afe5808a0_shifter6_reg54 <= main_afe5808a0_shifter6_reg53;
	main_afe5808a0_shifter6_reg55 <= main_afe5808a0_shifter6_reg54;
	main_afe5808a0_shifter6_reg56 <= main_afe5808a0_shifter6_reg55;
	main_afe5808a0_shifter6_reg57 <= main_afe5808a0_shifter6_reg56;
	main_afe5808a0_shifter6_reg58 <= main_afe5808a0_shifter6_reg57;
	main_afe5808a0_shifter6_reg59 <= main_afe5808a0_shifter6_reg58;
	main_afe5808a0_shifter6_reg60 <= main_afe5808a0_shifter6_reg59;
	main_afe5808a0_shifter6_reg61 <= main_afe5808a0_shifter6_reg60;
	main_afe5808a0_shifter6_reg62 <= main_afe5808a0_shifter6_reg61;
	main_afe5808a0_shifter6_reg63 <= main_afe5808a0_shifter6_reg62;
	main_afe5808a0_shifter6_difference <= (main_afe5808a0_shifter6_reg7 - main_afe5808a0_shifter6_reg0);
	if ((main_afe5808a0_shifter6_difference >= 6'd40)) begin
		main_afe5808a0_shifter6_condition <= ((~main_afe5808a0_shifter6_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter6_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter6_counter)
		1'd0: begin
			main_afe5808a0_shifter6_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter6_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter6_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter6_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter6_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter6_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter6_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter6_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter6_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter6_do <= main_afe5808a0_shifter6_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer6_state <= builder_afe5808a0_clockdomainsrenamer6_next_state;
	if (main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value_ce0) begin
		main_afe5808a0_shifter6_trigger <= main_afe5808a0_shifter6_trigger_clockdomainsrenamer6_next_value0;
	end
	if (main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value_ce1) begin
		main_afe5808a0_shifter6_counter <= main_afe5808a0_shifter6_counter_clockdomainsrenamer6_next_value1;
	end
	main_afe5808a0_shifter7_reg0 <= main_afe5808a0_shifter7_data;
	main_afe5808a0_shifter7_reg1 <= main_afe5808a0_shifter7_reg0;
	main_afe5808a0_shifter7_reg2 <= main_afe5808a0_shifter7_reg1;
	main_afe5808a0_shifter7_reg3 <= main_afe5808a0_shifter7_reg2;
	main_afe5808a0_shifter7_reg4 <= main_afe5808a0_shifter7_reg3;
	main_afe5808a0_shifter7_reg5 <= main_afe5808a0_shifter7_reg4;
	main_afe5808a0_shifter7_reg6 <= main_afe5808a0_shifter7_reg5;
	main_afe5808a0_shifter7_reg7 <= main_afe5808a0_shifter7_reg6;
	main_afe5808a0_shifter7_reg8 <= main_afe5808a0_shifter7_reg7;
	main_afe5808a0_shifter7_reg9 <= main_afe5808a0_shifter7_reg8;
	main_afe5808a0_shifter7_reg10 <= main_afe5808a0_shifter7_reg9;
	main_afe5808a0_shifter7_reg11 <= main_afe5808a0_shifter7_reg10;
	main_afe5808a0_shifter7_reg12 <= main_afe5808a0_shifter7_reg11;
	main_afe5808a0_shifter7_reg13 <= main_afe5808a0_shifter7_reg12;
	main_afe5808a0_shifter7_reg14 <= main_afe5808a0_shifter7_reg13;
	main_afe5808a0_shifter7_reg15 <= main_afe5808a0_shifter7_reg14;
	main_afe5808a0_shifter7_reg16 <= main_afe5808a0_shifter7_reg15;
	main_afe5808a0_shifter7_reg17 <= main_afe5808a0_shifter7_reg16;
	main_afe5808a0_shifter7_reg18 <= main_afe5808a0_shifter7_reg17;
	main_afe5808a0_shifter7_reg19 <= main_afe5808a0_shifter7_reg18;
	main_afe5808a0_shifter7_reg20 <= main_afe5808a0_shifter7_reg19;
	main_afe5808a0_shifter7_reg21 <= main_afe5808a0_shifter7_reg20;
	main_afe5808a0_shifter7_reg22 <= main_afe5808a0_shifter7_reg21;
	main_afe5808a0_shifter7_reg23 <= main_afe5808a0_shifter7_reg22;
	main_afe5808a0_shifter7_reg24 <= main_afe5808a0_shifter7_reg23;
	main_afe5808a0_shifter7_reg25 <= main_afe5808a0_shifter7_reg24;
	main_afe5808a0_shifter7_reg26 <= main_afe5808a0_shifter7_reg25;
	main_afe5808a0_shifter7_reg27 <= main_afe5808a0_shifter7_reg26;
	main_afe5808a0_shifter7_reg28 <= main_afe5808a0_shifter7_reg27;
	main_afe5808a0_shifter7_reg29 <= main_afe5808a0_shifter7_reg28;
	main_afe5808a0_shifter7_reg30 <= main_afe5808a0_shifter7_reg29;
	main_afe5808a0_shifter7_reg31 <= main_afe5808a0_shifter7_reg30;
	main_afe5808a0_shifter7_reg32 <= main_afe5808a0_shifter7_reg31;
	main_afe5808a0_shifter7_reg33 <= main_afe5808a0_shifter7_reg32;
	main_afe5808a0_shifter7_reg34 <= main_afe5808a0_shifter7_reg33;
	main_afe5808a0_shifter7_reg35 <= main_afe5808a0_shifter7_reg34;
	main_afe5808a0_shifter7_reg36 <= main_afe5808a0_shifter7_reg35;
	main_afe5808a0_shifter7_reg37 <= main_afe5808a0_shifter7_reg36;
	main_afe5808a0_shifter7_reg38 <= main_afe5808a0_shifter7_reg37;
	main_afe5808a0_shifter7_reg39 <= main_afe5808a0_shifter7_reg38;
	main_afe5808a0_shifter7_reg40 <= main_afe5808a0_shifter7_reg39;
	main_afe5808a0_shifter7_reg41 <= main_afe5808a0_shifter7_reg40;
	main_afe5808a0_shifter7_reg42 <= main_afe5808a0_shifter7_reg41;
	main_afe5808a0_shifter7_reg43 <= main_afe5808a0_shifter7_reg42;
	main_afe5808a0_shifter7_reg44 <= main_afe5808a0_shifter7_reg43;
	main_afe5808a0_shifter7_reg45 <= main_afe5808a0_shifter7_reg44;
	main_afe5808a0_shifter7_reg46 <= main_afe5808a0_shifter7_reg45;
	main_afe5808a0_shifter7_reg47 <= main_afe5808a0_shifter7_reg46;
	main_afe5808a0_shifter7_reg48 <= main_afe5808a0_shifter7_reg47;
	main_afe5808a0_shifter7_reg49 <= main_afe5808a0_shifter7_reg48;
	main_afe5808a0_shifter7_reg50 <= main_afe5808a0_shifter7_reg49;
	main_afe5808a0_shifter7_reg51 <= main_afe5808a0_shifter7_reg50;
	main_afe5808a0_shifter7_reg52 <= main_afe5808a0_shifter7_reg51;
	main_afe5808a0_shifter7_reg53 <= main_afe5808a0_shifter7_reg52;
	main_afe5808a0_shifter7_reg54 <= main_afe5808a0_shifter7_reg53;
	main_afe5808a0_shifter7_reg55 <= main_afe5808a0_shifter7_reg54;
	main_afe5808a0_shifter7_reg56 <= main_afe5808a0_shifter7_reg55;
	main_afe5808a0_shifter7_reg57 <= main_afe5808a0_shifter7_reg56;
	main_afe5808a0_shifter7_reg58 <= main_afe5808a0_shifter7_reg57;
	main_afe5808a0_shifter7_reg59 <= main_afe5808a0_shifter7_reg58;
	main_afe5808a0_shifter7_reg60 <= main_afe5808a0_shifter7_reg59;
	main_afe5808a0_shifter7_reg61 <= main_afe5808a0_shifter7_reg60;
	main_afe5808a0_shifter7_reg62 <= main_afe5808a0_shifter7_reg61;
	main_afe5808a0_shifter7_reg63 <= main_afe5808a0_shifter7_reg62;
	main_afe5808a0_shifter7_difference <= (main_afe5808a0_shifter7_reg7 - main_afe5808a0_shifter7_reg0);
	if ((main_afe5808a0_shifter7_difference >= 6'd40)) begin
		main_afe5808a0_shifter7_condition <= ((~main_afe5808a0_shifter7_difference) + 1'd1);
	end else begin
		main_afe5808a0_shifter7_condition <= 1'd0;
	end
	case (main_afe5808a0_shifter7_counter)
		1'd0: begin
			main_afe5808a0_shifter7_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a0_shifter7_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a0_shifter7_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a0_shifter7_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a0_shifter7_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a0_shifter7_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a0_shifter7_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a0_shifter7_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a0_shifter7_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a0_shifter7_do <= main_afe5808a0_shifter7_reg63;
		end
	endcase
	builder_afe5808a0_clockdomainsrenamer7_state <= builder_afe5808a0_clockdomainsrenamer7_next_state;
	if (main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value_ce0) begin
		main_afe5808a0_shifter7_trigger <= main_afe5808a0_shifter7_trigger_clockdomainsrenamer7_next_value0;
	end
	if (main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value_ce1) begin
		main_afe5808a0_shifter7_counter <= main_afe5808a0_shifter7_counter_clockdomainsrenamer7_next_value1;
	end
	if (adc0_adc_frame_rst) begin
		main_afe5808a0_bitslip <= 1'd0;
		main_afe5808a0_bitslip_lat <= 4'd0;
		main_afe5808a0_endpoint0_payload_data <= 32'd0;
		main_afe5808a0_shifter0_trigger <= 1'd0;
		main_afe5808a0_shifter0_data <= 14'd0;
		main_afe5808a0_shifter0_difference <= 14'd0;
		main_afe5808a0_shifter0_condition <= 14'd0;
		main_afe5808a0_shifter0_do <= 34'd12000;
		main_afe5808a0_shifter0_counter <= 12'd0;
		main_afe5808a0_shifter0_reg0 <= 14'd14000;
		main_afe5808a0_shifter0_reg1 <= 14'd14000;
		main_afe5808a0_shifter0_reg2 <= 14'd14000;
		main_afe5808a0_shifter0_reg3 <= 14'd14000;
		main_afe5808a0_shifter0_reg4 <= 14'd14000;
		main_afe5808a0_shifter0_reg5 <= 14'd14000;
		main_afe5808a0_shifter0_reg6 <= 14'd14000;
		main_afe5808a0_shifter0_reg7 <= 14'd14000;
		main_afe5808a0_shifter0_reg8 <= 14'd14000;
		main_afe5808a0_shifter0_reg9 <= 14'd14000;
		main_afe5808a0_shifter0_reg10 <= 14'd14000;
		main_afe5808a0_shifter0_reg11 <= 14'd14000;
		main_afe5808a0_shifter0_reg12 <= 14'd14000;
		main_afe5808a0_shifter0_reg13 <= 14'd14000;
		main_afe5808a0_shifter0_reg14 <= 14'd14000;
		main_afe5808a0_shifter0_reg15 <= 14'd14000;
		main_afe5808a0_shifter0_reg16 <= 14'd14000;
		main_afe5808a0_shifter0_reg17 <= 14'd14000;
		main_afe5808a0_shifter0_reg18 <= 14'd14000;
		main_afe5808a0_shifter0_reg19 <= 14'd14000;
		main_afe5808a0_shifter0_reg20 <= 14'd14000;
		main_afe5808a0_shifter0_reg21 <= 14'd14000;
		main_afe5808a0_shifter0_reg22 <= 14'd14000;
		main_afe5808a0_shifter0_reg23 <= 14'd14000;
		main_afe5808a0_shifter0_reg24 <= 14'd14000;
		main_afe5808a0_shifter0_reg25 <= 14'd14000;
		main_afe5808a0_shifter0_reg26 <= 14'd14000;
		main_afe5808a0_shifter0_reg27 <= 14'd14000;
		main_afe5808a0_shifter0_reg28 <= 14'd14000;
		main_afe5808a0_shifter0_reg29 <= 14'd14000;
		main_afe5808a0_shifter0_reg30 <= 14'd14000;
		main_afe5808a0_shifter0_reg31 <= 14'd14000;
		main_afe5808a0_shifter0_reg32 <= 14'd14000;
		main_afe5808a0_shifter0_reg33 <= 14'd14000;
		main_afe5808a0_shifter0_reg34 <= 14'd14000;
		main_afe5808a0_shifter0_reg35 <= 14'd14000;
		main_afe5808a0_shifter0_reg36 <= 14'd14000;
		main_afe5808a0_shifter0_reg37 <= 14'd14000;
		main_afe5808a0_shifter0_reg38 <= 14'd14000;
		main_afe5808a0_shifter0_reg39 <= 14'd14000;
		main_afe5808a0_shifter0_reg40 <= 14'd14000;
		main_afe5808a0_shifter0_reg41 <= 14'd14000;
		main_afe5808a0_shifter0_reg42 <= 14'd14000;
		main_afe5808a0_shifter0_reg43 <= 14'd14000;
		main_afe5808a0_shifter0_reg44 <= 14'd14000;
		main_afe5808a0_shifter0_reg45 <= 14'd14000;
		main_afe5808a0_shifter0_reg46 <= 14'd14000;
		main_afe5808a0_shifter0_reg47 <= 14'd14000;
		main_afe5808a0_shifter0_reg48 <= 14'd14000;
		main_afe5808a0_shifter0_reg49 <= 14'd14000;
		main_afe5808a0_shifter0_reg50 <= 14'd14000;
		main_afe5808a0_shifter0_reg51 <= 14'd14000;
		main_afe5808a0_shifter0_reg52 <= 14'd14000;
		main_afe5808a0_shifter0_reg53 <= 14'd14000;
		main_afe5808a0_shifter0_reg54 <= 14'd14000;
		main_afe5808a0_shifter0_reg55 <= 14'd14000;
		main_afe5808a0_shifter0_reg56 <= 14'd14000;
		main_afe5808a0_shifter0_reg57 <= 14'd14000;
		main_afe5808a0_shifter0_reg58 <= 14'd14000;
		main_afe5808a0_shifter0_reg59 <= 14'd14000;
		main_afe5808a0_shifter0_reg60 <= 14'd14000;
		main_afe5808a0_shifter0_reg61 <= 14'd14000;
		main_afe5808a0_shifter0_reg62 <= 14'd14000;
		main_afe5808a0_shifter0_reg63 <= 14'd14000;
		main_afe5808a0_endpoint1_payload_data <= 32'd0;
		main_afe5808a0_shifter1_trigger <= 1'd0;
		main_afe5808a0_shifter1_data <= 14'd0;
		main_afe5808a0_shifter1_difference <= 14'd0;
		main_afe5808a0_shifter1_condition <= 14'd0;
		main_afe5808a0_shifter1_do <= 34'd12000;
		main_afe5808a0_shifter1_counter <= 12'd0;
		main_afe5808a0_shifter1_reg0 <= 14'd14000;
		main_afe5808a0_shifter1_reg1 <= 14'd14000;
		main_afe5808a0_shifter1_reg2 <= 14'd14000;
		main_afe5808a0_shifter1_reg3 <= 14'd14000;
		main_afe5808a0_shifter1_reg4 <= 14'd14000;
		main_afe5808a0_shifter1_reg5 <= 14'd14000;
		main_afe5808a0_shifter1_reg6 <= 14'd14000;
		main_afe5808a0_shifter1_reg7 <= 14'd14000;
		main_afe5808a0_shifter1_reg8 <= 14'd14000;
		main_afe5808a0_shifter1_reg9 <= 14'd14000;
		main_afe5808a0_shifter1_reg10 <= 14'd14000;
		main_afe5808a0_shifter1_reg11 <= 14'd14000;
		main_afe5808a0_shifter1_reg12 <= 14'd14000;
		main_afe5808a0_shifter1_reg13 <= 14'd14000;
		main_afe5808a0_shifter1_reg14 <= 14'd14000;
		main_afe5808a0_shifter1_reg15 <= 14'd14000;
		main_afe5808a0_shifter1_reg16 <= 14'd14000;
		main_afe5808a0_shifter1_reg17 <= 14'd14000;
		main_afe5808a0_shifter1_reg18 <= 14'd14000;
		main_afe5808a0_shifter1_reg19 <= 14'd14000;
		main_afe5808a0_shifter1_reg20 <= 14'd14000;
		main_afe5808a0_shifter1_reg21 <= 14'd14000;
		main_afe5808a0_shifter1_reg22 <= 14'd14000;
		main_afe5808a0_shifter1_reg23 <= 14'd14000;
		main_afe5808a0_shifter1_reg24 <= 14'd14000;
		main_afe5808a0_shifter1_reg25 <= 14'd14000;
		main_afe5808a0_shifter1_reg26 <= 14'd14000;
		main_afe5808a0_shifter1_reg27 <= 14'd14000;
		main_afe5808a0_shifter1_reg28 <= 14'd14000;
		main_afe5808a0_shifter1_reg29 <= 14'd14000;
		main_afe5808a0_shifter1_reg30 <= 14'd14000;
		main_afe5808a0_shifter1_reg31 <= 14'd14000;
		main_afe5808a0_shifter1_reg32 <= 14'd14000;
		main_afe5808a0_shifter1_reg33 <= 14'd14000;
		main_afe5808a0_shifter1_reg34 <= 14'd14000;
		main_afe5808a0_shifter1_reg35 <= 14'd14000;
		main_afe5808a0_shifter1_reg36 <= 14'd14000;
		main_afe5808a0_shifter1_reg37 <= 14'd14000;
		main_afe5808a0_shifter1_reg38 <= 14'd14000;
		main_afe5808a0_shifter1_reg39 <= 14'd14000;
		main_afe5808a0_shifter1_reg40 <= 14'd14000;
		main_afe5808a0_shifter1_reg41 <= 14'd14000;
		main_afe5808a0_shifter1_reg42 <= 14'd14000;
		main_afe5808a0_shifter1_reg43 <= 14'd14000;
		main_afe5808a0_shifter1_reg44 <= 14'd14000;
		main_afe5808a0_shifter1_reg45 <= 14'd14000;
		main_afe5808a0_shifter1_reg46 <= 14'd14000;
		main_afe5808a0_shifter1_reg47 <= 14'd14000;
		main_afe5808a0_shifter1_reg48 <= 14'd14000;
		main_afe5808a0_shifter1_reg49 <= 14'd14000;
		main_afe5808a0_shifter1_reg50 <= 14'd14000;
		main_afe5808a0_shifter1_reg51 <= 14'd14000;
		main_afe5808a0_shifter1_reg52 <= 14'd14000;
		main_afe5808a0_shifter1_reg53 <= 14'd14000;
		main_afe5808a0_shifter1_reg54 <= 14'd14000;
		main_afe5808a0_shifter1_reg55 <= 14'd14000;
		main_afe5808a0_shifter1_reg56 <= 14'd14000;
		main_afe5808a0_shifter1_reg57 <= 14'd14000;
		main_afe5808a0_shifter1_reg58 <= 14'd14000;
		main_afe5808a0_shifter1_reg59 <= 14'd14000;
		main_afe5808a0_shifter1_reg60 <= 14'd14000;
		main_afe5808a0_shifter1_reg61 <= 14'd14000;
		main_afe5808a0_shifter1_reg62 <= 14'd14000;
		main_afe5808a0_shifter1_reg63 <= 14'd14000;
		main_afe5808a0_endpoint2_payload_data <= 32'd0;
		main_afe5808a0_shifter2_trigger <= 1'd0;
		main_afe5808a0_shifter2_data <= 14'd0;
		main_afe5808a0_shifter2_difference <= 14'd0;
		main_afe5808a0_shifter2_condition <= 14'd0;
		main_afe5808a0_shifter2_do <= 34'd12000;
		main_afe5808a0_shifter2_counter <= 12'd0;
		main_afe5808a0_shifter2_reg0 <= 14'd14000;
		main_afe5808a0_shifter2_reg1 <= 14'd14000;
		main_afe5808a0_shifter2_reg2 <= 14'd14000;
		main_afe5808a0_shifter2_reg3 <= 14'd14000;
		main_afe5808a0_shifter2_reg4 <= 14'd14000;
		main_afe5808a0_shifter2_reg5 <= 14'd14000;
		main_afe5808a0_shifter2_reg6 <= 14'd14000;
		main_afe5808a0_shifter2_reg7 <= 14'd14000;
		main_afe5808a0_shifter2_reg8 <= 14'd14000;
		main_afe5808a0_shifter2_reg9 <= 14'd14000;
		main_afe5808a0_shifter2_reg10 <= 14'd14000;
		main_afe5808a0_shifter2_reg11 <= 14'd14000;
		main_afe5808a0_shifter2_reg12 <= 14'd14000;
		main_afe5808a0_shifter2_reg13 <= 14'd14000;
		main_afe5808a0_shifter2_reg14 <= 14'd14000;
		main_afe5808a0_shifter2_reg15 <= 14'd14000;
		main_afe5808a0_shifter2_reg16 <= 14'd14000;
		main_afe5808a0_shifter2_reg17 <= 14'd14000;
		main_afe5808a0_shifter2_reg18 <= 14'd14000;
		main_afe5808a0_shifter2_reg19 <= 14'd14000;
		main_afe5808a0_shifter2_reg20 <= 14'd14000;
		main_afe5808a0_shifter2_reg21 <= 14'd14000;
		main_afe5808a0_shifter2_reg22 <= 14'd14000;
		main_afe5808a0_shifter2_reg23 <= 14'd14000;
		main_afe5808a0_shifter2_reg24 <= 14'd14000;
		main_afe5808a0_shifter2_reg25 <= 14'd14000;
		main_afe5808a0_shifter2_reg26 <= 14'd14000;
		main_afe5808a0_shifter2_reg27 <= 14'd14000;
		main_afe5808a0_shifter2_reg28 <= 14'd14000;
		main_afe5808a0_shifter2_reg29 <= 14'd14000;
		main_afe5808a0_shifter2_reg30 <= 14'd14000;
		main_afe5808a0_shifter2_reg31 <= 14'd14000;
		main_afe5808a0_shifter2_reg32 <= 14'd14000;
		main_afe5808a0_shifter2_reg33 <= 14'd14000;
		main_afe5808a0_shifter2_reg34 <= 14'd14000;
		main_afe5808a0_shifter2_reg35 <= 14'd14000;
		main_afe5808a0_shifter2_reg36 <= 14'd14000;
		main_afe5808a0_shifter2_reg37 <= 14'd14000;
		main_afe5808a0_shifter2_reg38 <= 14'd14000;
		main_afe5808a0_shifter2_reg39 <= 14'd14000;
		main_afe5808a0_shifter2_reg40 <= 14'd14000;
		main_afe5808a0_shifter2_reg41 <= 14'd14000;
		main_afe5808a0_shifter2_reg42 <= 14'd14000;
		main_afe5808a0_shifter2_reg43 <= 14'd14000;
		main_afe5808a0_shifter2_reg44 <= 14'd14000;
		main_afe5808a0_shifter2_reg45 <= 14'd14000;
		main_afe5808a0_shifter2_reg46 <= 14'd14000;
		main_afe5808a0_shifter2_reg47 <= 14'd14000;
		main_afe5808a0_shifter2_reg48 <= 14'd14000;
		main_afe5808a0_shifter2_reg49 <= 14'd14000;
		main_afe5808a0_shifter2_reg50 <= 14'd14000;
		main_afe5808a0_shifter2_reg51 <= 14'd14000;
		main_afe5808a0_shifter2_reg52 <= 14'd14000;
		main_afe5808a0_shifter2_reg53 <= 14'd14000;
		main_afe5808a0_shifter2_reg54 <= 14'd14000;
		main_afe5808a0_shifter2_reg55 <= 14'd14000;
		main_afe5808a0_shifter2_reg56 <= 14'd14000;
		main_afe5808a0_shifter2_reg57 <= 14'd14000;
		main_afe5808a0_shifter2_reg58 <= 14'd14000;
		main_afe5808a0_shifter2_reg59 <= 14'd14000;
		main_afe5808a0_shifter2_reg60 <= 14'd14000;
		main_afe5808a0_shifter2_reg61 <= 14'd14000;
		main_afe5808a0_shifter2_reg62 <= 14'd14000;
		main_afe5808a0_shifter2_reg63 <= 14'd14000;
		main_afe5808a0_endpoint3_payload_data <= 32'd0;
		main_afe5808a0_shifter3_trigger <= 1'd0;
		main_afe5808a0_shifter3_data <= 14'd0;
		main_afe5808a0_shifter3_difference <= 14'd0;
		main_afe5808a0_shifter3_condition <= 14'd0;
		main_afe5808a0_shifter3_do <= 34'd12000;
		main_afe5808a0_shifter3_counter <= 12'd0;
		main_afe5808a0_shifter3_reg0 <= 14'd14000;
		main_afe5808a0_shifter3_reg1 <= 14'd14000;
		main_afe5808a0_shifter3_reg2 <= 14'd14000;
		main_afe5808a0_shifter3_reg3 <= 14'd14000;
		main_afe5808a0_shifter3_reg4 <= 14'd14000;
		main_afe5808a0_shifter3_reg5 <= 14'd14000;
		main_afe5808a0_shifter3_reg6 <= 14'd14000;
		main_afe5808a0_shifter3_reg7 <= 14'd14000;
		main_afe5808a0_shifter3_reg8 <= 14'd14000;
		main_afe5808a0_shifter3_reg9 <= 14'd14000;
		main_afe5808a0_shifter3_reg10 <= 14'd14000;
		main_afe5808a0_shifter3_reg11 <= 14'd14000;
		main_afe5808a0_shifter3_reg12 <= 14'd14000;
		main_afe5808a0_shifter3_reg13 <= 14'd14000;
		main_afe5808a0_shifter3_reg14 <= 14'd14000;
		main_afe5808a0_shifter3_reg15 <= 14'd14000;
		main_afe5808a0_shifter3_reg16 <= 14'd14000;
		main_afe5808a0_shifter3_reg17 <= 14'd14000;
		main_afe5808a0_shifter3_reg18 <= 14'd14000;
		main_afe5808a0_shifter3_reg19 <= 14'd14000;
		main_afe5808a0_shifter3_reg20 <= 14'd14000;
		main_afe5808a0_shifter3_reg21 <= 14'd14000;
		main_afe5808a0_shifter3_reg22 <= 14'd14000;
		main_afe5808a0_shifter3_reg23 <= 14'd14000;
		main_afe5808a0_shifter3_reg24 <= 14'd14000;
		main_afe5808a0_shifter3_reg25 <= 14'd14000;
		main_afe5808a0_shifter3_reg26 <= 14'd14000;
		main_afe5808a0_shifter3_reg27 <= 14'd14000;
		main_afe5808a0_shifter3_reg28 <= 14'd14000;
		main_afe5808a0_shifter3_reg29 <= 14'd14000;
		main_afe5808a0_shifter3_reg30 <= 14'd14000;
		main_afe5808a0_shifter3_reg31 <= 14'd14000;
		main_afe5808a0_shifter3_reg32 <= 14'd14000;
		main_afe5808a0_shifter3_reg33 <= 14'd14000;
		main_afe5808a0_shifter3_reg34 <= 14'd14000;
		main_afe5808a0_shifter3_reg35 <= 14'd14000;
		main_afe5808a0_shifter3_reg36 <= 14'd14000;
		main_afe5808a0_shifter3_reg37 <= 14'd14000;
		main_afe5808a0_shifter3_reg38 <= 14'd14000;
		main_afe5808a0_shifter3_reg39 <= 14'd14000;
		main_afe5808a0_shifter3_reg40 <= 14'd14000;
		main_afe5808a0_shifter3_reg41 <= 14'd14000;
		main_afe5808a0_shifter3_reg42 <= 14'd14000;
		main_afe5808a0_shifter3_reg43 <= 14'd14000;
		main_afe5808a0_shifter3_reg44 <= 14'd14000;
		main_afe5808a0_shifter3_reg45 <= 14'd14000;
		main_afe5808a0_shifter3_reg46 <= 14'd14000;
		main_afe5808a0_shifter3_reg47 <= 14'd14000;
		main_afe5808a0_shifter3_reg48 <= 14'd14000;
		main_afe5808a0_shifter3_reg49 <= 14'd14000;
		main_afe5808a0_shifter3_reg50 <= 14'd14000;
		main_afe5808a0_shifter3_reg51 <= 14'd14000;
		main_afe5808a0_shifter3_reg52 <= 14'd14000;
		main_afe5808a0_shifter3_reg53 <= 14'd14000;
		main_afe5808a0_shifter3_reg54 <= 14'd14000;
		main_afe5808a0_shifter3_reg55 <= 14'd14000;
		main_afe5808a0_shifter3_reg56 <= 14'd14000;
		main_afe5808a0_shifter3_reg57 <= 14'd14000;
		main_afe5808a0_shifter3_reg58 <= 14'd14000;
		main_afe5808a0_shifter3_reg59 <= 14'd14000;
		main_afe5808a0_shifter3_reg60 <= 14'd14000;
		main_afe5808a0_shifter3_reg61 <= 14'd14000;
		main_afe5808a0_shifter3_reg62 <= 14'd14000;
		main_afe5808a0_shifter3_reg63 <= 14'd14000;
		main_afe5808a0_endpoint4_payload_data <= 32'd0;
		main_afe5808a0_shifter4_trigger <= 1'd0;
		main_afe5808a0_shifter4_data <= 14'd0;
		main_afe5808a0_shifter4_difference <= 14'd0;
		main_afe5808a0_shifter4_condition <= 14'd0;
		main_afe5808a0_shifter4_do <= 34'd12000;
		main_afe5808a0_shifter4_counter <= 12'd0;
		main_afe5808a0_shifter4_reg0 <= 14'd14000;
		main_afe5808a0_shifter4_reg1 <= 14'd14000;
		main_afe5808a0_shifter4_reg2 <= 14'd14000;
		main_afe5808a0_shifter4_reg3 <= 14'd14000;
		main_afe5808a0_shifter4_reg4 <= 14'd14000;
		main_afe5808a0_shifter4_reg5 <= 14'd14000;
		main_afe5808a0_shifter4_reg6 <= 14'd14000;
		main_afe5808a0_shifter4_reg7 <= 14'd14000;
		main_afe5808a0_shifter4_reg8 <= 14'd14000;
		main_afe5808a0_shifter4_reg9 <= 14'd14000;
		main_afe5808a0_shifter4_reg10 <= 14'd14000;
		main_afe5808a0_shifter4_reg11 <= 14'd14000;
		main_afe5808a0_shifter4_reg12 <= 14'd14000;
		main_afe5808a0_shifter4_reg13 <= 14'd14000;
		main_afe5808a0_shifter4_reg14 <= 14'd14000;
		main_afe5808a0_shifter4_reg15 <= 14'd14000;
		main_afe5808a0_shifter4_reg16 <= 14'd14000;
		main_afe5808a0_shifter4_reg17 <= 14'd14000;
		main_afe5808a0_shifter4_reg18 <= 14'd14000;
		main_afe5808a0_shifter4_reg19 <= 14'd14000;
		main_afe5808a0_shifter4_reg20 <= 14'd14000;
		main_afe5808a0_shifter4_reg21 <= 14'd14000;
		main_afe5808a0_shifter4_reg22 <= 14'd14000;
		main_afe5808a0_shifter4_reg23 <= 14'd14000;
		main_afe5808a0_shifter4_reg24 <= 14'd14000;
		main_afe5808a0_shifter4_reg25 <= 14'd14000;
		main_afe5808a0_shifter4_reg26 <= 14'd14000;
		main_afe5808a0_shifter4_reg27 <= 14'd14000;
		main_afe5808a0_shifter4_reg28 <= 14'd14000;
		main_afe5808a0_shifter4_reg29 <= 14'd14000;
		main_afe5808a0_shifter4_reg30 <= 14'd14000;
		main_afe5808a0_shifter4_reg31 <= 14'd14000;
		main_afe5808a0_shifter4_reg32 <= 14'd14000;
		main_afe5808a0_shifter4_reg33 <= 14'd14000;
		main_afe5808a0_shifter4_reg34 <= 14'd14000;
		main_afe5808a0_shifter4_reg35 <= 14'd14000;
		main_afe5808a0_shifter4_reg36 <= 14'd14000;
		main_afe5808a0_shifter4_reg37 <= 14'd14000;
		main_afe5808a0_shifter4_reg38 <= 14'd14000;
		main_afe5808a0_shifter4_reg39 <= 14'd14000;
		main_afe5808a0_shifter4_reg40 <= 14'd14000;
		main_afe5808a0_shifter4_reg41 <= 14'd14000;
		main_afe5808a0_shifter4_reg42 <= 14'd14000;
		main_afe5808a0_shifter4_reg43 <= 14'd14000;
		main_afe5808a0_shifter4_reg44 <= 14'd14000;
		main_afe5808a0_shifter4_reg45 <= 14'd14000;
		main_afe5808a0_shifter4_reg46 <= 14'd14000;
		main_afe5808a0_shifter4_reg47 <= 14'd14000;
		main_afe5808a0_shifter4_reg48 <= 14'd14000;
		main_afe5808a0_shifter4_reg49 <= 14'd14000;
		main_afe5808a0_shifter4_reg50 <= 14'd14000;
		main_afe5808a0_shifter4_reg51 <= 14'd14000;
		main_afe5808a0_shifter4_reg52 <= 14'd14000;
		main_afe5808a0_shifter4_reg53 <= 14'd14000;
		main_afe5808a0_shifter4_reg54 <= 14'd14000;
		main_afe5808a0_shifter4_reg55 <= 14'd14000;
		main_afe5808a0_shifter4_reg56 <= 14'd14000;
		main_afe5808a0_shifter4_reg57 <= 14'd14000;
		main_afe5808a0_shifter4_reg58 <= 14'd14000;
		main_afe5808a0_shifter4_reg59 <= 14'd14000;
		main_afe5808a0_shifter4_reg60 <= 14'd14000;
		main_afe5808a0_shifter4_reg61 <= 14'd14000;
		main_afe5808a0_shifter4_reg62 <= 14'd14000;
		main_afe5808a0_shifter4_reg63 <= 14'd14000;
		main_afe5808a0_endpoint5_payload_data <= 32'd0;
		main_afe5808a0_shifter5_trigger <= 1'd0;
		main_afe5808a0_shifter5_data <= 14'd0;
		main_afe5808a0_shifter5_difference <= 14'd0;
		main_afe5808a0_shifter5_condition <= 14'd0;
		main_afe5808a0_shifter5_do <= 34'd12000;
		main_afe5808a0_shifter5_counter <= 12'd0;
		main_afe5808a0_shifter5_reg0 <= 14'd14000;
		main_afe5808a0_shifter5_reg1 <= 14'd14000;
		main_afe5808a0_shifter5_reg2 <= 14'd14000;
		main_afe5808a0_shifter5_reg3 <= 14'd14000;
		main_afe5808a0_shifter5_reg4 <= 14'd14000;
		main_afe5808a0_shifter5_reg5 <= 14'd14000;
		main_afe5808a0_shifter5_reg6 <= 14'd14000;
		main_afe5808a0_shifter5_reg7 <= 14'd14000;
		main_afe5808a0_shifter5_reg8 <= 14'd14000;
		main_afe5808a0_shifter5_reg9 <= 14'd14000;
		main_afe5808a0_shifter5_reg10 <= 14'd14000;
		main_afe5808a0_shifter5_reg11 <= 14'd14000;
		main_afe5808a0_shifter5_reg12 <= 14'd14000;
		main_afe5808a0_shifter5_reg13 <= 14'd14000;
		main_afe5808a0_shifter5_reg14 <= 14'd14000;
		main_afe5808a0_shifter5_reg15 <= 14'd14000;
		main_afe5808a0_shifter5_reg16 <= 14'd14000;
		main_afe5808a0_shifter5_reg17 <= 14'd14000;
		main_afe5808a0_shifter5_reg18 <= 14'd14000;
		main_afe5808a0_shifter5_reg19 <= 14'd14000;
		main_afe5808a0_shifter5_reg20 <= 14'd14000;
		main_afe5808a0_shifter5_reg21 <= 14'd14000;
		main_afe5808a0_shifter5_reg22 <= 14'd14000;
		main_afe5808a0_shifter5_reg23 <= 14'd14000;
		main_afe5808a0_shifter5_reg24 <= 14'd14000;
		main_afe5808a0_shifter5_reg25 <= 14'd14000;
		main_afe5808a0_shifter5_reg26 <= 14'd14000;
		main_afe5808a0_shifter5_reg27 <= 14'd14000;
		main_afe5808a0_shifter5_reg28 <= 14'd14000;
		main_afe5808a0_shifter5_reg29 <= 14'd14000;
		main_afe5808a0_shifter5_reg30 <= 14'd14000;
		main_afe5808a0_shifter5_reg31 <= 14'd14000;
		main_afe5808a0_shifter5_reg32 <= 14'd14000;
		main_afe5808a0_shifter5_reg33 <= 14'd14000;
		main_afe5808a0_shifter5_reg34 <= 14'd14000;
		main_afe5808a0_shifter5_reg35 <= 14'd14000;
		main_afe5808a0_shifter5_reg36 <= 14'd14000;
		main_afe5808a0_shifter5_reg37 <= 14'd14000;
		main_afe5808a0_shifter5_reg38 <= 14'd14000;
		main_afe5808a0_shifter5_reg39 <= 14'd14000;
		main_afe5808a0_shifter5_reg40 <= 14'd14000;
		main_afe5808a0_shifter5_reg41 <= 14'd14000;
		main_afe5808a0_shifter5_reg42 <= 14'd14000;
		main_afe5808a0_shifter5_reg43 <= 14'd14000;
		main_afe5808a0_shifter5_reg44 <= 14'd14000;
		main_afe5808a0_shifter5_reg45 <= 14'd14000;
		main_afe5808a0_shifter5_reg46 <= 14'd14000;
		main_afe5808a0_shifter5_reg47 <= 14'd14000;
		main_afe5808a0_shifter5_reg48 <= 14'd14000;
		main_afe5808a0_shifter5_reg49 <= 14'd14000;
		main_afe5808a0_shifter5_reg50 <= 14'd14000;
		main_afe5808a0_shifter5_reg51 <= 14'd14000;
		main_afe5808a0_shifter5_reg52 <= 14'd14000;
		main_afe5808a0_shifter5_reg53 <= 14'd14000;
		main_afe5808a0_shifter5_reg54 <= 14'd14000;
		main_afe5808a0_shifter5_reg55 <= 14'd14000;
		main_afe5808a0_shifter5_reg56 <= 14'd14000;
		main_afe5808a0_shifter5_reg57 <= 14'd14000;
		main_afe5808a0_shifter5_reg58 <= 14'd14000;
		main_afe5808a0_shifter5_reg59 <= 14'd14000;
		main_afe5808a0_shifter5_reg60 <= 14'd14000;
		main_afe5808a0_shifter5_reg61 <= 14'd14000;
		main_afe5808a0_shifter5_reg62 <= 14'd14000;
		main_afe5808a0_shifter5_reg63 <= 14'd14000;
		main_afe5808a0_endpoint6_payload_data <= 32'd0;
		main_afe5808a0_shifter6_trigger <= 1'd0;
		main_afe5808a0_shifter6_data <= 14'd0;
		main_afe5808a0_shifter6_difference <= 14'd0;
		main_afe5808a0_shifter6_condition <= 14'd0;
		main_afe5808a0_shifter6_do <= 34'd12000;
		main_afe5808a0_shifter6_counter <= 12'd0;
		main_afe5808a0_shifter6_reg0 <= 14'd14000;
		main_afe5808a0_shifter6_reg1 <= 14'd14000;
		main_afe5808a0_shifter6_reg2 <= 14'd14000;
		main_afe5808a0_shifter6_reg3 <= 14'd14000;
		main_afe5808a0_shifter6_reg4 <= 14'd14000;
		main_afe5808a0_shifter6_reg5 <= 14'd14000;
		main_afe5808a0_shifter6_reg6 <= 14'd14000;
		main_afe5808a0_shifter6_reg7 <= 14'd14000;
		main_afe5808a0_shifter6_reg8 <= 14'd14000;
		main_afe5808a0_shifter6_reg9 <= 14'd14000;
		main_afe5808a0_shifter6_reg10 <= 14'd14000;
		main_afe5808a0_shifter6_reg11 <= 14'd14000;
		main_afe5808a0_shifter6_reg12 <= 14'd14000;
		main_afe5808a0_shifter6_reg13 <= 14'd14000;
		main_afe5808a0_shifter6_reg14 <= 14'd14000;
		main_afe5808a0_shifter6_reg15 <= 14'd14000;
		main_afe5808a0_shifter6_reg16 <= 14'd14000;
		main_afe5808a0_shifter6_reg17 <= 14'd14000;
		main_afe5808a0_shifter6_reg18 <= 14'd14000;
		main_afe5808a0_shifter6_reg19 <= 14'd14000;
		main_afe5808a0_shifter6_reg20 <= 14'd14000;
		main_afe5808a0_shifter6_reg21 <= 14'd14000;
		main_afe5808a0_shifter6_reg22 <= 14'd14000;
		main_afe5808a0_shifter6_reg23 <= 14'd14000;
		main_afe5808a0_shifter6_reg24 <= 14'd14000;
		main_afe5808a0_shifter6_reg25 <= 14'd14000;
		main_afe5808a0_shifter6_reg26 <= 14'd14000;
		main_afe5808a0_shifter6_reg27 <= 14'd14000;
		main_afe5808a0_shifter6_reg28 <= 14'd14000;
		main_afe5808a0_shifter6_reg29 <= 14'd14000;
		main_afe5808a0_shifter6_reg30 <= 14'd14000;
		main_afe5808a0_shifter6_reg31 <= 14'd14000;
		main_afe5808a0_shifter6_reg32 <= 14'd14000;
		main_afe5808a0_shifter6_reg33 <= 14'd14000;
		main_afe5808a0_shifter6_reg34 <= 14'd14000;
		main_afe5808a0_shifter6_reg35 <= 14'd14000;
		main_afe5808a0_shifter6_reg36 <= 14'd14000;
		main_afe5808a0_shifter6_reg37 <= 14'd14000;
		main_afe5808a0_shifter6_reg38 <= 14'd14000;
		main_afe5808a0_shifter6_reg39 <= 14'd14000;
		main_afe5808a0_shifter6_reg40 <= 14'd14000;
		main_afe5808a0_shifter6_reg41 <= 14'd14000;
		main_afe5808a0_shifter6_reg42 <= 14'd14000;
		main_afe5808a0_shifter6_reg43 <= 14'd14000;
		main_afe5808a0_shifter6_reg44 <= 14'd14000;
		main_afe5808a0_shifter6_reg45 <= 14'd14000;
		main_afe5808a0_shifter6_reg46 <= 14'd14000;
		main_afe5808a0_shifter6_reg47 <= 14'd14000;
		main_afe5808a0_shifter6_reg48 <= 14'd14000;
		main_afe5808a0_shifter6_reg49 <= 14'd14000;
		main_afe5808a0_shifter6_reg50 <= 14'd14000;
		main_afe5808a0_shifter6_reg51 <= 14'd14000;
		main_afe5808a0_shifter6_reg52 <= 14'd14000;
		main_afe5808a0_shifter6_reg53 <= 14'd14000;
		main_afe5808a0_shifter6_reg54 <= 14'd14000;
		main_afe5808a0_shifter6_reg55 <= 14'd14000;
		main_afe5808a0_shifter6_reg56 <= 14'd14000;
		main_afe5808a0_shifter6_reg57 <= 14'd14000;
		main_afe5808a0_shifter6_reg58 <= 14'd14000;
		main_afe5808a0_shifter6_reg59 <= 14'd14000;
		main_afe5808a0_shifter6_reg60 <= 14'd14000;
		main_afe5808a0_shifter6_reg61 <= 14'd14000;
		main_afe5808a0_shifter6_reg62 <= 14'd14000;
		main_afe5808a0_shifter6_reg63 <= 14'd14000;
		main_afe5808a0_endpoint7_payload_data <= 32'd0;
		main_afe5808a0_shifter7_trigger <= 1'd0;
		main_afe5808a0_shifter7_data <= 14'd0;
		main_afe5808a0_shifter7_difference <= 14'd0;
		main_afe5808a0_shifter7_condition <= 14'd0;
		main_afe5808a0_shifter7_do <= 34'd12000;
		main_afe5808a0_shifter7_counter <= 12'd0;
		main_afe5808a0_shifter7_reg0 <= 14'd14000;
		main_afe5808a0_shifter7_reg1 <= 14'd14000;
		main_afe5808a0_shifter7_reg2 <= 14'd14000;
		main_afe5808a0_shifter7_reg3 <= 14'd14000;
		main_afe5808a0_shifter7_reg4 <= 14'd14000;
		main_afe5808a0_shifter7_reg5 <= 14'd14000;
		main_afe5808a0_shifter7_reg6 <= 14'd14000;
		main_afe5808a0_shifter7_reg7 <= 14'd14000;
		main_afe5808a0_shifter7_reg8 <= 14'd14000;
		main_afe5808a0_shifter7_reg9 <= 14'd14000;
		main_afe5808a0_shifter7_reg10 <= 14'd14000;
		main_afe5808a0_shifter7_reg11 <= 14'd14000;
		main_afe5808a0_shifter7_reg12 <= 14'd14000;
		main_afe5808a0_shifter7_reg13 <= 14'd14000;
		main_afe5808a0_shifter7_reg14 <= 14'd14000;
		main_afe5808a0_shifter7_reg15 <= 14'd14000;
		main_afe5808a0_shifter7_reg16 <= 14'd14000;
		main_afe5808a0_shifter7_reg17 <= 14'd14000;
		main_afe5808a0_shifter7_reg18 <= 14'd14000;
		main_afe5808a0_shifter7_reg19 <= 14'd14000;
		main_afe5808a0_shifter7_reg20 <= 14'd14000;
		main_afe5808a0_shifter7_reg21 <= 14'd14000;
		main_afe5808a0_shifter7_reg22 <= 14'd14000;
		main_afe5808a0_shifter7_reg23 <= 14'd14000;
		main_afe5808a0_shifter7_reg24 <= 14'd14000;
		main_afe5808a0_shifter7_reg25 <= 14'd14000;
		main_afe5808a0_shifter7_reg26 <= 14'd14000;
		main_afe5808a0_shifter7_reg27 <= 14'd14000;
		main_afe5808a0_shifter7_reg28 <= 14'd14000;
		main_afe5808a0_shifter7_reg29 <= 14'd14000;
		main_afe5808a0_shifter7_reg30 <= 14'd14000;
		main_afe5808a0_shifter7_reg31 <= 14'd14000;
		main_afe5808a0_shifter7_reg32 <= 14'd14000;
		main_afe5808a0_shifter7_reg33 <= 14'd14000;
		main_afe5808a0_shifter7_reg34 <= 14'd14000;
		main_afe5808a0_shifter7_reg35 <= 14'd14000;
		main_afe5808a0_shifter7_reg36 <= 14'd14000;
		main_afe5808a0_shifter7_reg37 <= 14'd14000;
		main_afe5808a0_shifter7_reg38 <= 14'd14000;
		main_afe5808a0_shifter7_reg39 <= 14'd14000;
		main_afe5808a0_shifter7_reg40 <= 14'd14000;
		main_afe5808a0_shifter7_reg41 <= 14'd14000;
		main_afe5808a0_shifter7_reg42 <= 14'd14000;
		main_afe5808a0_shifter7_reg43 <= 14'd14000;
		main_afe5808a0_shifter7_reg44 <= 14'd14000;
		main_afe5808a0_shifter7_reg45 <= 14'd14000;
		main_afe5808a0_shifter7_reg46 <= 14'd14000;
		main_afe5808a0_shifter7_reg47 <= 14'd14000;
		main_afe5808a0_shifter7_reg48 <= 14'd14000;
		main_afe5808a0_shifter7_reg49 <= 14'd14000;
		main_afe5808a0_shifter7_reg50 <= 14'd14000;
		main_afe5808a0_shifter7_reg51 <= 14'd14000;
		main_afe5808a0_shifter7_reg52 <= 14'd14000;
		main_afe5808a0_shifter7_reg53 <= 14'd14000;
		main_afe5808a0_shifter7_reg54 <= 14'd14000;
		main_afe5808a0_shifter7_reg55 <= 14'd14000;
		main_afe5808a0_shifter7_reg56 <= 14'd14000;
		main_afe5808a0_shifter7_reg57 <= 14'd14000;
		main_afe5808a0_shifter7_reg58 <= 14'd14000;
		main_afe5808a0_shifter7_reg59 <= 14'd14000;
		main_afe5808a0_shifter7_reg60 <= 14'd14000;
		main_afe5808a0_shifter7_reg61 <= 14'd14000;
		main_afe5808a0_shifter7_reg62 <= 14'd14000;
		main_afe5808a0_shifter7_reg63 <= 14'd14000;
		builder_afe5808a0_clockdomainsrenamer0_state <= 1'd0;
		builder_afe5808a0_clockdomainsrenamer1_state <= 1'd0;
		builder_afe5808a0_clockdomainsrenamer2_state <= 1'd0;
		builder_afe5808a0_clockdomainsrenamer3_state <= 1'd0;
		builder_afe5808a0_clockdomainsrenamer4_state <= 1'd0;
		builder_afe5808a0_clockdomainsrenamer5_state <= 1'd0;
		builder_afe5808a0_clockdomainsrenamer6_state <= 1'd0;
		builder_afe5808a0_clockdomainsrenamer7_state <= 1'd0;
	end
end

always @(posedge adc1_adc_frame_clk) begin
	main_afe5808a1_shifter8_data <= main_afe5808a1_serdes8_do;
	main_afe5808a1_endpoint8_payload_data <= main_afe5808a1_shifter8_do;
	main_afe5808a1_shifter9_data <= main_afe5808a1_serdes9_do;
	main_afe5808a1_endpoint9_payload_data <= main_afe5808a1_shifter9_do;
	main_afe5808a1_shifter10_data <= main_afe5808a1_serdes10_do;
	main_afe5808a1_endpoint10_payload_data <= main_afe5808a1_shifter10_do;
	main_afe5808a1_shifter11_data <= main_afe5808a1_serdes11_do;
	main_afe5808a1_endpoint11_payload_data <= main_afe5808a1_shifter11_do;
	main_afe5808a1_shifter12_data <= main_afe5808a1_serdes12_do;
	main_afe5808a1_endpoint12_payload_data <= main_afe5808a1_shifter12_do;
	main_afe5808a1_shifter13_data <= main_afe5808a1_serdes13_do;
	main_afe5808a1_endpoint13_payload_data <= main_afe5808a1_shifter13_do;
	main_afe5808a1_shifter14_data <= main_afe5808a1_serdes14_do;
	main_afe5808a1_endpoint14_payload_data <= main_afe5808a1_shifter14_do;
	main_afe5808a1_shifter15_data <= main_afe5808a1_serdes15_do;
	main_afe5808a1_endpoint15_payload_data <= main_afe5808a1_shifter15_do;
	if ((main_afe5808a1_bitslip_lat == 1'd0)) begin
		main_afe5808a1_bitslip_lat <= 4'd15;
	end else begin
		main_afe5808a1_bitslip_lat <= (main_afe5808a1_bitslip_lat - 1'd1);
	end
	if (((main_afe5808a1_frame_do != 14'd16256) & (main_afe5808a1_bitslip_lat == 1'd1))) begin
		main_afe5808a1_bitslip <= 1'd1;
	end else begin
		main_afe5808a1_bitslip <= 1'd0;
	end
	main_afe5808a1_shifter8_reg0 <= main_afe5808a1_shifter8_data;
	main_afe5808a1_shifter8_reg1 <= main_afe5808a1_shifter8_reg0;
	main_afe5808a1_shifter8_reg2 <= main_afe5808a1_shifter8_reg1;
	main_afe5808a1_shifter8_reg3 <= main_afe5808a1_shifter8_reg2;
	main_afe5808a1_shifter8_reg4 <= main_afe5808a1_shifter8_reg3;
	main_afe5808a1_shifter8_reg5 <= main_afe5808a1_shifter8_reg4;
	main_afe5808a1_shifter8_reg6 <= main_afe5808a1_shifter8_reg5;
	main_afe5808a1_shifter8_reg7 <= main_afe5808a1_shifter8_reg6;
	main_afe5808a1_shifter8_reg8 <= main_afe5808a1_shifter8_reg7;
	main_afe5808a1_shifter8_reg9 <= main_afe5808a1_shifter8_reg8;
	main_afe5808a1_shifter8_reg10 <= main_afe5808a1_shifter8_reg9;
	main_afe5808a1_shifter8_reg11 <= main_afe5808a1_shifter8_reg10;
	main_afe5808a1_shifter8_reg12 <= main_afe5808a1_shifter8_reg11;
	main_afe5808a1_shifter8_reg13 <= main_afe5808a1_shifter8_reg12;
	main_afe5808a1_shifter8_reg14 <= main_afe5808a1_shifter8_reg13;
	main_afe5808a1_shifter8_reg15 <= main_afe5808a1_shifter8_reg14;
	main_afe5808a1_shifter8_reg16 <= main_afe5808a1_shifter8_reg15;
	main_afe5808a1_shifter8_reg17 <= main_afe5808a1_shifter8_reg16;
	main_afe5808a1_shifter8_reg18 <= main_afe5808a1_shifter8_reg17;
	main_afe5808a1_shifter8_reg19 <= main_afe5808a1_shifter8_reg18;
	main_afe5808a1_shifter8_reg20 <= main_afe5808a1_shifter8_reg19;
	main_afe5808a1_shifter8_reg21 <= main_afe5808a1_shifter8_reg20;
	main_afe5808a1_shifter8_reg22 <= main_afe5808a1_shifter8_reg21;
	main_afe5808a1_shifter8_reg23 <= main_afe5808a1_shifter8_reg22;
	main_afe5808a1_shifter8_reg24 <= main_afe5808a1_shifter8_reg23;
	main_afe5808a1_shifter8_reg25 <= main_afe5808a1_shifter8_reg24;
	main_afe5808a1_shifter8_reg26 <= main_afe5808a1_shifter8_reg25;
	main_afe5808a1_shifter8_reg27 <= main_afe5808a1_shifter8_reg26;
	main_afe5808a1_shifter8_reg28 <= main_afe5808a1_shifter8_reg27;
	main_afe5808a1_shifter8_reg29 <= main_afe5808a1_shifter8_reg28;
	main_afe5808a1_shifter8_reg30 <= main_afe5808a1_shifter8_reg29;
	main_afe5808a1_shifter8_reg31 <= main_afe5808a1_shifter8_reg30;
	main_afe5808a1_shifter8_reg32 <= main_afe5808a1_shifter8_reg31;
	main_afe5808a1_shifter8_reg33 <= main_afe5808a1_shifter8_reg32;
	main_afe5808a1_shifter8_reg34 <= main_afe5808a1_shifter8_reg33;
	main_afe5808a1_shifter8_reg35 <= main_afe5808a1_shifter8_reg34;
	main_afe5808a1_shifter8_reg36 <= main_afe5808a1_shifter8_reg35;
	main_afe5808a1_shifter8_reg37 <= main_afe5808a1_shifter8_reg36;
	main_afe5808a1_shifter8_reg38 <= main_afe5808a1_shifter8_reg37;
	main_afe5808a1_shifter8_reg39 <= main_afe5808a1_shifter8_reg38;
	main_afe5808a1_shifter8_reg40 <= main_afe5808a1_shifter8_reg39;
	main_afe5808a1_shifter8_reg41 <= main_afe5808a1_shifter8_reg40;
	main_afe5808a1_shifter8_reg42 <= main_afe5808a1_shifter8_reg41;
	main_afe5808a1_shifter8_reg43 <= main_afe5808a1_shifter8_reg42;
	main_afe5808a1_shifter8_reg44 <= main_afe5808a1_shifter8_reg43;
	main_afe5808a1_shifter8_reg45 <= main_afe5808a1_shifter8_reg44;
	main_afe5808a1_shifter8_reg46 <= main_afe5808a1_shifter8_reg45;
	main_afe5808a1_shifter8_reg47 <= main_afe5808a1_shifter8_reg46;
	main_afe5808a1_shifter8_reg48 <= main_afe5808a1_shifter8_reg47;
	main_afe5808a1_shifter8_reg49 <= main_afe5808a1_shifter8_reg48;
	main_afe5808a1_shifter8_reg50 <= main_afe5808a1_shifter8_reg49;
	main_afe5808a1_shifter8_reg51 <= main_afe5808a1_shifter8_reg50;
	main_afe5808a1_shifter8_reg52 <= main_afe5808a1_shifter8_reg51;
	main_afe5808a1_shifter8_reg53 <= main_afe5808a1_shifter8_reg52;
	main_afe5808a1_shifter8_reg54 <= main_afe5808a1_shifter8_reg53;
	main_afe5808a1_shifter8_reg55 <= main_afe5808a1_shifter8_reg54;
	main_afe5808a1_shifter8_reg56 <= main_afe5808a1_shifter8_reg55;
	main_afe5808a1_shifter8_reg57 <= main_afe5808a1_shifter8_reg56;
	main_afe5808a1_shifter8_reg58 <= main_afe5808a1_shifter8_reg57;
	main_afe5808a1_shifter8_reg59 <= main_afe5808a1_shifter8_reg58;
	main_afe5808a1_shifter8_reg60 <= main_afe5808a1_shifter8_reg59;
	main_afe5808a1_shifter8_reg61 <= main_afe5808a1_shifter8_reg60;
	main_afe5808a1_shifter8_reg62 <= main_afe5808a1_shifter8_reg61;
	main_afe5808a1_shifter8_reg63 <= main_afe5808a1_shifter8_reg62;
	main_afe5808a1_shifter8_difference <= (main_afe5808a1_shifter8_reg7 - main_afe5808a1_shifter8_reg0);
	if ((main_afe5808a1_shifter8_difference >= 6'd40)) begin
		main_afe5808a1_shifter8_condition <= ((~main_afe5808a1_shifter8_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter8_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter8_counter)
		1'd0: begin
			main_afe5808a1_shifter8_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter8_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter8_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter8_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter8_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter8_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter8_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter8_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter8_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter8_do <= main_afe5808a1_shifter8_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer8_state <= builder_afe5808a1_clockdomainsrenamer8_next_state;
	if (main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value_ce0) begin
		main_afe5808a1_shifter8_trigger <= main_afe5808a1_shifter8_trigger_clockdomainsrenamer8_next_value0;
	end
	if (main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value_ce1) begin
		main_afe5808a1_shifter8_counter <= main_afe5808a1_shifter8_counter_clockdomainsrenamer8_next_value1;
	end
	main_afe5808a1_shifter9_reg0 <= main_afe5808a1_shifter9_data;
	main_afe5808a1_shifter9_reg1 <= main_afe5808a1_shifter9_reg0;
	main_afe5808a1_shifter9_reg2 <= main_afe5808a1_shifter9_reg1;
	main_afe5808a1_shifter9_reg3 <= main_afe5808a1_shifter9_reg2;
	main_afe5808a1_shifter9_reg4 <= main_afe5808a1_shifter9_reg3;
	main_afe5808a1_shifter9_reg5 <= main_afe5808a1_shifter9_reg4;
	main_afe5808a1_shifter9_reg6 <= main_afe5808a1_shifter9_reg5;
	main_afe5808a1_shifter9_reg7 <= main_afe5808a1_shifter9_reg6;
	main_afe5808a1_shifter9_reg8 <= main_afe5808a1_shifter9_reg7;
	main_afe5808a1_shifter9_reg9 <= main_afe5808a1_shifter9_reg8;
	main_afe5808a1_shifter9_reg10 <= main_afe5808a1_shifter9_reg9;
	main_afe5808a1_shifter9_reg11 <= main_afe5808a1_shifter9_reg10;
	main_afe5808a1_shifter9_reg12 <= main_afe5808a1_shifter9_reg11;
	main_afe5808a1_shifter9_reg13 <= main_afe5808a1_shifter9_reg12;
	main_afe5808a1_shifter9_reg14 <= main_afe5808a1_shifter9_reg13;
	main_afe5808a1_shifter9_reg15 <= main_afe5808a1_shifter9_reg14;
	main_afe5808a1_shifter9_reg16 <= main_afe5808a1_shifter9_reg15;
	main_afe5808a1_shifter9_reg17 <= main_afe5808a1_shifter9_reg16;
	main_afe5808a1_shifter9_reg18 <= main_afe5808a1_shifter9_reg17;
	main_afe5808a1_shifter9_reg19 <= main_afe5808a1_shifter9_reg18;
	main_afe5808a1_shifter9_reg20 <= main_afe5808a1_shifter9_reg19;
	main_afe5808a1_shifter9_reg21 <= main_afe5808a1_shifter9_reg20;
	main_afe5808a1_shifter9_reg22 <= main_afe5808a1_shifter9_reg21;
	main_afe5808a1_shifter9_reg23 <= main_afe5808a1_shifter9_reg22;
	main_afe5808a1_shifter9_reg24 <= main_afe5808a1_shifter9_reg23;
	main_afe5808a1_shifter9_reg25 <= main_afe5808a1_shifter9_reg24;
	main_afe5808a1_shifter9_reg26 <= main_afe5808a1_shifter9_reg25;
	main_afe5808a1_shifter9_reg27 <= main_afe5808a1_shifter9_reg26;
	main_afe5808a1_shifter9_reg28 <= main_afe5808a1_shifter9_reg27;
	main_afe5808a1_shifter9_reg29 <= main_afe5808a1_shifter9_reg28;
	main_afe5808a1_shifter9_reg30 <= main_afe5808a1_shifter9_reg29;
	main_afe5808a1_shifter9_reg31 <= main_afe5808a1_shifter9_reg30;
	main_afe5808a1_shifter9_reg32 <= main_afe5808a1_shifter9_reg31;
	main_afe5808a1_shifter9_reg33 <= main_afe5808a1_shifter9_reg32;
	main_afe5808a1_shifter9_reg34 <= main_afe5808a1_shifter9_reg33;
	main_afe5808a1_shifter9_reg35 <= main_afe5808a1_shifter9_reg34;
	main_afe5808a1_shifter9_reg36 <= main_afe5808a1_shifter9_reg35;
	main_afe5808a1_shifter9_reg37 <= main_afe5808a1_shifter9_reg36;
	main_afe5808a1_shifter9_reg38 <= main_afe5808a1_shifter9_reg37;
	main_afe5808a1_shifter9_reg39 <= main_afe5808a1_shifter9_reg38;
	main_afe5808a1_shifter9_reg40 <= main_afe5808a1_shifter9_reg39;
	main_afe5808a1_shifter9_reg41 <= main_afe5808a1_shifter9_reg40;
	main_afe5808a1_shifter9_reg42 <= main_afe5808a1_shifter9_reg41;
	main_afe5808a1_shifter9_reg43 <= main_afe5808a1_shifter9_reg42;
	main_afe5808a1_shifter9_reg44 <= main_afe5808a1_shifter9_reg43;
	main_afe5808a1_shifter9_reg45 <= main_afe5808a1_shifter9_reg44;
	main_afe5808a1_shifter9_reg46 <= main_afe5808a1_shifter9_reg45;
	main_afe5808a1_shifter9_reg47 <= main_afe5808a1_shifter9_reg46;
	main_afe5808a1_shifter9_reg48 <= main_afe5808a1_shifter9_reg47;
	main_afe5808a1_shifter9_reg49 <= main_afe5808a1_shifter9_reg48;
	main_afe5808a1_shifter9_reg50 <= main_afe5808a1_shifter9_reg49;
	main_afe5808a1_shifter9_reg51 <= main_afe5808a1_shifter9_reg50;
	main_afe5808a1_shifter9_reg52 <= main_afe5808a1_shifter9_reg51;
	main_afe5808a1_shifter9_reg53 <= main_afe5808a1_shifter9_reg52;
	main_afe5808a1_shifter9_reg54 <= main_afe5808a1_shifter9_reg53;
	main_afe5808a1_shifter9_reg55 <= main_afe5808a1_shifter9_reg54;
	main_afe5808a1_shifter9_reg56 <= main_afe5808a1_shifter9_reg55;
	main_afe5808a1_shifter9_reg57 <= main_afe5808a1_shifter9_reg56;
	main_afe5808a1_shifter9_reg58 <= main_afe5808a1_shifter9_reg57;
	main_afe5808a1_shifter9_reg59 <= main_afe5808a1_shifter9_reg58;
	main_afe5808a1_shifter9_reg60 <= main_afe5808a1_shifter9_reg59;
	main_afe5808a1_shifter9_reg61 <= main_afe5808a1_shifter9_reg60;
	main_afe5808a1_shifter9_reg62 <= main_afe5808a1_shifter9_reg61;
	main_afe5808a1_shifter9_reg63 <= main_afe5808a1_shifter9_reg62;
	main_afe5808a1_shifter9_difference <= (main_afe5808a1_shifter9_reg7 - main_afe5808a1_shifter9_reg0);
	if ((main_afe5808a1_shifter9_difference >= 6'd40)) begin
		main_afe5808a1_shifter9_condition <= ((~main_afe5808a1_shifter9_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter9_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter9_counter)
		1'd0: begin
			main_afe5808a1_shifter9_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter9_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter9_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter9_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter9_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter9_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter9_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter9_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter9_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter9_do <= main_afe5808a1_shifter9_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer9_state <= builder_afe5808a1_clockdomainsrenamer9_next_state;
	if (main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value_ce0) begin
		main_afe5808a1_shifter9_trigger <= main_afe5808a1_shifter9_trigger_clockdomainsrenamer9_next_value0;
	end
	if (main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value_ce1) begin
		main_afe5808a1_shifter9_counter <= main_afe5808a1_shifter9_counter_clockdomainsrenamer9_next_value1;
	end
	main_afe5808a1_shifter10_reg0 <= main_afe5808a1_shifter10_data;
	main_afe5808a1_shifter10_reg1 <= main_afe5808a1_shifter10_reg0;
	main_afe5808a1_shifter10_reg2 <= main_afe5808a1_shifter10_reg1;
	main_afe5808a1_shifter10_reg3 <= main_afe5808a1_shifter10_reg2;
	main_afe5808a1_shifter10_reg4 <= main_afe5808a1_shifter10_reg3;
	main_afe5808a1_shifter10_reg5 <= main_afe5808a1_shifter10_reg4;
	main_afe5808a1_shifter10_reg6 <= main_afe5808a1_shifter10_reg5;
	main_afe5808a1_shifter10_reg7 <= main_afe5808a1_shifter10_reg6;
	main_afe5808a1_shifter10_reg8 <= main_afe5808a1_shifter10_reg7;
	main_afe5808a1_shifter10_reg9 <= main_afe5808a1_shifter10_reg8;
	main_afe5808a1_shifter10_reg10 <= main_afe5808a1_shifter10_reg9;
	main_afe5808a1_shifter10_reg11 <= main_afe5808a1_shifter10_reg10;
	main_afe5808a1_shifter10_reg12 <= main_afe5808a1_shifter10_reg11;
	main_afe5808a1_shifter10_reg13 <= main_afe5808a1_shifter10_reg12;
	main_afe5808a1_shifter10_reg14 <= main_afe5808a1_shifter10_reg13;
	main_afe5808a1_shifter10_reg15 <= main_afe5808a1_shifter10_reg14;
	main_afe5808a1_shifter10_reg16 <= main_afe5808a1_shifter10_reg15;
	main_afe5808a1_shifter10_reg17 <= main_afe5808a1_shifter10_reg16;
	main_afe5808a1_shifter10_reg18 <= main_afe5808a1_shifter10_reg17;
	main_afe5808a1_shifter10_reg19 <= main_afe5808a1_shifter10_reg18;
	main_afe5808a1_shifter10_reg20 <= main_afe5808a1_shifter10_reg19;
	main_afe5808a1_shifter10_reg21 <= main_afe5808a1_shifter10_reg20;
	main_afe5808a1_shifter10_reg22 <= main_afe5808a1_shifter10_reg21;
	main_afe5808a1_shifter10_reg23 <= main_afe5808a1_shifter10_reg22;
	main_afe5808a1_shifter10_reg24 <= main_afe5808a1_shifter10_reg23;
	main_afe5808a1_shifter10_reg25 <= main_afe5808a1_shifter10_reg24;
	main_afe5808a1_shifter10_reg26 <= main_afe5808a1_shifter10_reg25;
	main_afe5808a1_shifter10_reg27 <= main_afe5808a1_shifter10_reg26;
	main_afe5808a1_shifter10_reg28 <= main_afe5808a1_shifter10_reg27;
	main_afe5808a1_shifter10_reg29 <= main_afe5808a1_shifter10_reg28;
	main_afe5808a1_shifter10_reg30 <= main_afe5808a1_shifter10_reg29;
	main_afe5808a1_shifter10_reg31 <= main_afe5808a1_shifter10_reg30;
	main_afe5808a1_shifter10_reg32 <= main_afe5808a1_shifter10_reg31;
	main_afe5808a1_shifter10_reg33 <= main_afe5808a1_shifter10_reg32;
	main_afe5808a1_shifter10_reg34 <= main_afe5808a1_shifter10_reg33;
	main_afe5808a1_shifter10_reg35 <= main_afe5808a1_shifter10_reg34;
	main_afe5808a1_shifter10_reg36 <= main_afe5808a1_shifter10_reg35;
	main_afe5808a1_shifter10_reg37 <= main_afe5808a1_shifter10_reg36;
	main_afe5808a1_shifter10_reg38 <= main_afe5808a1_shifter10_reg37;
	main_afe5808a1_shifter10_reg39 <= main_afe5808a1_shifter10_reg38;
	main_afe5808a1_shifter10_reg40 <= main_afe5808a1_shifter10_reg39;
	main_afe5808a1_shifter10_reg41 <= main_afe5808a1_shifter10_reg40;
	main_afe5808a1_shifter10_reg42 <= main_afe5808a1_shifter10_reg41;
	main_afe5808a1_shifter10_reg43 <= main_afe5808a1_shifter10_reg42;
	main_afe5808a1_shifter10_reg44 <= main_afe5808a1_shifter10_reg43;
	main_afe5808a1_shifter10_reg45 <= main_afe5808a1_shifter10_reg44;
	main_afe5808a1_shifter10_reg46 <= main_afe5808a1_shifter10_reg45;
	main_afe5808a1_shifter10_reg47 <= main_afe5808a1_shifter10_reg46;
	main_afe5808a1_shifter10_reg48 <= main_afe5808a1_shifter10_reg47;
	main_afe5808a1_shifter10_reg49 <= main_afe5808a1_shifter10_reg48;
	main_afe5808a1_shifter10_reg50 <= main_afe5808a1_shifter10_reg49;
	main_afe5808a1_shifter10_reg51 <= main_afe5808a1_shifter10_reg50;
	main_afe5808a1_shifter10_reg52 <= main_afe5808a1_shifter10_reg51;
	main_afe5808a1_shifter10_reg53 <= main_afe5808a1_shifter10_reg52;
	main_afe5808a1_shifter10_reg54 <= main_afe5808a1_shifter10_reg53;
	main_afe5808a1_shifter10_reg55 <= main_afe5808a1_shifter10_reg54;
	main_afe5808a1_shifter10_reg56 <= main_afe5808a1_shifter10_reg55;
	main_afe5808a1_shifter10_reg57 <= main_afe5808a1_shifter10_reg56;
	main_afe5808a1_shifter10_reg58 <= main_afe5808a1_shifter10_reg57;
	main_afe5808a1_shifter10_reg59 <= main_afe5808a1_shifter10_reg58;
	main_afe5808a1_shifter10_reg60 <= main_afe5808a1_shifter10_reg59;
	main_afe5808a1_shifter10_reg61 <= main_afe5808a1_shifter10_reg60;
	main_afe5808a1_shifter10_reg62 <= main_afe5808a1_shifter10_reg61;
	main_afe5808a1_shifter10_reg63 <= main_afe5808a1_shifter10_reg62;
	main_afe5808a1_shifter10_difference <= (main_afe5808a1_shifter10_reg7 - main_afe5808a1_shifter10_reg0);
	if ((main_afe5808a1_shifter10_difference >= 6'd40)) begin
		main_afe5808a1_shifter10_condition <= ((~main_afe5808a1_shifter10_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter10_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter10_counter)
		1'd0: begin
			main_afe5808a1_shifter10_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter10_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter10_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter10_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter10_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter10_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter10_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter10_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter10_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter10_do <= main_afe5808a1_shifter10_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer10_state <= builder_afe5808a1_clockdomainsrenamer10_next_state;
	if (main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value_ce0) begin
		main_afe5808a1_shifter10_trigger <= main_afe5808a1_shifter10_trigger_clockdomainsrenamer10_next_value0;
	end
	if (main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value_ce1) begin
		main_afe5808a1_shifter10_counter <= main_afe5808a1_shifter10_counter_clockdomainsrenamer10_next_value1;
	end
	main_afe5808a1_shifter11_reg0 <= main_afe5808a1_shifter11_data;
	main_afe5808a1_shifter11_reg1 <= main_afe5808a1_shifter11_reg0;
	main_afe5808a1_shifter11_reg2 <= main_afe5808a1_shifter11_reg1;
	main_afe5808a1_shifter11_reg3 <= main_afe5808a1_shifter11_reg2;
	main_afe5808a1_shifter11_reg4 <= main_afe5808a1_shifter11_reg3;
	main_afe5808a1_shifter11_reg5 <= main_afe5808a1_shifter11_reg4;
	main_afe5808a1_shifter11_reg6 <= main_afe5808a1_shifter11_reg5;
	main_afe5808a1_shifter11_reg7 <= main_afe5808a1_shifter11_reg6;
	main_afe5808a1_shifter11_reg8 <= main_afe5808a1_shifter11_reg7;
	main_afe5808a1_shifter11_reg9 <= main_afe5808a1_shifter11_reg8;
	main_afe5808a1_shifter11_reg10 <= main_afe5808a1_shifter11_reg9;
	main_afe5808a1_shifter11_reg11 <= main_afe5808a1_shifter11_reg10;
	main_afe5808a1_shifter11_reg12 <= main_afe5808a1_shifter11_reg11;
	main_afe5808a1_shifter11_reg13 <= main_afe5808a1_shifter11_reg12;
	main_afe5808a1_shifter11_reg14 <= main_afe5808a1_shifter11_reg13;
	main_afe5808a1_shifter11_reg15 <= main_afe5808a1_shifter11_reg14;
	main_afe5808a1_shifter11_reg16 <= main_afe5808a1_shifter11_reg15;
	main_afe5808a1_shifter11_reg17 <= main_afe5808a1_shifter11_reg16;
	main_afe5808a1_shifter11_reg18 <= main_afe5808a1_shifter11_reg17;
	main_afe5808a1_shifter11_reg19 <= main_afe5808a1_shifter11_reg18;
	main_afe5808a1_shifter11_reg20 <= main_afe5808a1_shifter11_reg19;
	main_afe5808a1_shifter11_reg21 <= main_afe5808a1_shifter11_reg20;
	main_afe5808a1_shifter11_reg22 <= main_afe5808a1_shifter11_reg21;
	main_afe5808a1_shifter11_reg23 <= main_afe5808a1_shifter11_reg22;
	main_afe5808a1_shifter11_reg24 <= main_afe5808a1_shifter11_reg23;
	main_afe5808a1_shifter11_reg25 <= main_afe5808a1_shifter11_reg24;
	main_afe5808a1_shifter11_reg26 <= main_afe5808a1_shifter11_reg25;
	main_afe5808a1_shifter11_reg27 <= main_afe5808a1_shifter11_reg26;
	main_afe5808a1_shifter11_reg28 <= main_afe5808a1_shifter11_reg27;
	main_afe5808a1_shifter11_reg29 <= main_afe5808a1_shifter11_reg28;
	main_afe5808a1_shifter11_reg30 <= main_afe5808a1_shifter11_reg29;
	main_afe5808a1_shifter11_reg31 <= main_afe5808a1_shifter11_reg30;
	main_afe5808a1_shifter11_reg32 <= main_afe5808a1_shifter11_reg31;
	main_afe5808a1_shifter11_reg33 <= main_afe5808a1_shifter11_reg32;
	main_afe5808a1_shifter11_reg34 <= main_afe5808a1_shifter11_reg33;
	main_afe5808a1_shifter11_reg35 <= main_afe5808a1_shifter11_reg34;
	main_afe5808a1_shifter11_reg36 <= main_afe5808a1_shifter11_reg35;
	main_afe5808a1_shifter11_reg37 <= main_afe5808a1_shifter11_reg36;
	main_afe5808a1_shifter11_reg38 <= main_afe5808a1_shifter11_reg37;
	main_afe5808a1_shifter11_reg39 <= main_afe5808a1_shifter11_reg38;
	main_afe5808a1_shifter11_reg40 <= main_afe5808a1_shifter11_reg39;
	main_afe5808a1_shifter11_reg41 <= main_afe5808a1_shifter11_reg40;
	main_afe5808a1_shifter11_reg42 <= main_afe5808a1_shifter11_reg41;
	main_afe5808a1_shifter11_reg43 <= main_afe5808a1_shifter11_reg42;
	main_afe5808a1_shifter11_reg44 <= main_afe5808a1_shifter11_reg43;
	main_afe5808a1_shifter11_reg45 <= main_afe5808a1_shifter11_reg44;
	main_afe5808a1_shifter11_reg46 <= main_afe5808a1_shifter11_reg45;
	main_afe5808a1_shifter11_reg47 <= main_afe5808a1_shifter11_reg46;
	main_afe5808a1_shifter11_reg48 <= main_afe5808a1_shifter11_reg47;
	main_afe5808a1_shifter11_reg49 <= main_afe5808a1_shifter11_reg48;
	main_afe5808a1_shifter11_reg50 <= main_afe5808a1_shifter11_reg49;
	main_afe5808a1_shifter11_reg51 <= main_afe5808a1_shifter11_reg50;
	main_afe5808a1_shifter11_reg52 <= main_afe5808a1_shifter11_reg51;
	main_afe5808a1_shifter11_reg53 <= main_afe5808a1_shifter11_reg52;
	main_afe5808a1_shifter11_reg54 <= main_afe5808a1_shifter11_reg53;
	main_afe5808a1_shifter11_reg55 <= main_afe5808a1_shifter11_reg54;
	main_afe5808a1_shifter11_reg56 <= main_afe5808a1_shifter11_reg55;
	main_afe5808a1_shifter11_reg57 <= main_afe5808a1_shifter11_reg56;
	main_afe5808a1_shifter11_reg58 <= main_afe5808a1_shifter11_reg57;
	main_afe5808a1_shifter11_reg59 <= main_afe5808a1_shifter11_reg58;
	main_afe5808a1_shifter11_reg60 <= main_afe5808a1_shifter11_reg59;
	main_afe5808a1_shifter11_reg61 <= main_afe5808a1_shifter11_reg60;
	main_afe5808a1_shifter11_reg62 <= main_afe5808a1_shifter11_reg61;
	main_afe5808a1_shifter11_reg63 <= main_afe5808a1_shifter11_reg62;
	main_afe5808a1_shifter11_difference <= (main_afe5808a1_shifter11_reg7 - main_afe5808a1_shifter11_reg0);
	if ((main_afe5808a1_shifter11_difference >= 6'd40)) begin
		main_afe5808a1_shifter11_condition <= ((~main_afe5808a1_shifter11_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter11_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter11_counter)
		1'd0: begin
			main_afe5808a1_shifter11_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter11_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter11_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter11_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter11_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter11_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter11_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter11_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter11_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter11_do <= main_afe5808a1_shifter11_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer11_state <= builder_afe5808a1_clockdomainsrenamer11_next_state;
	if (main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value_ce0) begin
		main_afe5808a1_shifter11_trigger <= main_afe5808a1_shifter11_trigger_clockdomainsrenamer11_next_value0;
	end
	if (main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value_ce1) begin
		main_afe5808a1_shifter11_counter <= main_afe5808a1_shifter11_counter_clockdomainsrenamer11_next_value1;
	end
	main_afe5808a1_shifter12_reg0 <= main_afe5808a1_shifter12_data;
	main_afe5808a1_shifter12_reg1 <= main_afe5808a1_shifter12_reg0;
	main_afe5808a1_shifter12_reg2 <= main_afe5808a1_shifter12_reg1;
	main_afe5808a1_shifter12_reg3 <= main_afe5808a1_shifter12_reg2;
	main_afe5808a1_shifter12_reg4 <= main_afe5808a1_shifter12_reg3;
	main_afe5808a1_shifter12_reg5 <= main_afe5808a1_shifter12_reg4;
	main_afe5808a1_shifter12_reg6 <= main_afe5808a1_shifter12_reg5;
	main_afe5808a1_shifter12_reg7 <= main_afe5808a1_shifter12_reg6;
	main_afe5808a1_shifter12_reg8 <= main_afe5808a1_shifter12_reg7;
	main_afe5808a1_shifter12_reg9 <= main_afe5808a1_shifter12_reg8;
	main_afe5808a1_shifter12_reg10 <= main_afe5808a1_shifter12_reg9;
	main_afe5808a1_shifter12_reg11 <= main_afe5808a1_shifter12_reg10;
	main_afe5808a1_shifter12_reg12 <= main_afe5808a1_shifter12_reg11;
	main_afe5808a1_shifter12_reg13 <= main_afe5808a1_shifter12_reg12;
	main_afe5808a1_shifter12_reg14 <= main_afe5808a1_shifter12_reg13;
	main_afe5808a1_shifter12_reg15 <= main_afe5808a1_shifter12_reg14;
	main_afe5808a1_shifter12_reg16 <= main_afe5808a1_shifter12_reg15;
	main_afe5808a1_shifter12_reg17 <= main_afe5808a1_shifter12_reg16;
	main_afe5808a1_shifter12_reg18 <= main_afe5808a1_shifter12_reg17;
	main_afe5808a1_shifter12_reg19 <= main_afe5808a1_shifter12_reg18;
	main_afe5808a1_shifter12_reg20 <= main_afe5808a1_shifter12_reg19;
	main_afe5808a1_shifter12_reg21 <= main_afe5808a1_shifter12_reg20;
	main_afe5808a1_shifter12_reg22 <= main_afe5808a1_shifter12_reg21;
	main_afe5808a1_shifter12_reg23 <= main_afe5808a1_shifter12_reg22;
	main_afe5808a1_shifter12_reg24 <= main_afe5808a1_shifter12_reg23;
	main_afe5808a1_shifter12_reg25 <= main_afe5808a1_shifter12_reg24;
	main_afe5808a1_shifter12_reg26 <= main_afe5808a1_shifter12_reg25;
	main_afe5808a1_shifter12_reg27 <= main_afe5808a1_shifter12_reg26;
	main_afe5808a1_shifter12_reg28 <= main_afe5808a1_shifter12_reg27;
	main_afe5808a1_shifter12_reg29 <= main_afe5808a1_shifter12_reg28;
	main_afe5808a1_shifter12_reg30 <= main_afe5808a1_shifter12_reg29;
	main_afe5808a1_shifter12_reg31 <= main_afe5808a1_shifter12_reg30;
	main_afe5808a1_shifter12_reg32 <= main_afe5808a1_shifter12_reg31;
	main_afe5808a1_shifter12_reg33 <= main_afe5808a1_shifter12_reg32;
	main_afe5808a1_shifter12_reg34 <= main_afe5808a1_shifter12_reg33;
	main_afe5808a1_shifter12_reg35 <= main_afe5808a1_shifter12_reg34;
	main_afe5808a1_shifter12_reg36 <= main_afe5808a1_shifter12_reg35;
	main_afe5808a1_shifter12_reg37 <= main_afe5808a1_shifter12_reg36;
	main_afe5808a1_shifter12_reg38 <= main_afe5808a1_shifter12_reg37;
	main_afe5808a1_shifter12_reg39 <= main_afe5808a1_shifter12_reg38;
	main_afe5808a1_shifter12_reg40 <= main_afe5808a1_shifter12_reg39;
	main_afe5808a1_shifter12_reg41 <= main_afe5808a1_shifter12_reg40;
	main_afe5808a1_shifter12_reg42 <= main_afe5808a1_shifter12_reg41;
	main_afe5808a1_shifter12_reg43 <= main_afe5808a1_shifter12_reg42;
	main_afe5808a1_shifter12_reg44 <= main_afe5808a1_shifter12_reg43;
	main_afe5808a1_shifter12_reg45 <= main_afe5808a1_shifter12_reg44;
	main_afe5808a1_shifter12_reg46 <= main_afe5808a1_shifter12_reg45;
	main_afe5808a1_shifter12_reg47 <= main_afe5808a1_shifter12_reg46;
	main_afe5808a1_shifter12_reg48 <= main_afe5808a1_shifter12_reg47;
	main_afe5808a1_shifter12_reg49 <= main_afe5808a1_shifter12_reg48;
	main_afe5808a1_shifter12_reg50 <= main_afe5808a1_shifter12_reg49;
	main_afe5808a1_shifter12_reg51 <= main_afe5808a1_shifter12_reg50;
	main_afe5808a1_shifter12_reg52 <= main_afe5808a1_shifter12_reg51;
	main_afe5808a1_shifter12_reg53 <= main_afe5808a1_shifter12_reg52;
	main_afe5808a1_shifter12_reg54 <= main_afe5808a1_shifter12_reg53;
	main_afe5808a1_shifter12_reg55 <= main_afe5808a1_shifter12_reg54;
	main_afe5808a1_shifter12_reg56 <= main_afe5808a1_shifter12_reg55;
	main_afe5808a1_shifter12_reg57 <= main_afe5808a1_shifter12_reg56;
	main_afe5808a1_shifter12_reg58 <= main_afe5808a1_shifter12_reg57;
	main_afe5808a1_shifter12_reg59 <= main_afe5808a1_shifter12_reg58;
	main_afe5808a1_shifter12_reg60 <= main_afe5808a1_shifter12_reg59;
	main_afe5808a1_shifter12_reg61 <= main_afe5808a1_shifter12_reg60;
	main_afe5808a1_shifter12_reg62 <= main_afe5808a1_shifter12_reg61;
	main_afe5808a1_shifter12_reg63 <= main_afe5808a1_shifter12_reg62;
	main_afe5808a1_shifter12_difference <= (main_afe5808a1_shifter12_reg7 - main_afe5808a1_shifter12_reg0);
	if ((main_afe5808a1_shifter12_difference >= 6'd40)) begin
		main_afe5808a1_shifter12_condition <= ((~main_afe5808a1_shifter12_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter12_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter12_counter)
		1'd0: begin
			main_afe5808a1_shifter12_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter12_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter12_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter12_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter12_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter12_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter12_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter12_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter12_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter12_do <= main_afe5808a1_shifter12_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer12_state <= builder_afe5808a1_clockdomainsrenamer12_next_state;
	if (main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value_ce0) begin
		main_afe5808a1_shifter12_trigger <= main_afe5808a1_shifter12_trigger_clockdomainsrenamer12_next_value0;
	end
	if (main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value_ce1) begin
		main_afe5808a1_shifter12_counter <= main_afe5808a1_shifter12_counter_clockdomainsrenamer12_next_value1;
	end
	main_afe5808a1_shifter13_reg0 <= main_afe5808a1_shifter13_data;
	main_afe5808a1_shifter13_reg1 <= main_afe5808a1_shifter13_reg0;
	main_afe5808a1_shifter13_reg2 <= main_afe5808a1_shifter13_reg1;
	main_afe5808a1_shifter13_reg3 <= main_afe5808a1_shifter13_reg2;
	main_afe5808a1_shifter13_reg4 <= main_afe5808a1_shifter13_reg3;
	main_afe5808a1_shifter13_reg5 <= main_afe5808a1_shifter13_reg4;
	main_afe5808a1_shifter13_reg6 <= main_afe5808a1_shifter13_reg5;
	main_afe5808a1_shifter13_reg7 <= main_afe5808a1_shifter13_reg6;
	main_afe5808a1_shifter13_reg8 <= main_afe5808a1_shifter13_reg7;
	main_afe5808a1_shifter13_reg9 <= main_afe5808a1_shifter13_reg8;
	main_afe5808a1_shifter13_reg10 <= main_afe5808a1_shifter13_reg9;
	main_afe5808a1_shifter13_reg11 <= main_afe5808a1_shifter13_reg10;
	main_afe5808a1_shifter13_reg12 <= main_afe5808a1_shifter13_reg11;
	main_afe5808a1_shifter13_reg13 <= main_afe5808a1_shifter13_reg12;
	main_afe5808a1_shifter13_reg14 <= main_afe5808a1_shifter13_reg13;
	main_afe5808a1_shifter13_reg15 <= main_afe5808a1_shifter13_reg14;
	main_afe5808a1_shifter13_reg16 <= main_afe5808a1_shifter13_reg15;
	main_afe5808a1_shifter13_reg17 <= main_afe5808a1_shifter13_reg16;
	main_afe5808a1_shifter13_reg18 <= main_afe5808a1_shifter13_reg17;
	main_afe5808a1_shifter13_reg19 <= main_afe5808a1_shifter13_reg18;
	main_afe5808a1_shifter13_reg20 <= main_afe5808a1_shifter13_reg19;
	main_afe5808a1_shifter13_reg21 <= main_afe5808a1_shifter13_reg20;
	main_afe5808a1_shifter13_reg22 <= main_afe5808a1_shifter13_reg21;
	main_afe5808a1_shifter13_reg23 <= main_afe5808a1_shifter13_reg22;
	main_afe5808a1_shifter13_reg24 <= main_afe5808a1_shifter13_reg23;
	main_afe5808a1_shifter13_reg25 <= main_afe5808a1_shifter13_reg24;
	main_afe5808a1_shifter13_reg26 <= main_afe5808a1_shifter13_reg25;
	main_afe5808a1_shifter13_reg27 <= main_afe5808a1_shifter13_reg26;
	main_afe5808a1_shifter13_reg28 <= main_afe5808a1_shifter13_reg27;
	main_afe5808a1_shifter13_reg29 <= main_afe5808a1_shifter13_reg28;
	main_afe5808a1_shifter13_reg30 <= main_afe5808a1_shifter13_reg29;
	main_afe5808a1_shifter13_reg31 <= main_afe5808a1_shifter13_reg30;
	main_afe5808a1_shifter13_reg32 <= main_afe5808a1_shifter13_reg31;
	main_afe5808a1_shifter13_reg33 <= main_afe5808a1_shifter13_reg32;
	main_afe5808a1_shifter13_reg34 <= main_afe5808a1_shifter13_reg33;
	main_afe5808a1_shifter13_reg35 <= main_afe5808a1_shifter13_reg34;
	main_afe5808a1_shifter13_reg36 <= main_afe5808a1_shifter13_reg35;
	main_afe5808a1_shifter13_reg37 <= main_afe5808a1_shifter13_reg36;
	main_afe5808a1_shifter13_reg38 <= main_afe5808a1_shifter13_reg37;
	main_afe5808a1_shifter13_reg39 <= main_afe5808a1_shifter13_reg38;
	main_afe5808a1_shifter13_reg40 <= main_afe5808a1_shifter13_reg39;
	main_afe5808a1_shifter13_reg41 <= main_afe5808a1_shifter13_reg40;
	main_afe5808a1_shifter13_reg42 <= main_afe5808a1_shifter13_reg41;
	main_afe5808a1_shifter13_reg43 <= main_afe5808a1_shifter13_reg42;
	main_afe5808a1_shifter13_reg44 <= main_afe5808a1_shifter13_reg43;
	main_afe5808a1_shifter13_reg45 <= main_afe5808a1_shifter13_reg44;
	main_afe5808a1_shifter13_reg46 <= main_afe5808a1_shifter13_reg45;
	main_afe5808a1_shifter13_reg47 <= main_afe5808a1_shifter13_reg46;
	main_afe5808a1_shifter13_reg48 <= main_afe5808a1_shifter13_reg47;
	main_afe5808a1_shifter13_reg49 <= main_afe5808a1_shifter13_reg48;
	main_afe5808a1_shifter13_reg50 <= main_afe5808a1_shifter13_reg49;
	main_afe5808a1_shifter13_reg51 <= main_afe5808a1_shifter13_reg50;
	main_afe5808a1_shifter13_reg52 <= main_afe5808a1_shifter13_reg51;
	main_afe5808a1_shifter13_reg53 <= main_afe5808a1_shifter13_reg52;
	main_afe5808a1_shifter13_reg54 <= main_afe5808a1_shifter13_reg53;
	main_afe5808a1_shifter13_reg55 <= main_afe5808a1_shifter13_reg54;
	main_afe5808a1_shifter13_reg56 <= main_afe5808a1_shifter13_reg55;
	main_afe5808a1_shifter13_reg57 <= main_afe5808a1_shifter13_reg56;
	main_afe5808a1_shifter13_reg58 <= main_afe5808a1_shifter13_reg57;
	main_afe5808a1_shifter13_reg59 <= main_afe5808a1_shifter13_reg58;
	main_afe5808a1_shifter13_reg60 <= main_afe5808a1_shifter13_reg59;
	main_afe5808a1_shifter13_reg61 <= main_afe5808a1_shifter13_reg60;
	main_afe5808a1_shifter13_reg62 <= main_afe5808a1_shifter13_reg61;
	main_afe5808a1_shifter13_reg63 <= main_afe5808a1_shifter13_reg62;
	main_afe5808a1_shifter13_difference <= (main_afe5808a1_shifter13_reg7 - main_afe5808a1_shifter13_reg0);
	if ((main_afe5808a1_shifter13_difference >= 6'd40)) begin
		main_afe5808a1_shifter13_condition <= ((~main_afe5808a1_shifter13_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter13_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter13_counter)
		1'd0: begin
			main_afe5808a1_shifter13_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter13_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter13_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter13_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter13_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter13_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter13_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter13_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter13_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter13_do <= main_afe5808a1_shifter13_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer13_state <= builder_afe5808a1_clockdomainsrenamer13_next_state;
	if (main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value_ce0) begin
		main_afe5808a1_shifter13_trigger <= main_afe5808a1_shifter13_trigger_clockdomainsrenamer13_next_value0;
	end
	if (main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value_ce1) begin
		main_afe5808a1_shifter13_counter <= main_afe5808a1_shifter13_counter_clockdomainsrenamer13_next_value1;
	end
	main_afe5808a1_shifter14_reg0 <= main_afe5808a1_shifter14_data;
	main_afe5808a1_shifter14_reg1 <= main_afe5808a1_shifter14_reg0;
	main_afe5808a1_shifter14_reg2 <= main_afe5808a1_shifter14_reg1;
	main_afe5808a1_shifter14_reg3 <= main_afe5808a1_shifter14_reg2;
	main_afe5808a1_shifter14_reg4 <= main_afe5808a1_shifter14_reg3;
	main_afe5808a1_shifter14_reg5 <= main_afe5808a1_shifter14_reg4;
	main_afe5808a1_shifter14_reg6 <= main_afe5808a1_shifter14_reg5;
	main_afe5808a1_shifter14_reg7 <= main_afe5808a1_shifter14_reg6;
	main_afe5808a1_shifter14_reg8 <= main_afe5808a1_shifter14_reg7;
	main_afe5808a1_shifter14_reg9 <= main_afe5808a1_shifter14_reg8;
	main_afe5808a1_shifter14_reg10 <= main_afe5808a1_shifter14_reg9;
	main_afe5808a1_shifter14_reg11 <= main_afe5808a1_shifter14_reg10;
	main_afe5808a1_shifter14_reg12 <= main_afe5808a1_shifter14_reg11;
	main_afe5808a1_shifter14_reg13 <= main_afe5808a1_shifter14_reg12;
	main_afe5808a1_shifter14_reg14 <= main_afe5808a1_shifter14_reg13;
	main_afe5808a1_shifter14_reg15 <= main_afe5808a1_shifter14_reg14;
	main_afe5808a1_shifter14_reg16 <= main_afe5808a1_shifter14_reg15;
	main_afe5808a1_shifter14_reg17 <= main_afe5808a1_shifter14_reg16;
	main_afe5808a1_shifter14_reg18 <= main_afe5808a1_shifter14_reg17;
	main_afe5808a1_shifter14_reg19 <= main_afe5808a1_shifter14_reg18;
	main_afe5808a1_shifter14_reg20 <= main_afe5808a1_shifter14_reg19;
	main_afe5808a1_shifter14_reg21 <= main_afe5808a1_shifter14_reg20;
	main_afe5808a1_shifter14_reg22 <= main_afe5808a1_shifter14_reg21;
	main_afe5808a1_shifter14_reg23 <= main_afe5808a1_shifter14_reg22;
	main_afe5808a1_shifter14_reg24 <= main_afe5808a1_shifter14_reg23;
	main_afe5808a1_shifter14_reg25 <= main_afe5808a1_shifter14_reg24;
	main_afe5808a1_shifter14_reg26 <= main_afe5808a1_shifter14_reg25;
	main_afe5808a1_shifter14_reg27 <= main_afe5808a1_shifter14_reg26;
	main_afe5808a1_shifter14_reg28 <= main_afe5808a1_shifter14_reg27;
	main_afe5808a1_shifter14_reg29 <= main_afe5808a1_shifter14_reg28;
	main_afe5808a1_shifter14_reg30 <= main_afe5808a1_shifter14_reg29;
	main_afe5808a1_shifter14_reg31 <= main_afe5808a1_shifter14_reg30;
	main_afe5808a1_shifter14_reg32 <= main_afe5808a1_shifter14_reg31;
	main_afe5808a1_shifter14_reg33 <= main_afe5808a1_shifter14_reg32;
	main_afe5808a1_shifter14_reg34 <= main_afe5808a1_shifter14_reg33;
	main_afe5808a1_shifter14_reg35 <= main_afe5808a1_shifter14_reg34;
	main_afe5808a1_shifter14_reg36 <= main_afe5808a1_shifter14_reg35;
	main_afe5808a1_shifter14_reg37 <= main_afe5808a1_shifter14_reg36;
	main_afe5808a1_shifter14_reg38 <= main_afe5808a1_shifter14_reg37;
	main_afe5808a1_shifter14_reg39 <= main_afe5808a1_shifter14_reg38;
	main_afe5808a1_shifter14_reg40 <= main_afe5808a1_shifter14_reg39;
	main_afe5808a1_shifter14_reg41 <= main_afe5808a1_shifter14_reg40;
	main_afe5808a1_shifter14_reg42 <= main_afe5808a1_shifter14_reg41;
	main_afe5808a1_shifter14_reg43 <= main_afe5808a1_shifter14_reg42;
	main_afe5808a1_shifter14_reg44 <= main_afe5808a1_shifter14_reg43;
	main_afe5808a1_shifter14_reg45 <= main_afe5808a1_shifter14_reg44;
	main_afe5808a1_shifter14_reg46 <= main_afe5808a1_shifter14_reg45;
	main_afe5808a1_shifter14_reg47 <= main_afe5808a1_shifter14_reg46;
	main_afe5808a1_shifter14_reg48 <= main_afe5808a1_shifter14_reg47;
	main_afe5808a1_shifter14_reg49 <= main_afe5808a1_shifter14_reg48;
	main_afe5808a1_shifter14_reg50 <= main_afe5808a1_shifter14_reg49;
	main_afe5808a1_shifter14_reg51 <= main_afe5808a1_shifter14_reg50;
	main_afe5808a1_shifter14_reg52 <= main_afe5808a1_shifter14_reg51;
	main_afe5808a1_shifter14_reg53 <= main_afe5808a1_shifter14_reg52;
	main_afe5808a1_shifter14_reg54 <= main_afe5808a1_shifter14_reg53;
	main_afe5808a1_shifter14_reg55 <= main_afe5808a1_shifter14_reg54;
	main_afe5808a1_shifter14_reg56 <= main_afe5808a1_shifter14_reg55;
	main_afe5808a1_shifter14_reg57 <= main_afe5808a1_shifter14_reg56;
	main_afe5808a1_shifter14_reg58 <= main_afe5808a1_shifter14_reg57;
	main_afe5808a1_shifter14_reg59 <= main_afe5808a1_shifter14_reg58;
	main_afe5808a1_shifter14_reg60 <= main_afe5808a1_shifter14_reg59;
	main_afe5808a1_shifter14_reg61 <= main_afe5808a1_shifter14_reg60;
	main_afe5808a1_shifter14_reg62 <= main_afe5808a1_shifter14_reg61;
	main_afe5808a1_shifter14_reg63 <= main_afe5808a1_shifter14_reg62;
	main_afe5808a1_shifter14_difference <= (main_afe5808a1_shifter14_reg7 - main_afe5808a1_shifter14_reg0);
	if ((main_afe5808a1_shifter14_difference >= 6'd40)) begin
		main_afe5808a1_shifter14_condition <= ((~main_afe5808a1_shifter14_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter14_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter14_counter)
		1'd0: begin
			main_afe5808a1_shifter14_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter14_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter14_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter14_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter14_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter14_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter14_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter14_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter14_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter14_do <= main_afe5808a1_shifter14_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer14_state <= builder_afe5808a1_clockdomainsrenamer14_next_state;
	if (main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value_ce0) begin
		main_afe5808a1_shifter14_trigger <= main_afe5808a1_shifter14_trigger_clockdomainsrenamer14_next_value0;
	end
	if (main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value_ce1) begin
		main_afe5808a1_shifter14_counter <= main_afe5808a1_shifter14_counter_clockdomainsrenamer14_next_value1;
	end
	main_afe5808a1_shifter15_reg0 <= main_afe5808a1_shifter15_data;
	main_afe5808a1_shifter15_reg1 <= main_afe5808a1_shifter15_reg0;
	main_afe5808a1_shifter15_reg2 <= main_afe5808a1_shifter15_reg1;
	main_afe5808a1_shifter15_reg3 <= main_afe5808a1_shifter15_reg2;
	main_afe5808a1_shifter15_reg4 <= main_afe5808a1_shifter15_reg3;
	main_afe5808a1_shifter15_reg5 <= main_afe5808a1_shifter15_reg4;
	main_afe5808a1_shifter15_reg6 <= main_afe5808a1_shifter15_reg5;
	main_afe5808a1_shifter15_reg7 <= main_afe5808a1_shifter15_reg6;
	main_afe5808a1_shifter15_reg8 <= main_afe5808a1_shifter15_reg7;
	main_afe5808a1_shifter15_reg9 <= main_afe5808a1_shifter15_reg8;
	main_afe5808a1_shifter15_reg10 <= main_afe5808a1_shifter15_reg9;
	main_afe5808a1_shifter15_reg11 <= main_afe5808a1_shifter15_reg10;
	main_afe5808a1_shifter15_reg12 <= main_afe5808a1_shifter15_reg11;
	main_afe5808a1_shifter15_reg13 <= main_afe5808a1_shifter15_reg12;
	main_afe5808a1_shifter15_reg14 <= main_afe5808a1_shifter15_reg13;
	main_afe5808a1_shifter15_reg15 <= main_afe5808a1_shifter15_reg14;
	main_afe5808a1_shifter15_reg16 <= main_afe5808a1_shifter15_reg15;
	main_afe5808a1_shifter15_reg17 <= main_afe5808a1_shifter15_reg16;
	main_afe5808a1_shifter15_reg18 <= main_afe5808a1_shifter15_reg17;
	main_afe5808a1_shifter15_reg19 <= main_afe5808a1_shifter15_reg18;
	main_afe5808a1_shifter15_reg20 <= main_afe5808a1_shifter15_reg19;
	main_afe5808a1_shifter15_reg21 <= main_afe5808a1_shifter15_reg20;
	main_afe5808a1_shifter15_reg22 <= main_afe5808a1_shifter15_reg21;
	main_afe5808a1_shifter15_reg23 <= main_afe5808a1_shifter15_reg22;
	main_afe5808a1_shifter15_reg24 <= main_afe5808a1_shifter15_reg23;
	main_afe5808a1_shifter15_reg25 <= main_afe5808a1_shifter15_reg24;
	main_afe5808a1_shifter15_reg26 <= main_afe5808a1_shifter15_reg25;
	main_afe5808a1_shifter15_reg27 <= main_afe5808a1_shifter15_reg26;
	main_afe5808a1_shifter15_reg28 <= main_afe5808a1_shifter15_reg27;
	main_afe5808a1_shifter15_reg29 <= main_afe5808a1_shifter15_reg28;
	main_afe5808a1_shifter15_reg30 <= main_afe5808a1_shifter15_reg29;
	main_afe5808a1_shifter15_reg31 <= main_afe5808a1_shifter15_reg30;
	main_afe5808a1_shifter15_reg32 <= main_afe5808a1_shifter15_reg31;
	main_afe5808a1_shifter15_reg33 <= main_afe5808a1_shifter15_reg32;
	main_afe5808a1_shifter15_reg34 <= main_afe5808a1_shifter15_reg33;
	main_afe5808a1_shifter15_reg35 <= main_afe5808a1_shifter15_reg34;
	main_afe5808a1_shifter15_reg36 <= main_afe5808a1_shifter15_reg35;
	main_afe5808a1_shifter15_reg37 <= main_afe5808a1_shifter15_reg36;
	main_afe5808a1_shifter15_reg38 <= main_afe5808a1_shifter15_reg37;
	main_afe5808a1_shifter15_reg39 <= main_afe5808a1_shifter15_reg38;
	main_afe5808a1_shifter15_reg40 <= main_afe5808a1_shifter15_reg39;
	main_afe5808a1_shifter15_reg41 <= main_afe5808a1_shifter15_reg40;
	main_afe5808a1_shifter15_reg42 <= main_afe5808a1_shifter15_reg41;
	main_afe5808a1_shifter15_reg43 <= main_afe5808a1_shifter15_reg42;
	main_afe5808a1_shifter15_reg44 <= main_afe5808a1_shifter15_reg43;
	main_afe5808a1_shifter15_reg45 <= main_afe5808a1_shifter15_reg44;
	main_afe5808a1_shifter15_reg46 <= main_afe5808a1_shifter15_reg45;
	main_afe5808a1_shifter15_reg47 <= main_afe5808a1_shifter15_reg46;
	main_afe5808a1_shifter15_reg48 <= main_afe5808a1_shifter15_reg47;
	main_afe5808a1_shifter15_reg49 <= main_afe5808a1_shifter15_reg48;
	main_afe5808a1_shifter15_reg50 <= main_afe5808a1_shifter15_reg49;
	main_afe5808a1_shifter15_reg51 <= main_afe5808a1_shifter15_reg50;
	main_afe5808a1_shifter15_reg52 <= main_afe5808a1_shifter15_reg51;
	main_afe5808a1_shifter15_reg53 <= main_afe5808a1_shifter15_reg52;
	main_afe5808a1_shifter15_reg54 <= main_afe5808a1_shifter15_reg53;
	main_afe5808a1_shifter15_reg55 <= main_afe5808a1_shifter15_reg54;
	main_afe5808a1_shifter15_reg56 <= main_afe5808a1_shifter15_reg55;
	main_afe5808a1_shifter15_reg57 <= main_afe5808a1_shifter15_reg56;
	main_afe5808a1_shifter15_reg58 <= main_afe5808a1_shifter15_reg57;
	main_afe5808a1_shifter15_reg59 <= main_afe5808a1_shifter15_reg58;
	main_afe5808a1_shifter15_reg60 <= main_afe5808a1_shifter15_reg59;
	main_afe5808a1_shifter15_reg61 <= main_afe5808a1_shifter15_reg60;
	main_afe5808a1_shifter15_reg62 <= main_afe5808a1_shifter15_reg61;
	main_afe5808a1_shifter15_reg63 <= main_afe5808a1_shifter15_reg62;
	main_afe5808a1_shifter15_difference <= (main_afe5808a1_shifter15_reg7 - main_afe5808a1_shifter15_reg0);
	if ((main_afe5808a1_shifter15_difference >= 6'd40)) begin
		main_afe5808a1_shifter15_condition <= ((~main_afe5808a1_shifter15_difference) + 1'd1);
	end else begin
		main_afe5808a1_shifter15_condition <= 1'd0;
	end
	case (main_afe5808a1_shifter15_counter)
		1'd0: begin
			main_afe5808a1_shifter15_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a1_shifter15_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a1_shifter15_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a1_shifter15_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a1_shifter15_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a1_shifter15_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a1_shifter15_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a1_shifter15_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a1_shifter15_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a1_shifter15_do <= main_afe5808a1_shifter15_reg63;
		end
	endcase
	builder_afe5808a1_clockdomainsrenamer15_state <= builder_afe5808a1_clockdomainsrenamer15_next_state;
	if (main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value_ce0) begin
		main_afe5808a1_shifter15_trigger <= main_afe5808a1_shifter15_trigger_clockdomainsrenamer15_next_value0;
	end
	if (main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value_ce1) begin
		main_afe5808a1_shifter15_counter <= main_afe5808a1_shifter15_counter_clockdomainsrenamer15_next_value1;
	end
	if (adc1_adc_frame_rst) begin
		main_afe5808a1_bitslip <= 1'd0;
		main_afe5808a1_bitslip_lat <= 4'd0;
		main_afe5808a1_endpoint8_payload_data <= 32'd0;
		main_afe5808a1_shifter8_trigger <= 1'd0;
		main_afe5808a1_shifter8_data <= 14'd0;
		main_afe5808a1_shifter8_difference <= 14'd0;
		main_afe5808a1_shifter8_condition <= 14'd0;
		main_afe5808a1_shifter8_do <= 34'd12000;
		main_afe5808a1_shifter8_counter <= 12'd0;
		main_afe5808a1_shifter8_reg0 <= 14'd14000;
		main_afe5808a1_shifter8_reg1 <= 14'd14000;
		main_afe5808a1_shifter8_reg2 <= 14'd14000;
		main_afe5808a1_shifter8_reg3 <= 14'd14000;
		main_afe5808a1_shifter8_reg4 <= 14'd14000;
		main_afe5808a1_shifter8_reg5 <= 14'd14000;
		main_afe5808a1_shifter8_reg6 <= 14'd14000;
		main_afe5808a1_shifter8_reg7 <= 14'd14000;
		main_afe5808a1_shifter8_reg8 <= 14'd14000;
		main_afe5808a1_shifter8_reg9 <= 14'd14000;
		main_afe5808a1_shifter8_reg10 <= 14'd14000;
		main_afe5808a1_shifter8_reg11 <= 14'd14000;
		main_afe5808a1_shifter8_reg12 <= 14'd14000;
		main_afe5808a1_shifter8_reg13 <= 14'd14000;
		main_afe5808a1_shifter8_reg14 <= 14'd14000;
		main_afe5808a1_shifter8_reg15 <= 14'd14000;
		main_afe5808a1_shifter8_reg16 <= 14'd14000;
		main_afe5808a1_shifter8_reg17 <= 14'd14000;
		main_afe5808a1_shifter8_reg18 <= 14'd14000;
		main_afe5808a1_shifter8_reg19 <= 14'd14000;
		main_afe5808a1_shifter8_reg20 <= 14'd14000;
		main_afe5808a1_shifter8_reg21 <= 14'd14000;
		main_afe5808a1_shifter8_reg22 <= 14'd14000;
		main_afe5808a1_shifter8_reg23 <= 14'd14000;
		main_afe5808a1_shifter8_reg24 <= 14'd14000;
		main_afe5808a1_shifter8_reg25 <= 14'd14000;
		main_afe5808a1_shifter8_reg26 <= 14'd14000;
		main_afe5808a1_shifter8_reg27 <= 14'd14000;
		main_afe5808a1_shifter8_reg28 <= 14'd14000;
		main_afe5808a1_shifter8_reg29 <= 14'd14000;
		main_afe5808a1_shifter8_reg30 <= 14'd14000;
		main_afe5808a1_shifter8_reg31 <= 14'd14000;
		main_afe5808a1_shifter8_reg32 <= 14'd14000;
		main_afe5808a1_shifter8_reg33 <= 14'd14000;
		main_afe5808a1_shifter8_reg34 <= 14'd14000;
		main_afe5808a1_shifter8_reg35 <= 14'd14000;
		main_afe5808a1_shifter8_reg36 <= 14'd14000;
		main_afe5808a1_shifter8_reg37 <= 14'd14000;
		main_afe5808a1_shifter8_reg38 <= 14'd14000;
		main_afe5808a1_shifter8_reg39 <= 14'd14000;
		main_afe5808a1_shifter8_reg40 <= 14'd14000;
		main_afe5808a1_shifter8_reg41 <= 14'd14000;
		main_afe5808a1_shifter8_reg42 <= 14'd14000;
		main_afe5808a1_shifter8_reg43 <= 14'd14000;
		main_afe5808a1_shifter8_reg44 <= 14'd14000;
		main_afe5808a1_shifter8_reg45 <= 14'd14000;
		main_afe5808a1_shifter8_reg46 <= 14'd14000;
		main_afe5808a1_shifter8_reg47 <= 14'd14000;
		main_afe5808a1_shifter8_reg48 <= 14'd14000;
		main_afe5808a1_shifter8_reg49 <= 14'd14000;
		main_afe5808a1_shifter8_reg50 <= 14'd14000;
		main_afe5808a1_shifter8_reg51 <= 14'd14000;
		main_afe5808a1_shifter8_reg52 <= 14'd14000;
		main_afe5808a1_shifter8_reg53 <= 14'd14000;
		main_afe5808a1_shifter8_reg54 <= 14'd14000;
		main_afe5808a1_shifter8_reg55 <= 14'd14000;
		main_afe5808a1_shifter8_reg56 <= 14'd14000;
		main_afe5808a1_shifter8_reg57 <= 14'd14000;
		main_afe5808a1_shifter8_reg58 <= 14'd14000;
		main_afe5808a1_shifter8_reg59 <= 14'd14000;
		main_afe5808a1_shifter8_reg60 <= 14'd14000;
		main_afe5808a1_shifter8_reg61 <= 14'd14000;
		main_afe5808a1_shifter8_reg62 <= 14'd14000;
		main_afe5808a1_shifter8_reg63 <= 14'd14000;
		main_afe5808a1_endpoint9_payload_data <= 32'd0;
		main_afe5808a1_shifter9_trigger <= 1'd0;
		main_afe5808a1_shifter9_data <= 14'd0;
		main_afe5808a1_shifter9_difference <= 14'd0;
		main_afe5808a1_shifter9_condition <= 14'd0;
		main_afe5808a1_shifter9_do <= 34'd12000;
		main_afe5808a1_shifter9_counter <= 12'd0;
		main_afe5808a1_shifter9_reg0 <= 14'd14000;
		main_afe5808a1_shifter9_reg1 <= 14'd14000;
		main_afe5808a1_shifter9_reg2 <= 14'd14000;
		main_afe5808a1_shifter9_reg3 <= 14'd14000;
		main_afe5808a1_shifter9_reg4 <= 14'd14000;
		main_afe5808a1_shifter9_reg5 <= 14'd14000;
		main_afe5808a1_shifter9_reg6 <= 14'd14000;
		main_afe5808a1_shifter9_reg7 <= 14'd14000;
		main_afe5808a1_shifter9_reg8 <= 14'd14000;
		main_afe5808a1_shifter9_reg9 <= 14'd14000;
		main_afe5808a1_shifter9_reg10 <= 14'd14000;
		main_afe5808a1_shifter9_reg11 <= 14'd14000;
		main_afe5808a1_shifter9_reg12 <= 14'd14000;
		main_afe5808a1_shifter9_reg13 <= 14'd14000;
		main_afe5808a1_shifter9_reg14 <= 14'd14000;
		main_afe5808a1_shifter9_reg15 <= 14'd14000;
		main_afe5808a1_shifter9_reg16 <= 14'd14000;
		main_afe5808a1_shifter9_reg17 <= 14'd14000;
		main_afe5808a1_shifter9_reg18 <= 14'd14000;
		main_afe5808a1_shifter9_reg19 <= 14'd14000;
		main_afe5808a1_shifter9_reg20 <= 14'd14000;
		main_afe5808a1_shifter9_reg21 <= 14'd14000;
		main_afe5808a1_shifter9_reg22 <= 14'd14000;
		main_afe5808a1_shifter9_reg23 <= 14'd14000;
		main_afe5808a1_shifter9_reg24 <= 14'd14000;
		main_afe5808a1_shifter9_reg25 <= 14'd14000;
		main_afe5808a1_shifter9_reg26 <= 14'd14000;
		main_afe5808a1_shifter9_reg27 <= 14'd14000;
		main_afe5808a1_shifter9_reg28 <= 14'd14000;
		main_afe5808a1_shifter9_reg29 <= 14'd14000;
		main_afe5808a1_shifter9_reg30 <= 14'd14000;
		main_afe5808a1_shifter9_reg31 <= 14'd14000;
		main_afe5808a1_shifter9_reg32 <= 14'd14000;
		main_afe5808a1_shifter9_reg33 <= 14'd14000;
		main_afe5808a1_shifter9_reg34 <= 14'd14000;
		main_afe5808a1_shifter9_reg35 <= 14'd14000;
		main_afe5808a1_shifter9_reg36 <= 14'd14000;
		main_afe5808a1_shifter9_reg37 <= 14'd14000;
		main_afe5808a1_shifter9_reg38 <= 14'd14000;
		main_afe5808a1_shifter9_reg39 <= 14'd14000;
		main_afe5808a1_shifter9_reg40 <= 14'd14000;
		main_afe5808a1_shifter9_reg41 <= 14'd14000;
		main_afe5808a1_shifter9_reg42 <= 14'd14000;
		main_afe5808a1_shifter9_reg43 <= 14'd14000;
		main_afe5808a1_shifter9_reg44 <= 14'd14000;
		main_afe5808a1_shifter9_reg45 <= 14'd14000;
		main_afe5808a1_shifter9_reg46 <= 14'd14000;
		main_afe5808a1_shifter9_reg47 <= 14'd14000;
		main_afe5808a1_shifter9_reg48 <= 14'd14000;
		main_afe5808a1_shifter9_reg49 <= 14'd14000;
		main_afe5808a1_shifter9_reg50 <= 14'd14000;
		main_afe5808a1_shifter9_reg51 <= 14'd14000;
		main_afe5808a1_shifter9_reg52 <= 14'd14000;
		main_afe5808a1_shifter9_reg53 <= 14'd14000;
		main_afe5808a1_shifter9_reg54 <= 14'd14000;
		main_afe5808a1_shifter9_reg55 <= 14'd14000;
		main_afe5808a1_shifter9_reg56 <= 14'd14000;
		main_afe5808a1_shifter9_reg57 <= 14'd14000;
		main_afe5808a1_shifter9_reg58 <= 14'd14000;
		main_afe5808a1_shifter9_reg59 <= 14'd14000;
		main_afe5808a1_shifter9_reg60 <= 14'd14000;
		main_afe5808a1_shifter9_reg61 <= 14'd14000;
		main_afe5808a1_shifter9_reg62 <= 14'd14000;
		main_afe5808a1_shifter9_reg63 <= 14'd14000;
		main_afe5808a1_endpoint10_payload_data <= 32'd0;
		main_afe5808a1_shifter10_trigger <= 1'd0;
		main_afe5808a1_shifter10_data <= 14'd0;
		main_afe5808a1_shifter10_difference <= 14'd0;
		main_afe5808a1_shifter10_condition <= 14'd0;
		main_afe5808a1_shifter10_do <= 34'd12000;
		main_afe5808a1_shifter10_counter <= 12'd0;
		main_afe5808a1_shifter10_reg0 <= 14'd14000;
		main_afe5808a1_shifter10_reg1 <= 14'd14000;
		main_afe5808a1_shifter10_reg2 <= 14'd14000;
		main_afe5808a1_shifter10_reg3 <= 14'd14000;
		main_afe5808a1_shifter10_reg4 <= 14'd14000;
		main_afe5808a1_shifter10_reg5 <= 14'd14000;
		main_afe5808a1_shifter10_reg6 <= 14'd14000;
		main_afe5808a1_shifter10_reg7 <= 14'd14000;
		main_afe5808a1_shifter10_reg8 <= 14'd14000;
		main_afe5808a1_shifter10_reg9 <= 14'd14000;
		main_afe5808a1_shifter10_reg10 <= 14'd14000;
		main_afe5808a1_shifter10_reg11 <= 14'd14000;
		main_afe5808a1_shifter10_reg12 <= 14'd14000;
		main_afe5808a1_shifter10_reg13 <= 14'd14000;
		main_afe5808a1_shifter10_reg14 <= 14'd14000;
		main_afe5808a1_shifter10_reg15 <= 14'd14000;
		main_afe5808a1_shifter10_reg16 <= 14'd14000;
		main_afe5808a1_shifter10_reg17 <= 14'd14000;
		main_afe5808a1_shifter10_reg18 <= 14'd14000;
		main_afe5808a1_shifter10_reg19 <= 14'd14000;
		main_afe5808a1_shifter10_reg20 <= 14'd14000;
		main_afe5808a1_shifter10_reg21 <= 14'd14000;
		main_afe5808a1_shifter10_reg22 <= 14'd14000;
		main_afe5808a1_shifter10_reg23 <= 14'd14000;
		main_afe5808a1_shifter10_reg24 <= 14'd14000;
		main_afe5808a1_shifter10_reg25 <= 14'd14000;
		main_afe5808a1_shifter10_reg26 <= 14'd14000;
		main_afe5808a1_shifter10_reg27 <= 14'd14000;
		main_afe5808a1_shifter10_reg28 <= 14'd14000;
		main_afe5808a1_shifter10_reg29 <= 14'd14000;
		main_afe5808a1_shifter10_reg30 <= 14'd14000;
		main_afe5808a1_shifter10_reg31 <= 14'd14000;
		main_afe5808a1_shifter10_reg32 <= 14'd14000;
		main_afe5808a1_shifter10_reg33 <= 14'd14000;
		main_afe5808a1_shifter10_reg34 <= 14'd14000;
		main_afe5808a1_shifter10_reg35 <= 14'd14000;
		main_afe5808a1_shifter10_reg36 <= 14'd14000;
		main_afe5808a1_shifter10_reg37 <= 14'd14000;
		main_afe5808a1_shifter10_reg38 <= 14'd14000;
		main_afe5808a1_shifter10_reg39 <= 14'd14000;
		main_afe5808a1_shifter10_reg40 <= 14'd14000;
		main_afe5808a1_shifter10_reg41 <= 14'd14000;
		main_afe5808a1_shifter10_reg42 <= 14'd14000;
		main_afe5808a1_shifter10_reg43 <= 14'd14000;
		main_afe5808a1_shifter10_reg44 <= 14'd14000;
		main_afe5808a1_shifter10_reg45 <= 14'd14000;
		main_afe5808a1_shifter10_reg46 <= 14'd14000;
		main_afe5808a1_shifter10_reg47 <= 14'd14000;
		main_afe5808a1_shifter10_reg48 <= 14'd14000;
		main_afe5808a1_shifter10_reg49 <= 14'd14000;
		main_afe5808a1_shifter10_reg50 <= 14'd14000;
		main_afe5808a1_shifter10_reg51 <= 14'd14000;
		main_afe5808a1_shifter10_reg52 <= 14'd14000;
		main_afe5808a1_shifter10_reg53 <= 14'd14000;
		main_afe5808a1_shifter10_reg54 <= 14'd14000;
		main_afe5808a1_shifter10_reg55 <= 14'd14000;
		main_afe5808a1_shifter10_reg56 <= 14'd14000;
		main_afe5808a1_shifter10_reg57 <= 14'd14000;
		main_afe5808a1_shifter10_reg58 <= 14'd14000;
		main_afe5808a1_shifter10_reg59 <= 14'd14000;
		main_afe5808a1_shifter10_reg60 <= 14'd14000;
		main_afe5808a1_shifter10_reg61 <= 14'd14000;
		main_afe5808a1_shifter10_reg62 <= 14'd14000;
		main_afe5808a1_shifter10_reg63 <= 14'd14000;
		main_afe5808a1_endpoint11_payload_data <= 32'd0;
		main_afe5808a1_shifter11_trigger <= 1'd0;
		main_afe5808a1_shifter11_data <= 14'd0;
		main_afe5808a1_shifter11_difference <= 14'd0;
		main_afe5808a1_shifter11_condition <= 14'd0;
		main_afe5808a1_shifter11_do <= 34'd12000;
		main_afe5808a1_shifter11_counter <= 12'd0;
		main_afe5808a1_shifter11_reg0 <= 14'd14000;
		main_afe5808a1_shifter11_reg1 <= 14'd14000;
		main_afe5808a1_shifter11_reg2 <= 14'd14000;
		main_afe5808a1_shifter11_reg3 <= 14'd14000;
		main_afe5808a1_shifter11_reg4 <= 14'd14000;
		main_afe5808a1_shifter11_reg5 <= 14'd14000;
		main_afe5808a1_shifter11_reg6 <= 14'd14000;
		main_afe5808a1_shifter11_reg7 <= 14'd14000;
		main_afe5808a1_shifter11_reg8 <= 14'd14000;
		main_afe5808a1_shifter11_reg9 <= 14'd14000;
		main_afe5808a1_shifter11_reg10 <= 14'd14000;
		main_afe5808a1_shifter11_reg11 <= 14'd14000;
		main_afe5808a1_shifter11_reg12 <= 14'd14000;
		main_afe5808a1_shifter11_reg13 <= 14'd14000;
		main_afe5808a1_shifter11_reg14 <= 14'd14000;
		main_afe5808a1_shifter11_reg15 <= 14'd14000;
		main_afe5808a1_shifter11_reg16 <= 14'd14000;
		main_afe5808a1_shifter11_reg17 <= 14'd14000;
		main_afe5808a1_shifter11_reg18 <= 14'd14000;
		main_afe5808a1_shifter11_reg19 <= 14'd14000;
		main_afe5808a1_shifter11_reg20 <= 14'd14000;
		main_afe5808a1_shifter11_reg21 <= 14'd14000;
		main_afe5808a1_shifter11_reg22 <= 14'd14000;
		main_afe5808a1_shifter11_reg23 <= 14'd14000;
		main_afe5808a1_shifter11_reg24 <= 14'd14000;
		main_afe5808a1_shifter11_reg25 <= 14'd14000;
		main_afe5808a1_shifter11_reg26 <= 14'd14000;
		main_afe5808a1_shifter11_reg27 <= 14'd14000;
		main_afe5808a1_shifter11_reg28 <= 14'd14000;
		main_afe5808a1_shifter11_reg29 <= 14'd14000;
		main_afe5808a1_shifter11_reg30 <= 14'd14000;
		main_afe5808a1_shifter11_reg31 <= 14'd14000;
		main_afe5808a1_shifter11_reg32 <= 14'd14000;
		main_afe5808a1_shifter11_reg33 <= 14'd14000;
		main_afe5808a1_shifter11_reg34 <= 14'd14000;
		main_afe5808a1_shifter11_reg35 <= 14'd14000;
		main_afe5808a1_shifter11_reg36 <= 14'd14000;
		main_afe5808a1_shifter11_reg37 <= 14'd14000;
		main_afe5808a1_shifter11_reg38 <= 14'd14000;
		main_afe5808a1_shifter11_reg39 <= 14'd14000;
		main_afe5808a1_shifter11_reg40 <= 14'd14000;
		main_afe5808a1_shifter11_reg41 <= 14'd14000;
		main_afe5808a1_shifter11_reg42 <= 14'd14000;
		main_afe5808a1_shifter11_reg43 <= 14'd14000;
		main_afe5808a1_shifter11_reg44 <= 14'd14000;
		main_afe5808a1_shifter11_reg45 <= 14'd14000;
		main_afe5808a1_shifter11_reg46 <= 14'd14000;
		main_afe5808a1_shifter11_reg47 <= 14'd14000;
		main_afe5808a1_shifter11_reg48 <= 14'd14000;
		main_afe5808a1_shifter11_reg49 <= 14'd14000;
		main_afe5808a1_shifter11_reg50 <= 14'd14000;
		main_afe5808a1_shifter11_reg51 <= 14'd14000;
		main_afe5808a1_shifter11_reg52 <= 14'd14000;
		main_afe5808a1_shifter11_reg53 <= 14'd14000;
		main_afe5808a1_shifter11_reg54 <= 14'd14000;
		main_afe5808a1_shifter11_reg55 <= 14'd14000;
		main_afe5808a1_shifter11_reg56 <= 14'd14000;
		main_afe5808a1_shifter11_reg57 <= 14'd14000;
		main_afe5808a1_shifter11_reg58 <= 14'd14000;
		main_afe5808a1_shifter11_reg59 <= 14'd14000;
		main_afe5808a1_shifter11_reg60 <= 14'd14000;
		main_afe5808a1_shifter11_reg61 <= 14'd14000;
		main_afe5808a1_shifter11_reg62 <= 14'd14000;
		main_afe5808a1_shifter11_reg63 <= 14'd14000;
		main_afe5808a1_endpoint12_payload_data <= 32'd0;
		main_afe5808a1_shifter12_trigger <= 1'd0;
		main_afe5808a1_shifter12_data <= 14'd0;
		main_afe5808a1_shifter12_difference <= 14'd0;
		main_afe5808a1_shifter12_condition <= 14'd0;
		main_afe5808a1_shifter12_do <= 34'd12000;
		main_afe5808a1_shifter12_counter <= 12'd0;
		main_afe5808a1_shifter12_reg0 <= 14'd14000;
		main_afe5808a1_shifter12_reg1 <= 14'd14000;
		main_afe5808a1_shifter12_reg2 <= 14'd14000;
		main_afe5808a1_shifter12_reg3 <= 14'd14000;
		main_afe5808a1_shifter12_reg4 <= 14'd14000;
		main_afe5808a1_shifter12_reg5 <= 14'd14000;
		main_afe5808a1_shifter12_reg6 <= 14'd14000;
		main_afe5808a1_shifter12_reg7 <= 14'd14000;
		main_afe5808a1_shifter12_reg8 <= 14'd14000;
		main_afe5808a1_shifter12_reg9 <= 14'd14000;
		main_afe5808a1_shifter12_reg10 <= 14'd14000;
		main_afe5808a1_shifter12_reg11 <= 14'd14000;
		main_afe5808a1_shifter12_reg12 <= 14'd14000;
		main_afe5808a1_shifter12_reg13 <= 14'd14000;
		main_afe5808a1_shifter12_reg14 <= 14'd14000;
		main_afe5808a1_shifter12_reg15 <= 14'd14000;
		main_afe5808a1_shifter12_reg16 <= 14'd14000;
		main_afe5808a1_shifter12_reg17 <= 14'd14000;
		main_afe5808a1_shifter12_reg18 <= 14'd14000;
		main_afe5808a1_shifter12_reg19 <= 14'd14000;
		main_afe5808a1_shifter12_reg20 <= 14'd14000;
		main_afe5808a1_shifter12_reg21 <= 14'd14000;
		main_afe5808a1_shifter12_reg22 <= 14'd14000;
		main_afe5808a1_shifter12_reg23 <= 14'd14000;
		main_afe5808a1_shifter12_reg24 <= 14'd14000;
		main_afe5808a1_shifter12_reg25 <= 14'd14000;
		main_afe5808a1_shifter12_reg26 <= 14'd14000;
		main_afe5808a1_shifter12_reg27 <= 14'd14000;
		main_afe5808a1_shifter12_reg28 <= 14'd14000;
		main_afe5808a1_shifter12_reg29 <= 14'd14000;
		main_afe5808a1_shifter12_reg30 <= 14'd14000;
		main_afe5808a1_shifter12_reg31 <= 14'd14000;
		main_afe5808a1_shifter12_reg32 <= 14'd14000;
		main_afe5808a1_shifter12_reg33 <= 14'd14000;
		main_afe5808a1_shifter12_reg34 <= 14'd14000;
		main_afe5808a1_shifter12_reg35 <= 14'd14000;
		main_afe5808a1_shifter12_reg36 <= 14'd14000;
		main_afe5808a1_shifter12_reg37 <= 14'd14000;
		main_afe5808a1_shifter12_reg38 <= 14'd14000;
		main_afe5808a1_shifter12_reg39 <= 14'd14000;
		main_afe5808a1_shifter12_reg40 <= 14'd14000;
		main_afe5808a1_shifter12_reg41 <= 14'd14000;
		main_afe5808a1_shifter12_reg42 <= 14'd14000;
		main_afe5808a1_shifter12_reg43 <= 14'd14000;
		main_afe5808a1_shifter12_reg44 <= 14'd14000;
		main_afe5808a1_shifter12_reg45 <= 14'd14000;
		main_afe5808a1_shifter12_reg46 <= 14'd14000;
		main_afe5808a1_shifter12_reg47 <= 14'd14000;
		main_afe5808a1_shifter12_reg48 <= 14'd14000;
		main_afe5808a1_shifter12_reg49 <= 14'd14000;
		main_afe5808a1_shifter12_reg50 <= 14'd14000;
		main_afe5808a1_shifter12_reg51 <= 14'd14000;
		main_afe5808a1_shifter12_reg52 <= 14'd14000;
		main_afe5808a1_shifter12_reg53 <= 14'd14000;
		main_afe5808a1_shifter12_reg54 <= 14'd14000;
		main_afe5808a1_shifter12_reg55 <= 14'd14000;
		main_afe5808a1_shifter12_reg56 <= 14'd14000;
		main_afe5808a1_shifter12_reg57 <= 14'd14000;
		main_afe5808a1_shifter12_reg58 <= 14'd14000;
		main_afe5808a1_shifter12_reg59 <= 14'd14000;
		main_afe5808a1_shifter12_reg60 <= 14'd14000;
		main_afe5808a1_shifter12_reg61 <= 14'd14000;
		main_afe5808a1_shifter12_reg62 <= 14'd14000;
		main_afe5808a1_shifter12_reg63 <= 14'd14000;
		main_afe5808a1_endpoint13_payload_data <= 32'd0;
		main_afe5808a1_shifter13_trigger <= 1'd0;
		main_afe5808a1_shifter13_data <= 14'd0;
		main_afe5808a1_shifter13_difference <= 14'd0;
		main_afe5808a1_shifter13_condition <= 14'd0;
		main_afe5808a1_shifter13_do <= 34'd12000;
		main_afe5808a1_shifter13_counter <= 12'd0;
		main_afe5808a1_shifter13_reg0 <= 14'd14000;
		main_afe5808a1_shifter13_reg1 <= 14'd14000;
		main_afe5808a1_shifter13_reg2 <= 14'd14000;
		main_afe5808a1_shifter13_reg3 <= 14'd14000;
		main_afe5808a1_shifter13_reg4 <= 14'd14000;
		main_afe5808a1_shifter13_reg5 <= 14'd14000;
		main_afe5808a1_shifter13_reg6 <= 14'd14000;
		main_afe5808a1_shifter13_reg7 <= 14'd14000;
		main_afe5808a1_shifter13_reg8 <= 14'd14000;
		main_afe5808a1_shifter13_reg9 <= 14'd14000;
		main_afe5808a1_shifter13_reg10 <= 14'd14000;
		main_afe5808a1_shifter13_reg11 <= 14'd14000;
		main_afe5808a1_shifter13_reg12 <= 14'd14000;
		main_afe5808a1_shifter13_reg13 <= 14'd14000;
		main_afe5808a1_shifter13_reg14 <= 14'd14000;
		main_afe5808a1_shifter13_reg15 <= 14'd14000;
		main_afe5808a1_shifter13_reg16 <= 14'd14000;
		main_afe5808a1_shifter13_reg17 <= 14'd14000;
		main_afe5808a1_shifter13_reg18 <= 14'd14000;
		main_afe5808a1_shifter13_reg19 <= 14'd14000;
		main_afe5808a1_shifter13_reg20 <= 14'd14000;
		main_afe5808a1_shifter13_reg21 <= 14'd14000;
		main_afe5808a1_shifter13_reg22 <= 14'd14000;
		main_afe5808a1_shifter13_reg23 <= 14'd14000;
		main_afe5808a1_shifter13_reg24 <= 14'd14000;
		main_afe5808a1_shifter13_reg25 <= 14'd14000;
		main_afe5808a1_shifter13_reg26 <= 14'd14000;
		main_afe5808a1_shifter13_reg27 <= 14'd14000;
		main_afe5808a1_shifter13_reg28 <= 14'd14000;
		main_afe5808a1_shifter13_reg29 <= 14'd14000;
		main_afe5808a1_shifter13_reg30 <= 14'd14000;
		main_afe5808a1_shifter13_reg31 <= 14'd14000;
		main_afe5808a1_shifter13_reg32 <= 14'd14000;
		main_afe5808a1_shifter13_reg33 <= 14'd14000;
		main_afe5808a1_shifter13_reg34 <= 14'd14000;
		main_afe5808a1_shifter13_reg35 <= 14'd14000;
		main_afe5808a1_shifter13_reg36 <= 14'd14000;
		main_afe5808a1_shifter13_reg37 <= 14'd14000;
		main_afe5808a1_shifter13_reg38 <= 14'd14000;
		main_afe5808a1_shifter13_reg39 <= 14'd14000;
		main_afe5808a1_shifter13_reg40 <= 14'd14000;
		main_afe5808a1_shifter13_reg41 <= 14'd14000;
		main_afe5808a1_shifter13_reg42 <= 14'd14000;
		main_afe5808a1_shifter13_reg43 <= 14'd14000;
		main_afe5808a1_shifter13_reg44 <= 14'd14000;
		main_afe5808a1_shifter13_reg45 <= 14'd14000;
		main_afe5808a1_shifter13_reg46 <= 14'd14000;
		main_afe5808a1_shifter13_reg47 <= 14'd14000;
		main_afe5808a1_shifter13_reg48 <= 14'd14000;
		main_afe5808a1_shifter13_reg49 <= 14'd14000;
		main_afe5808a1_shifter13_reg50 <= 14'd14000;
		main_afe5808a1_shifter13_reg51 <= 14'd14000;
		main_afe5808a1_shifter13_reg52 <= 14'd14000;
		main_afe5808a1_shifter13_reg53 <= 14'd14000;
		main_afe5808a1_shifter13_reg54 <= 14'd14000;
		main_afe5808a1_shifter13_reg55 <= 14'd14000;
		main_afe5808a1_shifter13_reg56 <= 14'd14000;
		main_afe5808a1_shifter13_reg57 <= 14'd14000;
		main_afe5808a1_shifter13_reg58 <= 14'd14000;
		main_afe5808a1_shifter13_reg59 <= 14'd14000;
		main_afe5808a1_shifter13_reg60 <= 14'd14000;
		main_afe5808a1_shifter13_reg61 <= 14'd14000;
		main_afe5808a1_shifter13_reg62 <= 14'd14000;
		main_afe5808a1_shifter13_reg63 <= 14'd14000;
		main_afe5808a1_endpoint14_payload_data <= 32'd0;
		main_afe5808a1_shifter14_trigger <= 1'd0;
		main_afe5808a1_shifter14_data <= 14'd0;
		main_afe5808a1_shifter14_difference <= 14'd0;
		main_afe5808a1_shifter14_condition <= 14'd0;
		main_afe5808a1_shifter14_do <= 34'd12000;
		main_afe5808a1_shifter14_counter <= 12'd0;
		main_afe5808a1_shifter14_reg0 <= 14'd14000;
		main_afe5808a1_shifter14_reg1 <= 14'd14000;
		main_afe5808a1_shifter14_reg2 <= 14'd14000;
		main_afe5808a1_shifter14_reg3 <= 14'd14000;
		main_afe5808a1_shifter14_reg4 <= 14'd14000;
		main_afe5808a1_shifter14_reg5 <= 14'd14000;
		main_afe5808a1_shifter14_reg6 <= 14'd14000;
		main_afe5808a1_shifter14_reg7 <= 14'd14000;
		main_afe5808a1_shifter14_reg8 <= 14'd14000;
		main_afe5808a1_shifter14_reg9 <= 14'd14000;
		main_afe5808a1_shifter14_reg10 <= 14'd14000;
		main_afe5808a1_shifter14_reg11 <= 14'd14000;
		main_afe5808a1_shifter14_reg12 <= 14'd14000;
		main_afe5808a1_shifter14_reg13 <= 14'd14000;
		main_afe5808a1_shifter14_reg14 <= 14'd14000;
		main_afe5808a1_shifter14_reg15 <= 14'd14000;
		main_afe5808a1_shifter14_reg16 <= 14'd14000;
		main_afe5808a1_shifter14_reg17 <= 14'd14000;
		main_afe5808a1_shifter14_reg18 <= 14'd14000;
		main_afe5808a1_shifter14_reg19 <= 14'd14000;
		main_afe5808a1_shifter14_reg20 <= 14'd14000;
		main_afe5808a1_shifter14_reg21 <= 14'd14000;
		main_afe5808a1_shifter14_reg22 <= 14'd14000;
		main_afe5808a1_shifter14_reg23 <= 14'd14000;
		main_afe5808a1_shifter14_reg24 <= 14'd14000;
		main_afe5808a1_shifter14_reg25 <= 14'd14000;
		main_afe5808a1_shifter14_reg26 <= 14'd14000;
		main_afe5808a1_shifter14_reg27 <= 14'd14000;
		main_afe5808a1_shifter14_reg28 <= 14'd14000;
		main_afe5808a1_shifter14_reg29 <= 14'd14000;
		main_afe5808a1_shifter14_reg30 <= 14'd14000;
		main_afe5808a1_shifter14_reg31 <= 14'd14000;
		main_afe5808a1_shifter14_reg32 <= 14'd14000;
		main_afe5808a1_shifter14_reg33 <= 14'd14000;
		main_afe5808a1_shifter14_reg34 <= 14'd14000;
		main_afe5808a1_shifter14_reg35 <= 14'd14000;
		main_afe5808a1_shifter14_reg36 <= 14'd14000;
		main_afe5808a1_shifter14_reg37 <= 14'd14000;
		main_afe5808a1_shifter14_reg38 <= 14'd14000;
		main_afe5808a1_shifter14_reg39 <= 14'd14000;
		main_afe5808a1_shifter14_reg40 <= 14'd14000;
		main_afe5808a1_shifter14_reg41 <= 14'd14000;
		main_afe5808a1_shifter14_reg42 <= 14'd14000;
		main_afe5808a1_shifter14_reg43 <= 14'd14000;
		main_afe5808a1_shifter14_reg44 <= 14'd14000;
		main_afe5808a1_shifter14_reg45 <= 14'd14000;
		main_afe5808a1_shifter14_reg46 <= 14'd14000;
		main_afe5808a1_shifter14_reg47 <= 14'd14000;
		main_afe5808a1_shifter14_reg48 <= 14'd14000;
		main_afe5808a1_shifter14_reg49 <= 14'd14000;
		main_afe5808a1_shifter14_reg50 <= 14'd14000;
		main_afe5808a1_shifter14_reg51 <= 14'd14000;
		main_afe5808a1_shifter14_reg52 <= 14'd14000;
		main_afe5808a1_shifter14_reg53 <= 14'd14000;
		main_afe5808a1_shifter14_reg54 <= 14'd14000;
		main_afe5808a1_shifter14_reg55 <= 14'd14000;
		main_afe5808a1_shifter14_reg56 <= 14'd14000;
		main_afe5808a1_shifter14_reg57 <= 14'd14000;
		main_afe5808a1_shifter14_reg58 <= 14'd14000;
		main_afe5808a1_shifter14_reg59 <= 14'd14000;
		main_afe5808a1_shifter14_reg60 <= 14'd14000;
		main_afe5808a1_shifter14_reg61 <= 14'd14000;
		main_afe5808a1_shifter14_reg62 <= 14'd14000;
		main_afe5808a1_shifter14_reg63 <= 14'd14000;
		main_afe5808a1_endpoint15_payload_data <= 32'd0;
		main_afe5808a1_shifter15_trigger <= 1'd0;
		main_afe5808a1_shifter15_data <= 14'd0;
		main_afe5808a1_shifter15_difference <= 14'd0;
		main_afe5808a1_shifter15_condition <= 14'd0;
		main_afe5808a1_shifter15_do <= 34'd12000;
		main_afe5808a1_shifter15_counter <= 12'd0;
		main_afe5808a1_shifter15_reg0 <= 14'd14000;
		main_afe5808a1_shifter15_reg1 <= 14'd14000;
		main_afe5808a1_shifter15_reg2 <= 14'd14000;
		main_afe5808a1_shifter15_reg3 <= 14'd14000;
		main_afe5808a1_shifter15_reg4 <= 14'd14000;
		main_afe5808a1_shifter15_reg5 <= 14'd14000;
		main_afe5808a1_shifter15_reg6 <= 14'd14000;
		main_afe5808a1_shifter15_reg7 <= 14'd14000;
		main_afe5808a1_shifter15_reg8 <= 14'd14000;
		main_afe5808a1_shifter15_reg9 <= 14'd14000;
		main_afe5808a1_shifter15_reg10 <= 14'd14000;
		main_afe5808a1_shifter15_reg11 <= 14'd14000;
		main_afe5808a1_shifter15_reg12 <= 14'd14000;
		main_afe5808a1_shifter15_reg13 <= 14'd14000;
		main_afe5808a1_shifter15_reg14 <= 14'd14000;
		main_afe5808a1_shifter15_reg15 <= 14'd14000;
		main_afe5808a1_shifter15_reg16 <= 14'd14000;
		main_afe5808a1_shifter15_reg17 <= 14'd14000;
		main_afe5808a1_shifter15_reg18 <= 14'd14000;
		main_afe5808a1_shifter15_reg19 <= 14'd14000;
		main_afe5808a1_shifter15_reg20 <= 14'd14000;
		main_afe5808a1_shifter15_reg21 <= 14'd14000;
		main_afe5808a1_shifter15_reg22 <= 14'd14000;
		main_afe5808a1_shifter15_reg23 <= 14'd14000;
		main_afe5808a1_shifter15_reg24 <= 14'd14000;
		main_afe5808a1_shifter15_reg25 <= 14'd14000;
		main_afe5808a1_shifter15_reg26 <= 14'd14000;
		main_afe5808a1_shifter15_reg27 <= 14'd14000;
		main_afe5808a1_shifter15_reg28 <= 14'd14000;
		main_afe5808a1_shifter15_reg29 <= 14'd14000;
		main_afe5808a1_shifter15_reg30 <= 14'd14000;
		main_afe5808a1_shifter15_reg31 <= 14'd14000;
		main_afe5808a1_shifter15_reg32 <= 14'd14000;
		main_afe5808a1_shifter15_reg33 <= 14'd14000;
		main_afe5808a1_shifter15_reg34 <= 14'd14000;
		main_afe5808a1_shifter15_reg35 <= 14'd14000;
		main_afe5808a1_shifter15_reg36 <= 14'd14000;
		main_afe5808a1_shifter15_reg37 <= 14'd14000;
		main_afe5808a1_shifter15_reg38 <= 14'd14000;
		main_afe5808a1_shifter15_reg39 <= 14'd14000;
		main_afe5808a1_shifter15_reg40 <= 14'd14000;
		main_afe5808a1_shifter15_reg41 <= 14'd14000;
		main_afe5808a1_shifter15_reg42 <= 14'd14000;
		main_afe5808a1_shifter15_reg43 <= 14'd14000;
		main_afe5808a1_shifter15_reg44 <= 14'd14000;
		main_afe5808a1_shifter15_reg45 <= 14'd14000;
		main_afe5808a1_shifter15_reg46 <= 14'd14000;
		main_afe5808a1_shifter15_reg47 <= 14'd14000;
		main_afe5808a1_shifter15_reg48 <= 14'd14000;
		main_afe5808a1_shifter15_reg49 <= 14'd14000;
		main_afe5808a1_shifter15_reg50 <= 14'd14000;
		main_afe5808a1_shifter15_reg51 <= 14'd14000;
		main_afe5808a1_shifter15_reg52 <= 14'd14000;
		main_afe5808a1_shifter15_reg53 <= 14'd14000;
		main_afe5808a1_shifter15_reg54 <= 14'd14000;
		main_afe5808a1_shifter15_reg55 <= 14'd14000;
		main_afe5808a1_shifter15_reg56 <= 14'd14000;
		main_afe5808a1_shifter15_reg57 <= 14'd14000;
		main_afe5808a1_shifter15_reg58 <= 14'd14000;
		main_afe5808a1_shifter15_reg59 <= 14'd14000;
		main_afe5808a1_shifter15_reg60 <= 14'd14000;
		main_afe5808a1_shifter15_reg61 <= 14'd14000;
		main_afe5808a1_shifter15_reg62 <= 14'd14000;
		main_afe5808a1_shifter15_reg63 <= 14'd14000;
		builder_afe5808a1_clockdomainsrenamer8_state <= 1'd0;
		builder_afe5808a1_clockdomainsrenamer9_state <= 1'd0;
		builder_afe5808a1_clockdomainsrenamer10_state <= 1'd0;
		builder_afe5808a1_clockdomainsrenamer11_state <= 1'd0;
		builder_afe5808a1_clockdomainsrenamer12_state <= 1'd0;
		builder_afe5808a1_clockdomainsrenamer13_state <= 1'd0;
		builder_afe5808a1_clockdomainsrenamer14_state <= 1'd0;
		builder_afe5808a1_clockdomainsrenamer15_state <= 1'd0;
	end
end

always @(posedge adc2_adc_frame_clk) begin
	main_afe5808a2_shifter16_data <= main_afe5808a2_serdes16_do;
	main_afe5808a2_endpoint16_payload_data <= main_afe5808a2_shifter16_do;
	main_afe5808a2_shifter17_data <= main_afe5808a2_serdes17_do;
	main_afe5808a2_endpoint17_payload_data <= main_afe5808a2_shifter17_do;
	main_afe5808a2_shifter18_data <= main_afe5808a2_serdes18_do;
	main_afe5808a2_endpoint18_payload_data <= main_afe5808a2_shifter18_do;
	main_afe5808a2_shifter19_data <= main_afe5808a2_serdes19_do;
	main_afe5808a2_endpoint19_payload_data <= main_afe5808a2_shifter19_do;
	main_afe5808a2_shifter20_data <= main_afe5808a2_serdes20_do;
	main_afe5808a2_endpoint20_payload_data <= main_afe5808a2_shifter20_do;
	main_afe5808a2_shifter21_data <= main_afe5808a2_serdes21_do;
	main_afe5808a2_endpoint21_payload_data <= main_afe5808a2_shifter21_do;
	main_afe5808a2_shifter22_data <= main_afe5808a2_serdes22_do;
	main_afe5808a2_endpoint22_payload_data <= main_afe5808a2_shifter22_do;
	main_afe5808a2_shifter23_data <= main_afe5808a2_serdes23_do;
	main_afe5808a2_endpoint23_payload_data <= main_afe5808a2_shifter23_do;
	if ((main_afe5808a2_bitslip_lat == 1'd0)) begin
		main_afe5808a2_bitslip_lat <= 4'd15;
	end else begin
		main_afe5808a2_bitslip_lat <= (main_afe5808a2_bitslip_lat - 1'd1);
	end
	if (((main_afe5808a2_frame_do != 14'd16256) & (main_afe5808a2_bitslip_lat == 1'd1))) begin
		main_afe5808a2_bitslip <= 1'd1;
	end else begin
		main_afe5808a2_bitslip <= 1'd0;
	end
	main_afe5808a2_shifter16_reg0 <= main_afe5808a2_shifter16_data;
	main_afe5808a2_shifter16_reg1 <= main_afe5808a2_shifter16_reg0;
	main_afe5808a2_shifter16_reg2 <= main_afe5808a2_shifter16_reg1;
	main_afe5808a2_shifter16_reg3 <= main_afe5808a2_shifter16_reg2;
	main_afe5808a2_shifter16_reg4 <= main_afe5808a2_shifter16_reg3;
	main_afe5808a2_shifter16_reg5 <= main_afe5808a2_shifter16_reg4;
	main_afe5808a2_shifter16_reg6 <= main_afe5808a2_shifter16_reg5;
	main_afe5808a2_shifter16_reg7 <= main_afe5808a2_shifter16_reg6;
	main_afe5808a2_shifter16_reg8 <= main_afe5808a2_shifter16_reg7;
	main_afe5808a2_shifter16_reg9 <= main_afe5808a2_shifter16_reg8;
	main_afe5808a2_shifter16_reg10 <= main_afe5808a2_shifter16_reg9;
	main_afe5808a2_shifter16_reg11 <= main_afe5808a2_shifter16_reg10;
	main_afe5808a2_shifter16_reg12 <= main_afe5808a2_shifter16_reg11;
	main_afe5808a2_shifter16_reg13 <= main_afe5808a2_shifter16_reg12;
	main_afe5808a2_shifter16_reg14 <= main_afe5808a2_shifter16_reg13;
	main_afe5808a2_shifter16_reg15 <= main_afe5808a2_shifter16_reg14;
	main_afe5808a2_shifter16_reg16 <= main_afe5808a2_shifter16_reg15;
	main_afe5808a2_shifter16_reg17 <= main_afe5808a2_shifter16_reg16;
	main_afe5808a2_shifter16_reg18 <= main_afe5808a2_shifter16_reg17;
	main_afe5808a2_shifter16_reg19 <= main_afe5808a2_shifter16_reg18;
	main_afe5808a2_shifter16_reg20 <= main_afe5808a2_shifter16_reg19;
	main_afe5808a2_shifter16_reg21 <= main_afe5808a2_shifter16_reg20;
	main_afe5808a2_shifter16_reg22 <= main_afe5808a2_shifter16_reg21;
	main_afe5808a2_shifter16_reg23 <= main_afe5808a2_shifter16_reg22;
	main_afe5808a2_shifter16_reg24 <= main_afe5808a2_shifter16_reg23;
	main_afe5808a2_shifter16_reg25 <= main_afe5808a2_shifter16_reg24;
	main_afe5808a2_shifter16_reg26 <= main_afe5808a2_shifter16_reg25;
	main_afe5808a2_shifter16_reg27 <= main_afe5808a2_shifter16_reg26;
	main_afe5808a2_shifter16_reg28 <= main_afe5808a2_shifter16_reg27;
	main_afe5808a2_shifter16_reg29 <= main_afe5808a2_shifter16_reg28;
	main_afe5808a2_shifter16_reg30 <= main_afe5808a2_shifter16_reg29;
	main_afe5808a2_shifter16_reg31 <= main_afe5808a2_shifter16_reg30;
	main_afe5808a2_shifter16_reg32 <= main_afe5808a2_shifter16_reg31;
	main_afe5808a2_shifter16_reg33 <= main_afe5808a2_shifter16_reg32;
	main_afe5808a2_shifter16_reg34 <= main_afe5808a2_shifter16_reg33;
	main_afe5808a2_shifter16_reg35 <= main_afe5808a2_shifter16_reg34;
	main_afe5808a2_shifter16_reg36 <= main_afe5808a2_shifter16_reg35;
	main_afe5808a2_shifter16_reg37 <= main_afe5808a2_shifter16_reg36;
	main_afe5808a2_shifter16_reg38 <= main_afe5808a2_shifter16_reg37;
	main_afe5808a2_shifter16_reg39 <= main_afe5808a2_shifter16_reg38;
	main_afe5808a2_shifter16_reg40 <= main_afe5808a2_shifter16_reg39;
	main_afe5808a2_shifter16_reg41 <= main_afe5808a2_shifter16_reg40;
	main_afe5808a2_shifter16_reg42 <= main_afe5808a2_shifter16_reg41;
	main_afe5808a2_shifter16_reg43 <= main_afe5808a2_shifter16_reg42;
	main_afe5808a2_shifter16_reg44 <= main_afe5808a2_shifter16_reg43;
	main_afe5808a2_shifter16_reg45 <= main_afe5808a2_shifter16_reg44;
	main_afe5808a2_shifter16_reg46 <= main_afe5808a2_shifter16_reg45;
	main_afe5808a2_shifter16_reg47 <= main_afe5808a2_shifter16_reg46;
	main_afe5808a2_shifter16_reg48 <= main_afe5808a2_shifter16_reg47;
	main_afe5808a2_shifter16_reg49 <= main_afe5808a2_shifter16_reg48;
	main_afe5808a2_shifter16_reg50 <= main_afe5808a2_shifter16_reg49;
	main_afe5808a2_shifter16_reg51 <= main_afe5808a2_shifter16_reg50;
	main_afe5808a2_shifter16_reg52 <= main_afe5808a2_shifter16_reg51;
	main_afe5808a2_shifter16_reg53 <= main_afe5808a2_shifter16_reg52;
	main_afe5808a2_shifter16_reg54 <= main_afe5808a2_shifter16_reg53;
	main_afe5808a2_shifter16_reg55 <= main_afe5808a2_shifter16_reg54;
	main_afe5808a2_shifter16_reg56 <= main_afe5808a2_shifter16_reg55;
	main_afe5808a2_shifter16_reg57 <= main_afe5808a2_shifter16_reg56;
	main_afe5808a2_shifter16_reg58 <= main_afe5808a2_shifter16_reg57;
	main_afe5808a2_shifter16_reg59 <= main_afe5808a2_shifter16_reg58;
	main_afe5808a2_shifter16_reg60 <= main_afe5808a2_shifter16_reg59;
	main_afe5808a2_shifter16_reg61 <= main_afe5808a2_shifter16_reg60;
	main_afe5808a2_shifter16_reg62 <= main_afe5808a2_shifter16_reg61;
	main_afe5808a2_shifter16_reg63 <= main_afe5808a2_shifter16_reg62;
	main_afe5808a2_shifter16_difference <= (main_afe5808a2_shifter16_reg7 - main_afe5808a2_shifter16_reg0);
	if ((main_afe5808a2_shifter16_difference >= 6'd40)) begin
		main_afe5808a2_shifter16_condition <= ((~main_afe5808a2_shifter16_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter16_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter16_counter)
		1'd0: begin
			main_afe5808a2_shifter16_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter16_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter16_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter16_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter16_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter16_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter16_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter16_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter16_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter16_do <= main_afe5808a2_shifter16_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer16_state <= builder_afe5808a2_clockdomainsrenamer16_next_state;
	if (main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value_ce0) begin
		main_afe5808a2_shifter16_trigger <= main_afe5808a2_shifter16_trigger_clockdomainsrenamer16_next_value0;
	end
	if (main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value_ce1) begin
		main_afe5808a2_shifter16_counter <= main_afe5808a2_shifter16_counter_clockdomainsrenamer16_next_value1;
	end
	main_afe5808a2_shifter17_reg0 <= main_afe5808a2_shifter17_data;
	main_afe5808a2_shifter17_reg1 <= main_afe5808a2_shifter17_reg0;
	main_afe5808a2_shifter17_reg2 <= main_afe5808a2_shifter17_reg1;
	main_afe5808a2_shifter17_reg3 <= main_afe5808a2_shifter17_reg2;
	main_afe5808a2_shifter17_reg4 <= main_afe5808a2_shifter17_reg3;
	main_afe5808a2_shifter17_reg5 <= main_afe5808a2_shifter17_reg4;
	main_afe5808a2_shifter17_reg6 <= main_afe5808a2_shifter17_reg5;
	main_afe5808a2_shifter17_reg7 <= main_afe5808a2_shifter17_reg6;
	main_afe5808a2_shifter17_reg8 <= main_afe5808a2_shifter17_reg7;
	main_afe5808a2_shifter17_reg9 <= main_afe5808a2_shifter17_reg8;
	main_afe5808a2_shifter17_reg10 <= main_afe5808a2_shifter17_reg9;
	main_afe5808a2_shifter17_reg11 <= main_afe5808a2_shifter17_reg10;
	main_afe5808a2_shifter17_reg12 <= main_afe5808a2_shifter17_reg11;
	main_afe5808a2_shifter17_reg13 <= main_afe5808a2_shifter17_reg12;
	main_afe5808a2_shifter17_reg14 <= main_afe5808a2_shifter17_reg13;
	main_afe5808a2_shifter17_reg15 <= main_afe5808a2_shifter17_reg14;
	main_afe5808a2_shifter17_reg16 <= main_afe5808a2_shifter17_reg15;
	main_afe5808a2_shifter17_reg17 <= main_afe5808a2_shifter17_reg16;
	main_afe5808a2_shifter17_reg18 <= main_afe5808a2_shifter17_reg17;
	main_afe5808a2_shifter17_reg19 <= main_afe5808a2_shifter17_reg18;
	main_afe5808a2_shifter17_reg20 <= main_afe5808a2_shifter17_reg19;
	main_afe5808a2_shifter17_reg21 <= main_afe5808a2_shifter17_reg20;
	main_afe5808a2_shifter17_reg22 <= main_afe5808a2_shifter17_reg21;
	main_afe5808a2_shifter17_reg23 <= main_afe5808a2_shifter17_reg22;
	main_afe5808a2_shifter17_reg24 <= main_afe5808a2_shifter17_reg23;
	main_afe5808a2_shifter17_reg25 <= main_afe5808a2_shifter17_reg24;
	main_afe5808a2_shifter17_reg26 <= main_afe5808a2_shifter17_reg25;
	main_afe5808a2_shifter17_reg27 <= main_afe5808a2_shifter17_reg26;
	main_afe5808a2_shifter17_reg28 <= main_afe5808a2_shifter17_reg27;
	main_afe5808a2_shifter17_reg29 <= main_afe5808a2_shifter17_reg28;
	main_afe5808a2_shifter17_reg30 <= main_afe5808a2_shifter17_reg29;
	main_afe5808a2_shifter17_reg31 <= main_afe5808a2_shifter17_reg30;
	main_afe5808a2_shifter17_reg32 <= main_afe5808a2_shifter17_reg31;
	main_afe5808a2_shifter17_reg33 <= main_afe5808a2_shifter17_reg32;
	main_afe5808a2_shifter17_reg34 <= main_afe5808a2_shifter17_reg33;
	main_afe5808a2_shifter17_reg35 <= main_afe5808a2_shifter17_reg34;
	main_afe5808a2_shifter17_reg36 <= main_afe5808a2_shifter17_reg35;
	main_afe5808a2_shifter17_reg37 <= main_afe5808a2_shifter17_reg36;
	main_afe5808a2_shifter17_reg38 <= main_afe5808a2_shifter17_reg37;
	main_afe5808a2_shifter17_reg39 <= main_afe5808a2_shifter17_reg38;
	main_afe5808a2_shifter17_reg40 <= main_afe5808a2_shifter17_reg39;
	main_afe5808a2_shifter17_reg41 <= main_afe5808a2_shifter17_reg40;
	main_afe5808a2_shifter17_reg42 <= main_afe5808a2_shifter17_reg41;
	main_afe5808a2_shifter17_reg43 <= main_afe5808a2_shifter17_reg42;
	main_afe5808a2_shifter17_reg44 <= main_afe5808a2_shifter17_reg43;
	main_afe5808a2_shifter17_reg45 <= main_afe5808a2_shifter17_reg44;
	main_afe5808a2_shifter17_reg46 <= main_afe5808a2_shifter17_reg45;
	main_afe5808a2_shifter17_reg47 <= main_afe5808a2_shifter17_reg46;
	main_afe5808a2_shifter17_reg48 <= main_afe5808a2_shifter17_reg47;
	main_afe5808a2_shifter17_reg49 <= main_afe5808a2_shifter17_reg48;
	main_afe5808a2_shifter17_reg50 <= main_afe5808a2_shifter17_reg49;
	main_afe5808a2_shifter17_reg51 <= main_afe5808a2_shifter17_reg50;
	main_afe5808a2_shifter17_reg52 <= main_afe5808a2_shifter17_reg51;
	main_afe5808a2_shifter17_reg53 <= main_afe5808a2_shifter17_reg52;
	main_afe5808a2_shifter17_reg54 <= main_afe5808a2_shifter17_reg53;
	main_afe5808a2_shifter17_reg55 <= main_afe5808a2_shifter17_reg54;
	main_afe5808a2_shifter17_reg56 <= main_afe5808a2_shifter17_reg55;
	main_afe5808a2_shifter17_reg57 <= main_afe5808a2_shifter17_reg56;
	main_afe5808a2_shifter17_reg58 <= main_afe5808a2_shifter17_reg57;
	main_afe5808a2_shifter17_reg59 <= main_afe5808a2_shifter17_reg58;
	main_afe5808a2_shifter17_reg60 <= main_afe5808a2_shifter17_reg59;
	main_afe5808a2_shifter17_reg61 <= main_afe5808a2_shifter17_reg60;
	main_afe5808a2_shifter17_reg62 <= main_afe5808a2_shifter17_reg61;
	main_afe5808a2_shifter17_reg63 <= main_afe5808a2_shifter17_reg62;
	main_afe5808a2_shifter17_difference <= (main_afe5808a2_shifter17_reg7 - main_afe5808a2_shifter17_reg0);
	if ((main_afe5808a2_shifter17_difference >= 6'd40)) begin
		main_afe5808a2_shifter17_condition <= ((~main_afe5808a2_shifter17_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter17_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter17_counter)
		1'd0: begin
			main_afe5808a2_shifter17_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter17_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter17_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter17_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter17_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter17_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter17_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter17_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter17_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter17_do <= main_afe5808a2_shifter17_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer17_state <= builder_afe5808a2_clockdomainsrenamer17_next_state;
	if (main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value_ce0) begin
		main_afe5808a2_shifter17_trigger <= main_afe5808a2_shifter17_trigger_clockdomainsrenamer17_next_value0;
	end
	if (main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value_ce1) begin
		main_afe5808a2_shifter17_counter <= main_afe5808a2_shifter17_counter_clockdomainsrenamer17_next_value1;
	end
	main_afe5808a2_shifter18_reg0 <= main_afe5808a2_shifter18_data;
	main_afe5808a2_shifter18_reg1 <= main_afe5808a2_shifter18_reg0;
	main_afe5808a2_shifter18_reg2 <= main_afe5808a2_shifter18_reg1;
	main_afe5808a2_shifter18_reg3 <= main_afe5808a2_shifter18_reg2;
	main_afe5808a2_shifter18_reg4 <= main_afe5808a2_shifter18_reg3;
	main_afe5808a2_shifter18_reg5 <= main_afe5808a2_shifter18_reg4;
	main_afe5808a2_shifter18_reg6 <= main_afe5808a2_shifter18_reg5;
	main_afe5808a2_shifter18_reg7 <= main_afe5808a2_shifter18_reg6;
	main_afe5808a2_shifter18_reg8 <= main_afe5808a2_shifter18_reg7;
	main_afe5808a2_shifter18_reg9 <= main_afe5808a2_shifter18_reg8;
	main_afe5808a2_shifter18_reg10 <= main_afe5808a2_shifter18_reg9;
	main_afe5808a2_shifter18_reg11 <= main_afe5808a2_shifter18_reg10;
	main_afe5808a2_shifter18_reg12 <= main_afe5808a2_shifter18_reg11;
	main_afe5808a2_shifter18_reg13 <= main_afe5808a2_shifter18_reg12;
	main_afe5808a2_shifter18_reg14 <= main_afe5808a2_shifter18_reg13;
	main_afe5808a2_shifter18_reg15 <= main_afe5808a2_shifter18_reg14;
	main_afe5808a2_shifter18_reg16 <= main_afe5808a2_shifter18_reg15;
	main_afe5808a2_shifter18_reg17 <= main_afe5808a2_shifter18_reg16;
	main_afe5808a2_shifter18_reg18 <= main_afe5808a2_shifter18_reg17;
	main_afe5808a2_shifter18_reg19 <= main_afe5808a2_shifter18_reg18;
	main_afe5808a2_shifter18_reg20 <= main_afe5808a2_shifter18_reg19;
	main_afe5808a2_shifter18_reg21 <= main_afe5808a2_shifter18_reg20;
	main_afe5808a2_shifter18_reg22 <= main_afe5808a2_shifter18_reg21;
	main_afe5808a2_shifter18_reg23 <= main_afe5808a2_shifter18_reg22;
	main_afe5808a2_shifter18_reg24 <= main_afe5808a2_shifter18_reg23;
	main_afe5808a2_shifter18_reg25 <= main_afe5808a2_shifter18_reg24;
	main_afe5808a2_shifter18_reg26 <= main_afe5808a2_shifter18_reg25;
	main_afe5808a2_shifter18_reg27 <= main_afe5808a2_shifter18_reg26;
	main_afe5808a2_shifter18_reg28 <= main_afe5808a2_shifter18_reg27;
	main_afe5808a2_shifter18_reg29 <= main_afe5808a2_shifter18_reg28;
	main_afe5808a2_shifter18_reg30 <= main_afe5808a2_shifter18_reg29;
	main_afe5808a2_shifter18_reg31 <= main_afe5808a2_shifter18_reg30;
	main_afe5808a2_shifter18_reg32 <= main_afe5808a2_shifter18_reg31;
	main_afe5808a2_shifter18_reg33 <= main_afe5808a2_shifter18_reg32;
	main_afe5808a2_shifter18_reg34 <= main_afe5808a2_shifter18_reg33;
	main_afe5808a2_shifter18_reg35 <= main_afe5808a2_shifter18_reg34;
	main_afe5808a2_shifter18_reg36 <= main_afe5808a2_shifter18_reg35;
	main_afe5808a2_shifter18_reg37 <= main_afe5808a2_shifter18_reg36;
	main_afe5808a2_shifter18_reg38 <= main_afe5808a2_shifter18_reg37;
	main_afe5808a2_shifter18_reg39 <= main_afe5808a2_shifter18_reg38;
	main_afe5808a2_shifter18_reg40 <= main_afe5808a2_shifter18_reg39;
	main_afe5808a2_shifter18_reg41 <= main_afe5808a2_shifter18_reg40;
	main_afe5808a2_shifter18_reg42 <= main_afe5808a2_shifter18_reg41;
	main_afe5808a2_shifter18_reg43 <= main_afe5808a2_shifter18_reg42;
	main_afe5808a2_shifter18_reg44 <= main_afe5808a2_shifter18_reg43;
	main_afe5808a2_shifter18_reg45 <= main_afe5808a2_shifter18_reg44;
	main_afe5808a2_shifter18_reg46 <= main_afe5808a2_shifter18_reg45;
	main_afe5808a2_shifter18_reg47 <= main_afe5808a2_shifter18_reg46;
	main_afe5808a2_shifter18_reg48 <= main_afe5808a2_shifter18_reg47;
	main_afe5808a2_shifter18_reg49 <= main_afe5808a2_shifter18_reg48;
	main_afe5808a2_shifter18_reg50 <= main_afe5808a2_shifter18_reg49;
	main_afe5808a2_shifter18_reg51 <= main_afe5808a2_shifter18_reg50;
	main_afe5808a2_shifter18_reg52 <= main_afe5808a2_shifter18_reg51;
	main_afe5808a2_shifter18_reg53 <= main_afe5808a2_shifter18_reg52;
	main_afe5808a2_shifter18_reg54 <= main_afe5808a2_shifter18_reg53;
	main_afe5808a2_shifter18_reg55 <= main_afe5808a2_shifter18_reg54;
	main_afe5808a2_shifter18_reg56 <= main_afe5808a2_shifter18_reg55;
	main_afe5808a2_shifter18_reg57 <= main_afe5808a2_shifter18_reg56;
	main_afe5808a2_shifter18_reg58 <= main_afe5808a2_shifter18_reg57;
	main_afe5808a2_shifter18_reg59 <= main_afe5808a2_shifter18_reg58;
	main_afe5808a2_shifter18_reg60 <= main_afe5808a2_shifter18_reg59;
	main_afe5808a2_shifter18_reg61 <= main_afe5808a2_shifter18_reg60;
	main_afe5808a2_shifter18_reg62 <= main_afe5808a2_shifter18_reg61;
	main_afe5808a2_shifter18_reg63 <= main_afe5808a2_shifter18_reg62;
	main_afe5808a2_shifter18_difference <= (main_afe5808a2_shifter18_reg7 - main_afe5808a2_shifter18_reg0);
	if ((main_afe5808a2_shifter18_difference >= 6'd40)) begin
		main_afe5808a2_shifter18_condition <= ((~main_afe5808a2_shifter18_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter18_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter18_counter)
		1'd0: begin
			main_afe5808a2_shifter18_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter18_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter18_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter18_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter18_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter18_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter18_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter18_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter18_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter18_do <= main_afe5808a2_shifter18_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer18_state <= builder_afe5808a2_clockdomainsrenamer18_next_state;
	if (main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value_ce0) begin
		main_afe5808a2_shifter18_trigger <= main_afe5808a2_shifter18_trigger_clockdomainsrenamer18_next_value0;
	end
	if (main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value_ce1) begin
		main_afe5808a2_shifter18_counter <= main_afe5808a2_shifter18_counter_clockdomainsrenamer18_next_value1;
	end
	main_afe5808a2_shifter19_reg0 <= main_afe5808a2_shifter19_data;
	main_afe5808a2_shifter19_reg1 <= main_afe5808a2_shifter19_reg0;
	main_afe5808a2_shifter19_reg2 <= main_afe5808a2_shifter19_reg1;
	main_afe5808a2_shifter19_reg3 <= main_afe5808a2_shifter19_reg2;
	main_afe5808a2_shifter19_reg4 <= main_afe5808a2_shifter19_reg3;
	main_afe5808a2_shifter19_reg5 <= main_afe5808a2_shifter19_reg4;
	main_afe5808a2_shifter19_reg6 <= main_afe5808a2_shifter19_reg5;
	main_afe5808a2_shifter19_reg7 <= main_afe5808a2_shifter19_reg6;
	main_afe5808a2_shifter19_reg8 <= main_afe5808a2_shifter19_reg7;
	main_afe5808a2_shifter19_reg9 <= main_afe5808a2_shifter19_reg8;
	main_afe5808a2_shifter19_reg10 <= main_afe5808a2_shifter19_reg9;
	main_afe5808a2_shifter19_reg11 <= main_afe5808a2_shifter19_reg10;
	main_afe5808a2_shifter19_reg12 <= main_afe5808a2_shifter19_reg11;
	main_afe5808a2_shifter19_reg13 <= main_afe5808a2_shifter19_reg12;
	main_afe5808a2_shifter19_reg14 <= main_afe5808a2_shifter19_reg13;
	main_afe5808a2_shifter19_reg15 <= main_afe5808a2_shifter19_reg14;
	main_afe5808a2_shifter19_reg16 <= main_afe5808a2_shifter19_reg15;
	main_afe5808a2_shifter19_reg17 <= main_afe5808a2_shifter19_reg16;
	main_afe5808a2_shifter19_reg18 <= main_afe5808a2_shifter19_reg17;
	main_afe5808a2_shifter19_reg19 <= main_afe5808a2_shifter19_reg18;
	main_afe5808a2_shifter19_reg20 <= main_afe5808a2_shifter19_reg19;
	main_afe5808a2_shifter19_reg21 <= main_afe5808a2_shifter19_reg20;
	main_afe5808a2_shifter19_reg22 <= main_afe5808a2_shifter19_reg21;
	main_afe5808a2_shifter19_reg23 <= main_afe5808a2_shifter19_reg22;
	main_afe5808a2_shifter19_reg24 <= main_afe5808a2_shifter19_reg23;
	main_afe5808a2_shifter19_reg25 <= main_afe5808a2_shifter19_reg24;
	main_afe5808a2_shifter19_reg26 <= main_afe5808a2_shifter19_reg25;
	main_afe5808a2_shifter19_reg27 <= main_afe5808a2_shifter19_reg26;
	main_afe5808a2_shifter19_reg28 <= main_afe5808a2_shifter19_reg27;
	main_afe5808a2_shifter19_reg29 <= main_afe5808a2_shifter19_reg28;
	main_afe5808a2_shifter19_reg30 <= main_afe5808a2_shifter19_reg29;
	main_afe5808a2_shifter19_reg31 <= main_afe5808a2_shifter19_reg30;
	main_afe5808a2_shifter19_reg32 <= main_afe5808a2_shifter19_reg31;
	main_afe5808a2_shifter19_reg33 <= main_afe5808a2_shifter19_reg32;
	main_afe5808a2_shifter19_reg34 <= main_afe5808a2_shifter19_reg33;
	main_afe5808a2_shifter19_reg35 <= main_afe5808a2_shifter19_reg34;
	main_afe5808a2_shifter19_reg36 <= main_afe5808a2_shifter19_reg35;
	main_afe5808a2_shifter19_reg37 <= main_afe5808a2_shifter19_reg36;
	main_afe5808a2_shifter19_reg38 <= main_afe5808a2_shifter19_reg37;
	main_afe5808a2_shifter19_reg39 <= main_afe5808a2_shifter19_reg38;
	main_afe5808a2_shifter19_reg40 <= main_afe5808a2_shifter19_reg39;
	main_afe5808a2_shifter19_reg41 <= main_afe5808a2_shifter19_reg40;
	main_afe5808a2_shifter19_reg42 <= main_afe5808a2_shifter19_reg41;
	main_afe5808a2_shifter19_reg43 <= main_afe5808a2_shifter19_reg42;
	main_afe5808a2_shifter19_reg44 <= main_afe5808a2_shifter19_reg43;
	main_afe5808a2_shifter19_reg45 <= main_afe5808a2_shifter19_reg44;
	main_afe5808a2_shifter19_reg46 <= main_afe5808a2_shifter19_reg45;
	main_afe5808a2_shifter19_reg47 <= main_afe5808a2_shifter19_reg46;
	main_afe5808a2_shifter19_reg48 <= main_afe5808a2_shifter19_reg47;
	main_afe5808a2_shifter19_reg49 <= main_afe5808a2_shifter19_reg48;
	main_afe5808a2_shifter19_reg50 <= main_afe5808a2_shifter19_reg49;
	main_afe5808a2_shifter19_reg51 <= main_afe5808a2_shifter19_reg50;
	main_afe5808a2_shifter19_reg52 <= main_afe5808a2_shifter19_reg51;
	main_afe5808a2_shifter19_reg53 <= main_afe5808a2_shifter19_reg52;
	main_afe5808a2_shifter19_reg54 <= main_afe5808a2_shifter19_reg53;
	main_afe5808a2_shifter19_reg55 <= main_afe5808a2_shifter19_reg54;
	main_afe5808a2_shifter19_reg56 <= main_afe5808a2_shifter19_reg55;
	main_afe5808a2_shifter19_reg57 <= main_afe5808a2_shifter19_reg56;
	main_afe5808a2_shifter19_reg58 <= main_afe5808a2_shifter19_reg57;
	main_afe5808a2_shifter19_reg59 <= main_afe5808a2_shifter19_reg58;
	main_afe5808a2_shifter19_reg60 <= main_afe5808a2_shifter19_reg59;
	main_afe5808a2_shifter19_reg61 <= main_afe5808a2_shifter19_reg60;
	main_afe5808a2_shifter19_reg62 <= main_afe5808a2_shifter19_reg61;
	main_afe5808a2_shifter19_reg63 <= main_afe5808a2_shifter19_reg62;
	main_afe5808a2_shifter19_difference <= (main_afe5808a2_shifter19_reg7 - main_afe5808a2_shifter19_reg0);
	if ((main_afe5808a2_shifter19_difference >= 6'd40)) begin
		main_afe5808a2_shifter19_condition <= ((~main_afe5808a2_shifter19_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter19_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter19_counter)
		1'd0: begin
			main_afe5808a2_shifter19_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter19_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter19_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter19_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter19_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter19_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter19_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter19_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter19_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter19_do <= main_afe5808a2_shifter19_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer19_state <= builder_afe5808a2_clockdomainsrenamer19_next_state;
	if (main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value_ce0) begin
		main_afe5808a2_shifter19_trigger <= main_afe5808a2_shifter19_trigger_clockdomainsrenamer19_next_value0;
	end
	if (main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value_ce1) begin
		main_afe5808a2_shifter19_counter <= main_afe5808a2_shifter19_counter_clockdomainsrenamer19_next_value1;
	end
	main_afe5808a2_shifter20_reg0 <= main_afe5808a2_shifter20_data;
	main_afe5808a2_shifter20_reg1 <= main_afe5808a2_shifter20_reg0;
	main_afe5808a2_shifter20_reg2 <= main_afe5808a2_shifter20_reg1;
	main_afe5808a2_shifter20_reg3 <= main_afe5808a2_shifter20_reg2;
	main_afe5808a2_shifter20_reg4 <= main_afe5808a2_shifter20_reg3;
	main_afe5808a2_shifter20_reg5 <= main_afe5808a2_shifter20_reg4;
	main_afe5808a2_shifter20_reg6 <= main_afe5808a2_shifter20_reg5;
	main_afe5808a2_shifter20_reg7 <= main_afe5808a2_shifter20_reg6;
	main_afe5808a2_shifter20_reg8 <= main_afe5808a2_shifter20_reg7;
	main_afe5808a2_shifter20_reg9 <= main_afe5808a2_shifter20_reg8;
	main_afe5808a2_shifter20_reg10 <= main_afe5808a2_shifter20_reg9;
	main_afe5808a2_shifter20_reg11 <= main_afe5808a2_shifter20_reg10;
	main_afe5808a2_shifter20_reg12 <= main_afe5808a2_shifter20_reg11;
	main_afe5808a2_shifter20_reg13 <= main_afe5808a2_shifter20_reg12;
	main_afe5808a2_shifter20_reg14 <= main_afe5808a2_shifter20_reg13;
	main_afe5808a2_shifter20_reg15 <= main_afe5808a2_shifter20_reg14;
	main_afe5808a2_shifter20_reg16 <= main_afe5808a2_shifter20_reg15;
	main_afe5808a2_shifter20_reg17 <= main_afe5808a2_shifter20_reg16;
	main_afe5808a2_shifter20_reg18 <= main_afe5808a2_shifter20_reg17;
	main_afe5808a2_shifter20_reg19 <= main_afe5808a2_shifter20_reg18;
	main_afe5808a2_shifter20_reg20 <= main_afe5808a2_shifter20_reg19;
	main_afe5808a2_shifter20_reg21 <= main_afe5808a2_shifter20_reg20;
	main_afe5808a2_shifter20_reg22 <= main_afe5808a2_shifter20_reg21;
	main_afe5808a2_shifter20_reg23 <= main_afe5808a2_shifter20_reg22;
	main_afe5808a2_shifter20_reg24 <= main_afe5808a2_shifter20_reg23;
	main_afe5808a2_shifter20_reg25 <= main_afe5808a2_shifter20_reg24;
	main_afe5808a2_shifter20_reg26 <= main_afe5808a2_shifter20_reg25;
	main_afe5808a2_shifter20_reg27 <= main_afe5808a2_shifter20_reg26;
	main_afe5808a2_shifter20_reg28 <= main_afe5808a2_shifter20_reg27;
	main_afe5808a2_shifter20_reg29 <= main_afe5808a2_shifter20_reg28;
	main_afe5808a2_shifter20_reg30 <= main_afe5808a2_shifter20_reg29;
	main_afe5808a2_shifter20_reg31 <= main_afe5808a2_shifter20_reg30;
	main_afe5808a2_shifter20_reg32 <= main_afe5808a2_shifter20_reg31;
	main_afe5808a2_shifter20_reg33 <= main_afe5808a2_shifter20_reg32;
	main_afe5808a2_shifter20_reg34 <= main_afe5808a2_shifter20_reg33;
	main_afe5808a2_shifter20_reg35 <= main_afe5808a2_shifter20_reg34;
	main_afe5808a2_shifter20_reg36 <= main_afe5808a2_shifter20_reg35;
	main_afe5808a2_shifter20_reg37 <= main_afe5808a2_shifter20_reg36;
	main_afe5808a2_shifter20_reg38 <= main_afe5808a2_shifter20_reg37;
	main_afe5808a2_shifter20_reg39 <= main_afe5808a2_shifter20_reg38;
	main_afe5808a2_shifter20_reg40 <= main_afe5808a2_shifter20_reg39;
	main_afe5808a2_shifter20_reg41 <= main_afe5808a2_shifter20_reg40;
	main_afe5808a2_shifter20_reg42 <= main_afe5808a2_shifter20_reg41;
	main_afe5808a2_shifter20_reg43 <= main_afe5808a2_shifter20_reg42;
	main_afe5808a2_shifter20_reg44 <= main_afe5808a2_shifter20_reg43;
	main_afe5808a2_shifter20_reg45 <= main_afe5808a2_shifter20_reg44;
	main_afe5808a2_shifter20_reg46 <= main_afe5808a2_shifter20_reg45;
	main_afe5808a2_shifter20_reg47 <= main_afe5808a2_shifter20_reg46;
	main_afe5808a2_shifter20_reg48 <= main_afe5808a2_shifter20_reg47;
	main_afe5808a2_shifter20_reg49 <= main_afe5808a2_shifter20_reg48;
	main_afe5808a2_shifter20_reg50 <= main_afe5808a2_shifter20_reg49;
	main_afe5808a2_shifter20_reg51 <= main_afe5808a2_shifter20_reg50;
	main_afe5808a2_shifter20_reg52 <= main_afe5808a2_shifter20_reg51;
	main_afe5808a2_shifter20_reg53 <= main_afe5808a2_shifter20_reg52;
	main_afe5808a2_shifter20_reg54 <= main_afe5808a2_shifter20_reg53;
	main_afe5808a2_shifter20_reg55 <= main_afe5808a2_shifter20_reg54;
	main_afe5808a2_shifter20_reg56 <= main_afe5808a2_shifter20_reg55;
	main_afe5808a2_shifter20_reg57 <= main_afe5808a2_shifter20_reg56;
	main_afe5808a2_shifter20_reg58 <= main_afe5808a2_shifter20_reg57;
	main_afe5808a2_shifter20_reg59 <= main_afe5808a2_shifter20_reg58;
	main_afe5808a2_shifter20_reg60 <= main_afe5808a2_shifter20_reg59;
	main_afe5808a2_shifter20_reg61 <= main_afe5808a2_shifter20_reg60;
	main_afe5808a2_shifter20_reg62 <= main_afe5808a2_shifter20_reg61;
	main_afe5808a2_shifter20_reg63 <= main_afe5808a2_shifter20_reg62;
	main_afe5808a2_shifter20_difference <= (main_afe5808a2_shifter20_reg7 - main_afe5808a2_shifter20_reg0);
	if ((main_afe5808a2_shifter20_difference >= 6'd40)) begin
		main_afe5808a2_shifter20_condition <= ((~main_afe5808a2_shifter20_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter20_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter20_counter)
		1'd0: begin
			main_afe5808a2_shifter20_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter20_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter20_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter20_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter20_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter20_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter20_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter20_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter20_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter20_do <= main_afe5808a2_shifter20_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer20_state <= builder_afe5808a2_clockdomainsrenamer20_next_state;
	if (main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value_ce0) begin
		main_afe5808a2_shifter20_trigger <= main_afe5808a2_shifter20_trigger_clockdomainsrenamer20_next_value0;
	end
	if (main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value_ce1) begin
		main_afe5808a2_shifter20_counter <= main_afe5808a2_shifter20_counter_clockdomainsrenamer20_next_value1;
	end
	main_afe5808a2_shifter21_reg0 <= main_afe5808a2_shifter21_data;
	main_afe5808a2_shifter21_reg1 <= main_afe5808a2_shifter21_reg0;
	main_afe5808a2_shifter21_reg2 <= main_afe5808a2_shifter21_reg1;
	main_afe5808a2_shifter21_reg3 <= main_afe5808a2_shifter21_reg2;
	main_afe5808a2_shifter21_reg4 <= main_afe5808a2_shifter21_reg3;
	main_afe5808a2_shifter21_reg5 <= main_afe5808a2_shifter21_reg4;
	main_afe5808a2_shifter21_reg6 <= main_afe5808a2_shifter21_reg5;
	main_afe5808a2_shifter21_reg7 <= main_afe5808a2_shifter21_reg6;
	main_afe5808a2_shifter21_reg8 <= main_afe5808a2_shifter21_reg7;
	main_afe5808a2_shifter21_reg9 <= main_afe5808a2_shifter21_reg8;
	main_afe5808a2_shifter21_reg10 <= main_afe5808a2_shifter21_reg9;
	main_afe5808a2_shifter21_reg11 <= main_afe5808a2_shifter21_reg10;
	main_afe5808a2_shifter21_reg12 <= main_afe5808a2_shifter21_reg11;
	main_afe5808a2_shifter21_reg13 <= main_afe5808a2_shifter21_reg12;
	main_afe5808a2_shifter21_reg14 <= main_afe5808a2_shifter21_reg13;
	main_afe5808a2_shifter21_reg15 <= main_afe5808a2_shifter21_reg14;
	main_afe5808a2_shifter21_reg16 <= main_afe5808a2_shifter21_reg15;
	main_afe5808a2_shifter21_reg17 <= main_afe5808a2_shifter21_reg16;
	main_afe5808a2_shifter21_reg18 <= main_afe5808a2_shifter21_reg17;
	main_afe5808a2_shifter21_reg19 <= main_afe5808a2_shifter21_reg18;
	main_afe5808a2_shifter21_reg20 <= main_afe5808a2_shifter21_reg19;
	main_afe5808a2_shifter21_reg21 <= main_afe5808a2_shifter21_reg20;
	main_afe5808a2_shifter21_reg22 <= main_afe5808a2_shifter21_reg21;
	main_afe5808a2_shifter21_reg23 <= main_afe5808a2_shifter21_reg22;
	main_afe5808a2_shifter21_reg24 <= main_afe5808a2_shifter21_reg23;
	main_afe5808a2_shifter21_reg25 <= main_afe5808a2_shifter21_reg24;
	main_afe5808a2_shifter21_reg26 <= main_afe5808a2_shifter21_reg25;
	main_afe5808a2_shifter21_reg27 <= main_afe5808a2_shifter21_reg26;
	main_afe5808a2_shifter21_reg28 <= main_afe5808a2_shifter21_reg27;
	main_afe5808a2_shifter21_reg29 <= main_afe5808a2_shifter21_reg28;
	main_afe5808a2_shifter21_reg30 <= main_afe5808a2_shifter21_reg29;
	main_afe5808a2_shifter21_reg31 <= main_afe5808a2_shifter21_reg30;
	main_afe5808a2_shifter21_reg32 <= main_afe5808a2_shifter21_reg31;
	main_afe5808a2_shifter21_reg33 <= main_afe5808a2_shifter21_reg32;
	main_afe5808a2_shifter21_reg34 <= main_afe5808a2_shifter21_reg33;
	main_afe5808a2_shifter21_reg35 <= main_afe5808a2_shifter21_reg34;
	main_afe5808a2_shifter21_reg36 <= main_afe5808a2_shifter21_reg35;
	main_afe5808a2_shifter21_reg37 <= main_afe5808a2_shifter21_reg36;
	main_afe5808a2_shifter21_reg38 <= main_afe5808a2_shifter21_reg37;
	main_afe5808a2_shifter21_reg39 <= main_afe5808a2_shifter21_reg38;
	main_afe5808a2_shifter21_reg40 <= main_afe5808a2_shifter21_reg39;
	main_afe5808a2_shifter21_reg41 <= main_afe5808a2_shifter21_reg40;
	main_afe5808a2_shifter21_reg42 <= main_afe5808a2_shifter21_reg41;
	main_afe5808a2_shifter21_reg43 <= main_afe5808a2_shifter21_reg42;
	main_afe5808a2_shifter21_reg44 <= main_afe5808a2_shifter21_reg43;
	main_afe5808a2_shifter21_reg45 <= main_afe5808a2_shifter21_reg44;
	main_afe5808a2_shifter21_reg46 <= main_afe5808a2_shifter21_reg45;
	main_afe5808a2_shifter21_reg47 <= main_afe5808a2_shifter21_reg46;
	main_afe5808a2_shifter21_reg48 <= main_afe5808a2_shifter21_reg47;
	main_afe5808a2_shifter21_reg49 <= main_afe5808a2_shifter21_reg48;
	main_afe5808a2_shifter21_reg50 <= main_afe5808a2_shifter21_reg49;
	main_afe5808a2_shifter21_reg51 <= main_afe5808a2_shifter21_reg50;
	main_afe5808a2_shifter21_reg52 <= main_afe5808a2_shifter21_reg51;
	main_afe5808a2_shifter21_reg53 <= main_afe5808a2_shifter21_reg52;
	main_afe5808a2_shifter21_reg54 <= main_afe5808a2_shifter21_reg53;
	main_afe5808a2_shifter21_reg55 <= main_afe5808a2_shifter21_reg54;
	main_afe5808a2_shifter21_reg56 <= main_afe5808a2_shifter21_reg55;
	main_afe5808a2_shifter21_reg57 <= main_afe5808a2_shifter21_reg56;
	main_afe5808a2_shifter21_reg58 <= main_afe5808a2_shifter21_reg57;
	main_afe5808a2_shifter21_reg59 <= main_afe5808a2_shifter21_reg58;
	main_afe5808a2_shifter21_reg60 <= main_afe5808a2_shifter21_reg59;
	main_afe5808a2_shifter21_reg61 <= main_afe5808a2_shifter21_reg60;
	main_afe5808a2_shifter21_reg62 <= main_afe5808a2_shifter21_reg61;
	main_afe5808a2_shifter21_reg63 <= main_afe5808a2_shifter21_reg62;
	main_afe5808a2_shifter21_difference <= (main_afe5808a2_shifter21_reg7 - main_afe5808a2_shifter21_reg0);
	if ((main_afe5808a2_shifter21_difference >= 6'd40)) begin
		main_afe5808a2_shifter21_condition <= ((~main_afe5808a2_shifter21_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter21_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter21_counter)
		1'd0: begin
			main_afe5808a2_shifter21_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter21_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter21_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter21_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter21_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter21_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter21_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter21_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter21_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter21_do <= main_afe5808a2_shifter21_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer21_state <= builder_afe5808a2_clockdomainsrenamer21_next_state;
	if (main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value_ce0) begin
		main_afe5808a2_shifter21_trigger <= main_afe5808a2_shifter21_trigger_clockdomainsrenamer21_next_value0;
	end
	if (main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value_ce1) begin
		main_afe5808a2_shifter21_counter <= main_afe5808a2_shifter21_counter_clockdomainsrenamer21_next_value1;
	end
	main_afe5808a2_shifter22_reg0 <= main_afe5808a2_shifter22_data;
	main_afe5808a2_shifter22_reg1 <= main_afe5808a2_shifter22_reg0;
	main_afe5808a2_shifter22_reg2 <= main_afe5808a2_shifter22_reg1;
	main_afe5808a2_shifter22_reg3 <= main_afe5808a2_shifter22_reg2;
	main_afe5808a2_shifter22_reg4 <= main_afe5808a2_shifter22_reg3;
	main_afe5808a2_shifter22_reg5 <= main_afe5808a2_shifter22_reg4;
	main_afe5808a2_shifter22_reg6 <= main_afe5808a2_shifter22_reg5;
	main_afe5808a2_shifter22_reg7 <= main_afe5808a2_shifter22_reg6;
	main_afe5808a2_shifter22_reg8 <= main_afe5808a2_shifter22_reg7;
	main_afe5808a2_shifter22_reg9 <= main_afe5808a2_shifter22_reg8;
	main_afe5808a2_shifter22_reg10 <= main_afe5808a2_shifter22_reg9;
	main_afe5808a2_shifter22_reg11 <= main_afe5808a2_shifter22_reg10;
	main_afe5808a2_shifter22_reg12 <= main_afe5808a2_shifter22_reg11;
	main_afe5808a2_shifter22_reg13 <= main_afe5808a2_shifter22_reg12;
	main_afe5808a2_shifter22_reg14 <= main_afe5808a2_shifter22_reg13;
	main_afe5808a2_shifter22_reg15 <= main_afe5808a2_shifter22_reg14;
	main_afe5808a2_shifter22_reg16 <= main_afe5808a2_shifter22_reg15;
	main_afe5808a2_shifter22_reg17 <= main_afe5808a2_shifter22_reg16;
	main_afe5808a2_shifter22_reg18 <= main_afe5808a2_shifter22_reg17;
	main_afe5808a2_shifter22_reg19 <= main_afe5808a2_shifter22_reg18;
	main_afe5808a2_shifter22_reg20 <= main_afe5808a2_shifter22_reg19;
	main_afe5808a2_shifter22_reg21 <= main_afe5808a2_shifter22_reg20;
	main_afe5808a2_shifter22_reg22 <= main_afe5808a2_shifter22_reg21;
	main_afe5808a2_shifter22_reg23 <= main_afe5808a2_shifter22_reg22;
	main_afe5808a2_shifter22_reg24 <= main_afe5808a2_shifter22_reg23;
	main_afe5808a2_shifter22_reg25 <= main_afe5808a2_shifter22_reg24;
	main_afe5808a2_shifter22_reg26 <= main_afe5808a2_shifter22_reg25;
	main_afe5808a2_shifter22_reg27 <= main_afe5808a2_shifter22_reg26;
	main_afe5808a2_shifter22_reg28 <= main_afe5808a2_shifter22_reg27;
	main_afe5808a2_shifter22_reg29 <= main_afe5808a2_shifter22_reg28;
	main_afe5808a2_shifter22_reg30 <= main_afe5808a2_shifter22_reg29;
	main_afe5808a2_shifter22_reg31 <= main_afe5808a2_shifter22_reg30;
	main_afe5808a2_shifter22_reg32 <= main_afe5808a2_shifter22_reg31;
	main_afe5808a2_shifter22_reg33 <= main_afe5808a2_shifter22_reg32;
	main_afe5808a2_shifter22_reg34 <= main_afe5808a2_shifter22_reg33;
	main_afe5808a2_shifter22_reg35 <= main_afe5808a2_shifter22_reg34;
	main_afe5808a2_shifter22_reg36 <= main_afe5808a2_shifter22_reg35;
	main_afe5808a2_shifter22_reg37 <= main_afe5808a2_shifter22_reg36;
	main_afe5808a2_shifter22_reg38 <= main_afe5808a2_shifter22_reg37;
	main_afe5808a2_shifter22_reg39 <= main_afe5808a2_shifter22_reg38;
	main_afe5808a2_shifter22_reg40 <= main_afe5808a2_shifter22_reg39;
	main_afe5808a2_shifter22_reg41 <= main_afe5808a2_shifter22_reg40;
	main_afe5808a2_shifter22_reg42 <= main_afe5808a2_shifter22_reg41;
	main_afe5808a2_shifter22_reg43 <= main_afe5808a2_shifter22_reg42;
	main_afe5808a2_shifter22_reg44 <= main_afe5808a2_shifter22_reg43;
	main_afe5808a2_shifter22_reg45 <= main_afe5808a2_shifter22_reg44;
	main_afe5808a2_shifter22_reg46 <= main_afe5808a2_shifter22_reg45;
	main_afe5808a2_shifter22_reg47 <= main_afe5808a2_shifter22_reg46;
	main_afe5808a2_shifter22_reg48 <= main_afe5808a2_shifter22_reg47;
	main_afe5808a2_shifter22_reg49 <= main_afe5808a2_shifter22_reg48;
	main_afe5808a2_shifter22_reg50 <= main_afe5808a2_shifter22_reg49;
	main_afe5808a2_shifter22_reg51 <= main_afe5808a2_shifter22_reg50;
	main_afe5808a2_shifter22_reg52 <= main_afe5808a2_shifter22_reg51;
	main_afe5808a2_shifter22_reg53 <= main_afe5808a2_shifter22_reg52;
	main_afe5808a2_shifter22_reg54 <= main_afe5808a2_shifter22_reg53;
	main_afe5808a2_shifter22_reg55 <= main_afe5808a2_shifter22_reg54;
	main_afe5808a2_shifter22_reg56 <= main_afe5808a2_shifter22_reg55;
	main_afe5808a2_shifter22_reg57 <= main_afe5808a2_shifter22_reg56;
	main_afe5808a2_shifter22_reg58 <= main_afe5808a2_shifter22_reg57;
	main_afe5808a2_shifter22_reg59 <= main_afe5808a2_shifter22_reg58;
	main_afe5808a2_shifter22_reg60 <= main_afe5808a2_shifter22_reg59;
	main_afe5808a2_shifter22_reg61 <= main_afe5808a2_shifter22_reg60;
	main_afe5808a2_shifter22_reg62 <= main_afe5808a2_shifter22_reg61;
	main_afe5808a2_shifter22_reg63 <= main_afe5808a2_shifter22_reg62;
	main_afe5808a2_shifter22_difference <= (main_afe5808a2_shifter22_reg7 - main_afe5808a2_shifter22_reg0);
	if ((main_afe5808a2_shifter22_difference >= 6'd40)) begin
		main_afe5808a2_shifter22_condition <= ((~main_afe5808a2_shifter22_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter22_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter22_counter)
		1'd0: begin
			main_afe5808a2_shifter22_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter22_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter22_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter22_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter22_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter22_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter22_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter22_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter22_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter22_do <= main_afe5808a2_shifter22_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer22_state <= builder_afe5808a2_clockdomainsrenamer22_next_state;
	if (main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value_ce0) begin
		main_afe5808a2_shifter22_trigger <= main_afe5808a2_shifter22_trigger_clockdomainsrenamer22_next_value0;
	end
	if (main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value_ce1) begin
		main_afe5808a2_shifter22_counter <= main_afe5808a2_shifter22_counter_clockdomainsrenamer22_next_value1;
	end
	main_afe5808a2_shifter23_reg0 <= main_afe5808a2_shifter23_data;
	main_afe5808a2_shifter23_reg1 <= main_afe5808a2_shifter23_reg0;
	main_afe5808a2_shifter23_reg2 <= main_afe5808a2_shifter23_reg1;
	main_afe5808a2_shifter23_reg3 <= main_afe5808a2_shifter23_reg2;
	main_afe5808a2_shifter23_reg4 <= main_afe5808a2_shifter23_reg3;
	main_afe5808a2_shifter23_reg5 <= main_afe5808a2_shifter23_reg4;
	main_afe5808a2_shifter23_reg6 <= main_afe5808a2_shifter23_reg5;
	main_afe5808a2_shifter23_reg7 <= main_afe5808a2_shifter23_reg6;
	main_afe5808a2_shifter23_reg8 <= main_afe5808a2_shifter23_reg7;
	main_afe5808a2_shifter23_reg9 <= main_afe5808a2_shifter23_reg8;
	main_afe5808a2_shifter23_reg10 <= main_afe5808a2_shifter23_reg9;
	main_afe5808a2_shifter23_reg11 <= main_afe5808a2_shifter23_reg10;
	main_afe5808a2_shifter23_reg12 <= main_afe5808a2_shifter23_reg11;
	main_afe5808a2_shifter23_reg13 <= main_afe5808a2_shifter23_reg12;
	main_afe5808a2_shifter23_reg14 <= main_afe5808a2_shifter23_reg13;
	main_afe5808a2_shifter23_reg15 <= main_afe5808a2_shifter23_reg14;
	main_afe5808a2_shifter23_reg16 <= main_afe5808a2_shifter23_reg15;
	main_afe5808a2_shifter23_reg17 <= main_afe5808a2_shifter23_reg16;
	main_afe5808a2_shifter23_reg18 <= main_afe5808a2_shifter23_reg17;
	main_afe5808a2_shifter23_reg19 <= main_afe5808a2_shifter23_reg18;
	main_afe5808a2_shifter23_reg20 <= main_afe5808a2_shifter23_reg19;
	main_afe5808a2_shifter23_reg21 <= main_afe5808a2_shifter23_reg20;
	main_afe5808a2_shifter23_reg22 <= main_afe5808a2_shifter23_reg21;
	main_afe5808a2_shifter23_reg23 <= main_afe5808a2_shifter23_reg22;
	main_afe5808a2_shifter23_reg24 <= main_afe5808a2_shifter23_reg23;
	main_afe5808a2_shifter23_reg25 <= main_afe5808a2_shifter23_reg24;
	main_afe5808a2_shifter23_reg26 <= main_afe5808a2_shifter23_reg25;
	main_afe5808a2_shifter23_reg27 <= main_afe5808a2_shifter23_reg26;
	main_afe5808a2_shifter23_reg28 <= main_afe5808a2_shifter23_reg27;
	main_afe5808a2_shifter23_reg29 <= main_afe5808a2_shifter23_reg28;
	main_afe5808a2_shifter23_reg30 <= main_afe5808a2_shifter23_reg29;
	main_afe5808a2_shifter23_reg31 <= main_afe5808a2_shifter23_reg30;
	main_afe5808a2_shifter23_reg32 <= main_afe5808a2_shifter23_reg31;
	main_afe5808a2_shifter23_reg33 <= main_afe5808a2_shifter23_reg32;
	main_afe5808a2_shifter23_reg34 <= main_afe5808a2_shifter23_reg33;
	main_afe5808a2_shifter23_reg35 <= main_afe5808a2_shifter23_reg34;
	main_afe5808a2_shifter23_reg36 <= main_afe5808a2_shifter23_reg35;
	main_afe5808a2_shifter23_reg37 <= main_afe5808a2_shifter23_reg36;
	main_afe5808a2_shifter23_reg38 <= main_afe5808a2_shifter23_reg37;
	main_afe5808a2_shifter23_reg39 <= main_afe5808a2_shifter23_reg38;
	main_afe5808a2_shifter23_reg40 <= main_afe5808a2_shifter23_reg39;
	main_afe5808a2_shifter23_reg41 <= main_afe5808a2_shifter23_reg40;
	main_afe5808a2_shifter23_reg42 <= main_afe5808a2_shifter23_reg41;
	main_afe5808a2_shifter23_reg43 <= main_afe5808a2_shifter23_reg42;
	main_afe5808a2_shifter23_reg44 <= main_afe5808a2_shifter23_reg43;
	main_afe5808a2_shifter23_reg45 <= main_afe5808a2_shifter23_reg44;
	main_afe5808a2_shifter23_reg46 <= main_afe5808a2_shifter23_reg45;
	main_afe5808a2_shifter23_reg47 <= main_afe5808a2_shifter23_reg46;
	main_afe5808a2_shifter23_reg48 <= main_afe5808a2_shifter23_reg47;
	main_afe5808a2_shifter23_reg49 <= main_afe5808a2_shifter23_reg48;
	main_afe5808a2_shifter23_reg50 <= main_afe5808a2_shifter23_reg49;
	main_afe5808a2_shifter23_reg51 <= main_afe5808a2_shifter23_reg50;
	main_afe5808a2_shifter23_reg52 <= main_afe5808a2_shifter23_reg51;
	main_afe5808a2_shifter23_reg53 <= main_afe5808a2_shifter23_reg52;
	main_afe5808a2_shifter23_reg54 <= main_afe5808a2_shifter23_reg53;
	main_afe5808a2_shifter23_reg55 <= main_afe5808a2_shifter23_reg54;
	main_afe5808a2_shifter23_reg56 <= main_afe5808a2_shifter23_reg55;
	main_afe5808a2_shifter23_reg57 <= main_afe5808a2_shifter23_reg56;
	main_afe5808a2_shifter23_reg58 <= main_afe5808a2_shifter23_reg57;
	main_afe5808a2_shifter23_reg59 <= main_afe5808a2_shifter23_reg58;
	main_afe5808a2_shifter23_reg60 <= main_afe5808a2_shifter23_reg59;
	main_afe5808a2_shifter23_reg61 <= main_afe5808a2_shifter23_reg60;
	main_afe5808a2_shifter23_reg62 <= main_afe5808a2_shifter23_reg61;
	main_afe5808a2_shifter23_reg63 <= main_afe5808a2_shifter23_reg62;
	main_afe5808a2_shifter23_difference <= (main_afe5808a2_shifter23_reg7 - main_afe5808a2_shifter23_reg0);
	if ((main_afe5808a2_shifter23_difference >= 6'd40)) begin
		main_afe5808a2_shifter23_condition <= ((~main_afe5808a2_shifter23_difference) + 1'd1);
	end else begin
		main_afe5808a2_shifter23_condition <= 1'd0;
	end
	case (main_afe5808a2_shifter23_counter)
		1'd0: begin
			main_afe5808a2_shifter23_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a2_shifter23_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a2_shifter23_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a2_shifter23_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a2_shifter23_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a2_shifter23_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a2_shifter23_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a2_shifter23_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a2_shifter23_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a2_shifter23_do <= main_afe5808a2_shifter23_reg63;
		end
	endcase
	builder_afe5808a2_clockdomainsrenamer23_state <= builder_afe5808a2_clockdomainsrenamer23_next_state;
	if (main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value_ce0) begin
		main_afe5808a2_shifter23_trigger <= main_afe5808a2_shifter23_trigger_clockdomainsrenamer23_next_value0;
	end
	if (main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value_ce1) begin
		main_afe5808a2_shifter23_counter <= main_afe5808a2_shifter23_counter_clockdomainsrenamer23_next_value1;
	end
	if (adc2_adc_frame_rst) begin
		main_afe5808a2_bitslip <= 1'd0;
		main_afe5808a2_bitslip_lat <= 4'd0;
		main_afe5808a2_endpoint16_payload_data <= 32'd0;
		main_afe5808a2_shifter16_trigger <= 1'd0;
		main_afe5808a2_shifter16_data <= 14'd0;
		main_afe5808a2_shifter16_difference <= 14'd0;
		main_afe5808a2_shifter16_condition <= 14'd0;
		main_afe5808a2_shifter16_do <= 34'd12000;
		main_afe5808a2_shifter16_counter <= 12'd0;
		main_afe5808a2_shifter16_reg0 <= 14'd14000;
		main_afe5808a2_shifter16_reg1 <= 14'd14000;
		main_afe5808a2_shifter16_reg2 <= 14'd14000;
		main_afe5808a2_shifter16_reg3 <= 14'd14000;
		main_afe5808a2_shifter16_reg4 <= 14'd14000;
		main_afe5808a2_shifter16_reg5 <= 14'd14000;
		main_afe5808a2_shifter16_reg6 <= 14'd14000;
		main_afe5808a2_shifter16_reg7 <= 14'd14000;
		main_afe5808a2_shifter16_reg8 <= 14'd14000;
		main_afe5808a2_shifter16_reg9 <= 14'd14000;
		main_afe5808a2_shifter16_reg10 <= 14'd14000;
		main_afe5808a2_shifter16_reg11 <= 14'd14000;
		main_afe5808a2_shifter16_reg12 <= 14'd14000;
		main_afe5808a2_shifter16_reg13 <= 14'd14000;
		main_afe5808a2_shifter16_reg14 <= 14'd14000;
		main_afe5808a2_shifter16_reg15 <= 14'd14000;
		main_afe5808a2_shifter16_reg16 <= 14'd14000;
		main_afe5808a2_shifter16_reg17 <= 14'd14000;
		main_afe5808a2_shifter16_reg18 <= 14'd14000;
		main_afe5808a2_shifter16_reg19 <= 14'd14000;
		main_afe5808a2_shifter16_reg20 <= 14'd14000;
		main_afe5808a2_shifter16_reg21 <= 14'd14000;
		main_afe5808a2_shifter16_reg22 <= 14'd14000;
		main_afe5808a2_shifter16_reg23 <= 14'd14000;
		main_afe5808a2_shifter16_reg24 <= 14'd14000;
		main_afe5808a2_shifter16_reg25 <= 14'd14000;
		main_afe5808a2_shifter16_reg26 <= 14'd14000;
		main_afe5808a2_shifter16_reg27 <= 14'd14000;
		main_afe5808a2_shifter16_reg28 <= 14'd14000;
		main_afe5808a2_shifter16_reg29 <= 14'd14000;
		main_afe5808a2_shifter16_reg30 <= 14'd14000;
		main_afe5808a2_shifter16_reg31 <= 14'd14000;
		main_afe5808a2_shifter16_reg32 <= 14'd14000;
		main_afe5808a2_shifter16_reg33 <= 14'd14000;
		main_afe5808a2_shifter16_reg34 <= 14'd14000;
		main_afe5808a2_shifter16_reg35 <= 14'd14000;
		main_afe5808a2_shifter16_reg36 <= 14'd14000;
		main_afe5808a2_shifter16_reg37 <= 14'd14000;
		main_afe5808a2_shifter16_reg38 <= 14'd14000;
		main_afe5808a2_shifter16_reg39 <= 14'd14000;
		main_afe5808a2_shifter16_reg40 <= 14'd14000;
		main_afe5808a2_shifter16_reg41 <= 14'd14000;
		main_afe5808a2_shifter16_reg42 <= 14'd14000;
		main_afe5808a2_shifter16_reg43 <= 14'd14000;
		main_afe5808a2_shifter16_reg44 <= 14'd14000;
		main_afe5808a2_shifter16_reg45 <= 14'd14000;
		main_afe5808a2_shifter16_reg46 <= 14'd14000;
		main_afe5808a2_shifter16_reg47 <= 14'd14000;
		main_afe5808a2_shifter16_reg48 <= 14'd14000;
		main_afe5808a2_shifter16_reg49 <= 14'd14000;
		main_afe5808a2_shifter16_reg50 <= 14'd14000;
		main_afe5808a2_shifter16_reg51 <= 14'd14000;
		main_afe5808a2_shifter16_reg52 <= 14'd14000;
		main_afe5808a2_shifter16_reg53 <= 14'd14000;
		main_afe5808a2_shifter16_reg54 <= 14'd14000;
		main_afe5808a2_shifter16_reg55 <= 14'd14000;
		main_afe5808a2_shifter16_reg56 <= 14'd14000;
		main_afe5808a2_shifter16_reg57 <= 14'd14000;
		main_afe5808a2_shifter16_reg58 <= 14'd14000;
		main_afe5808a2_shifter16_reg59 <= 14'd14000;
		main_afe5808a2_shifter16_reg60 <= 14'd14000;
		main_afe5808a2_shifter16_reg61 <= 14'd14000;
		main_afe5808a2_shifter16_reg62 <= 14'd14000;
		main_afe5808a2_shifter16_reg63 <= 14'd14000;
		main_afe5808a2_endpoint17_payload_data <= 32'd0;
		main_afe5808a2_shifter17_trigger <= 1'd0;
		main_afe5808a2_shifter17_data <= 14'd0;
		main_afe5808a2_shifter17_difference <= 14'd0;
		main_afe5808a2_shifter17_condition <= 14'd0;
		main_afe5808a2_shifter17_do <= 34'd12000;
		main_afe5808a2_shifter17_counter <= 12'd0;
		main_afe5808a2_shifter17_reg0 <= 14'd14000;
		main_afe5808a2_shifter17_reg1 <= 14'd14000;
		main_afe5808a2_shifter17_reg2 <= 14'd14000;
		main_afe5808a2_shifter17_reg3 <= 14'd14000;
		main_afe5808a2_shifter17_reg4 <= 14'd14000;
		main_afe5808a2_shifter17_reg5 <= 14'd14000;
		main_afe5808a2_shifter17_reg6 <= 14'd14000;
		main_afe5808a2_shifter17_reg7 <= 14'd14000;
		main_afe5808a2_shifter17_reg8 <= 14'd14000;
		main_afe5808a2_shifter17_reg9 <= 14'd14000;
		main_afe5808a2_shifter17_reg10 <= 14'd14000;
		main_afe5808a2_shifter17_reg11 <= 14'd14000;
		main_afe5808a2_shifter17_reg12 <= 14'd14000;
		main_afe5808a2_shifter17_reg13 <= 14'd14000;
		main_afe5808a2_shifter17_reg14 <= 14'd14000;
		main_afe5808a2_shifter17_reg15 <= 14'd14000;
		main_afe5808a2_shifter17_reg16 <= 14'd14000;
		main_afe5808a2_shifter17_reg17 <= 14'd14000;
		main_afe5808a2_shifter17_reg18 <= 14'd14000;
		main_afe5808a2_shifter17_reg19 <= 14'd14000;
		main_afe5808a2_shifter17_reg20 <= 14'd14000;
		main_afe5808a2_shifter17_reg21 <= 14'd14000;
		main_afe5808a2_shifter17_reg22 <= 14'd14000;
		main_afe5808a2_shifter17_reg23 <= 14'd14000;
		main_afe5808a2_shifter17_reg24 <= 14'd14000;
		main_afe5808a2_shifter17_reg25 <= 14'd14000;
		main_afe5808a2_shifter17_reg26 <= 14'd14000;
		main_afe5808a2_shifter17_reg27 <= 14'd14000;
		main_afe5808a2_shifter17_reg28 <= 14'd14000;
		main_afe5808a2_shifter17_reg29 <= 14'd14000;
		main_afe5808a2_shifter17_reg30 <= 14'd14000;
		main_afe5808a2_shifter17_reg31 <= 14'd14000;
		main_afe5808a2_shifter17_reg32 <= 14'd14000;
		main_afe5808a2_shifter17_reg33 <= 14'd14000;
		main_afe5808a2_shifter17_reg34 <= 14'd14000;
		main_afe5808a2_shifter17_reg35 <= 14'd14000;
		main_afe5808a2_shifter17_reg36 <= 14'd14000;
		main_afe5808a2_shifter17_reg37 <= 14'd14000;
		main_afe5808a2_shifter17_reg38 <= 14'd14000;
		main_afe5808a2_shifter17_reg39 <= 14'd14000;
		main_afe5808a2_shifter17_reg40 <= 14'd14000;
		main_afe5808a2_shifter17_reg41 <= 14'd14000;
		main_afe5808a2_shifter17_reg42 <= 14'd14000;
		main_afe5808a2_shifter17_reg43 <= 14'd14000;
		main_afe5808a2_shifter17_reg44 <= 14'd14000;
		main_afe5808a2_shifter17_reg45 <= 14'd14000;
		main_afe5808a2_shifter17_reg46 <= 14'd14000;
		main_afe5808a2_shifter17_reg47 <= 14'd14000;
		main_afe5808a2_shifter17_reg48 <= 14'd14000;
		main_afe5808a2_shifter17_reg49 <= 14'd14000;
		main_afe5808a2_shifter17_reg50 <= 14'd14000;
		main_afe5808a2_shifter17_reg51 <= 14'd14000;
		main_afe5808a2_shifter17_reg52 <= 14'd14000;
		main_afe5808a2_shifter17_reg53 <= 14'd14000;
		main_afe5808a2_shifter17_reg54 <= 14'd14000;
		main_afe5808a2_shifter17_reg55 <= 14'd14000;
		main_afe5808a2_shifter17_reg56 <= 14'd14000;
		main_afe5808a2_shifter17_reg57 <= 14'd14000;
		main_afe5808a2_shifter17_reg58 <= 14'd14000;
		main_afe5808a2_shifter17_reg59 <= 14'd14000;
		main_afe5808a2_shifter17_reg60 <= 14'd14000;
		main_afe5808a2_shifter17_reg61 <= 14'd14000;
		main_afe5808a2_shifter17_reg62 <= 14'd14000;
		main_afe5808a2_shifter17_reg63 <= 14'd14000;
		main_afe5808a2_endpoint18_payload_data <= 32'd0;
		main_afe5808a2_shifter18_trigger <= 1'd0;
		main_afe5808a2_shifter18_data <= 14'd0;
		main_afe5808a2_shifter18_difference <= 14'd0;
		main_afe5808a2_shifter18_condition <= 14'd0;
		main_afe5808a2_shifter18_do <= 34'd12000;
		main_afe5808a2_shifter18_counter <= 12'd0;
		main_afe5808a2_shifter18_reg0 <= 14'd14000;
		main_afe5808a2_shifter18_reg1 <= 14'd14000;
		main_afe5808a2_shifter18_reg2 <= 14'd14000;
		main_afe5808a2_shifter18_reg3 <= 14'd14000;
		main_afe5808a2_shifter18_reg4 <= 14'd14000;
		main_afe5808a2_shifter18_reg5 <= 14'd14000;
		main_afe5808a2_shifter18_reg6 <= 14'd14000;
		main_afe5808a2_shifter18_reg7 <= 14'd14000;
		main_afe5808a2_shifter18_reg8 <= 14'd14000;
		main_afe5808a2_shifter18_reg9 <= 14'd14000;
		main_afe5808a2_shifter18_reg10 <= 14'd14000;
		main_afe5808a2_shifter18_reg11 <= 14'd14000;
		main_afe5808a2_shifter18_reg12 <= 14'd14000;
		main_afe5808a2_shifter18_reg13 <= 14'd14000;
		main_afe5808a2_shifter18_reg14 <= 14'd14000;
		main_afe5808a2_shifter18_reg15 <= 14'd14000;
		main_afe5808a2_shifter18_reg16 <= 14'd14000;
		main_afe5808a2_shifter18_reg17 <= 14'd14000;
		main_afe5808a2_shifter18_reg18 <= 14'd14000;
		main_afe5808a2_shifter18_reg19 <= 14'd14000;
		main_afe5808a2_shifter18_reg20 <= 14'd14000;
		main_afe5808a2_shifter18_reg21 <= 14'd14000;
		main_afe5808a2_shifter18_reg22 <= 14'd14000;
		main_afe5808a2_shifter18_reg23 <= 14'd14000;
		main_afe5808a2_shifter18_reg24 <= 14'd14000;
		main_afe5808a2_shifter18_reg25 <= 14'd14000;
		main_afe5808a2_shifter18_reg26 <= 14'd14000;
		main_afe5808a2_shifter18_reg27 <= 14'd14000;
		main_afe5808a2_shifter18_reg28 <= 14'd14000;
		main_afe5808a2_shifter18_reg29 <= 14'd14000;
		main_afe5808a2_shifter18_reg30 <= 14'd14000;
		main_afe5808a2_shifter18_reg31 <= 14'd14000;
		main_afe5808a2_shifter18_reg32 <= 14'd14000;
		main_afe5808a2_shifter18_reg33 <= 14'd14000;
		main_afe5808a2_shifter18_reg34 <= 14'd14000;
		main_afe5808a2_shifter18_reg35 <= 14'd14000;
		main_afe5808a2_shifter18_reg36 <= 14'd14000;
		main_afe5808a2_shifter18_reg37 <= 14'd14000;
		main_afe5808a2_shifter18_reg38 <= 14'd14000;
		main_afe5808a2_shifter18_reg39 <= 14'd14000;
		main_afe5808a2_shifter18_reg40 <= 14'd14000;
		main_afe5808a2_shifter18_reg41 <= 14'd14000;
		main_afe5808a2_shifter18_reg42 <= 14'd14000;
		main_afe5808a2_shifter18_reg43 <= 14'd14000;
		main_afe5808a2_shifter18_reg44 <= 14'd14000;
		main_afe5808a2_shifter18_reg45 <= 14'd14000;
		main_afe5808a2_shifter18_reg46 <= 14'd14000;
		main_afe5808a2_shifter18_reg47 <= 14'd14000;
		main_afe5808a2_shifter18_reg48 <= 14'd14000;
		main_afe5808a2_shifter18_reg49 <= 14'd14000;
		main_afe5808a2_shifter18_reg50 <= 14'd14000;
		main_afe5808a2_shifter18_reg51 <= 14'd14000;
		main_afe5808a2_shifter18_reg52 <= 14'd14000;
		main_afe5808a2_shifter18_reg53 <= 14'd14000;
		main_afe5808a2_shifter18_reg54 <= 14'd14000;
		main_afe5808a2_shifter18_reg55 <= 14'd14000;
		main_afe5808a2_shifter18_reg56 <= 14'd14000;
		main_afe5808a2_shifter18_reg57 <= 14'd14000;
		main_afe5808a2_shifter18_reg58 <= 14'd14000;
		main_afe5808a2_shifter18_reg59 <= 14'd14000;
		main_afe5808a2_shifter18_reg60 <= 14'd14000;
		main_afe5808a2_shifter18_reg61 <= 14'd14000;
		main_afe5808a2_shifter18_reg62 <= 14'd14000;
		main_afe5808a2_shifter18_reg63 <= 14'd14000;
		main_afe5808a2_endpoint19_payload_data <= 32'd0;
		main_afe5808a2_shifter19_trigger <= 1'd0;
		main_afe5808a2_shifter19_data <= 14'd0;
		main_afe5808a2_shifter19_difference <= 14'd0;
		main_afe5808a2_shifter19_condition <= 14'd0;
		main_afe5808a2_shifter19_do <= 34'd12000;
		main_afe5808a2_shifter19_counter <= 12'd0;
		main_afe5808a2_shifter19_reg0 <= 14'd14000;
		main_afe5808a2_shifter19_reg1 <= 14'd14000;
		main_afe5808a2_shifter19_reg2 <= 14'd14000;
		main_afe5808a2_shifter19_reg3 <= 14'd14000;
		main_afe5808a2_shifter19_reg4 <= 14'd14000;
		main_afe5808a2_shifter19_reg5 <= 14'd14000;
		main_afe5808a2_shifter19_reg6 <= 14'd14000;
		main_afe5808a2_shifter19_reg7 <= 14'd14000;
		main_afe5808a2_shifter19_reg8 <= 14'd14000;
		main_afe5808a2_shifter19_reg9 <= 14'd14000;
		main_afe5808a2_shifter19_reg10 <= 14'd14000;
		main_afe5808a2_shifter19_reg11 <= 14'd14000;
		main_afe5808a2_shifter19_reg12 <= 14'd14000;
		main_afe5808a2_shifter19_reg13 <= 14'd14000;
		main_afe5808a2_shifter19_reg14 <= 14'd14000;
		main_afe5808a2_shifter19_reg15 <= 14'd14000;
		main_afe5808a2_shifter19_reg16 <= 14'd14000;
		main_afe5808a2_shifter19_reg17 <= 14'd14000;
		main_afe5808a2_shifter19_reg18 <= 14'd14000;
		main_afe5808a2_shifter19_reg19 <= 14'd14000;
		main_afe5808a2_shifter19_reg20 <= 14'd14000;
		main_afe5808a2_shifter19_reg21 <= 14'd14000;
		main_afe5808a2_shifter19_reg22 <= 14'd14000;
		main_afe5808a2_shifter19_reg23 <= 14'd14000;
		main_afe5808a2_shifter19_reg24 <= 14'd14000;
		main_afe5808a2_shifter19_reg25 <= 14'd14000;
		main_afe5808a2_shifter19_reg26 <= 14'd14000;
		main_afe5808a2_shifter19_reg27 <= 14'd14000;
		main_afe5808a2_shifter19_reg28 <= 14'd14000;
		main_afe5808a2_shifter19_reg29 <= 14'd14000;
		main_afe5808a2_shifter19_reg30 <= 14'd14000;
		main_afe5808a2_shifter19_reg31 <= 14'd14000;
		main_afe5808a2_shifter19_reg32 <= 14'd14000;
		main_afe5808a2_shifter19_reg33 <= 14'd14000;
		main_afe5808a2_shifter19_reg34 <= 14'd14000;
		main_afe5808a2_shifter19_reg35 <= 14'd14000;
		main_afe5808a2_shifter19_reg36 <= 14'd14000;
		main_afe5808a2_shifter19_reg37 <= 14'd14000;
		main_afe5808a2_shifter19_reg38 <= 14'd14000;
		main_afe5808a2_shifter19_reg39 <= 14'd14000;
		main_afe5808a2_shifter19_reg40 <= 14'd14000;
		main_afe5808a2_shifter19_reg41 <= 14'd14000;
		main_afe5808a2_shifter19_reg42 <= 14'd14000;
		main_afe5808a2_shifter19_reg43 <= 14'd14000;
		main_afe5808a2_shifter19_reg44 <= 14'd14000;
		main_afe5808a2_shifter19_reg45 <= 14'd14000;
		main_afe5808a2_shifter19_reg46 <= 14'd14000;
		main_afe5808a2_shifter19_reg47 <= 14'd14000;
		main_afe5808a2_shifter19_reg48 <= 14'd14000;
		main_afe5808a2_shifter19_reg49 <= 14'd14000;
		main_afe5808a2_shifter19_reg50 <= 14'd14000;
		main_afe5808a2_shifter19_reg51 <= 14'd14000;
		main_afe5808a2_shifter19_reg52 <= 14'd14000;
		main_afe5808a2_shifter19_reg53 <= 14'd14000;
		main_afe5808a2_shifter19_reg54 <= 14'd14000;
		main_afe5808a2_shifter19_reg55 <= 14'd14000;
		main_afe5808a2_shifter19_reg56 <= 14'd14000;
		main_afe5808a2_shifter19_reg57 <= 14'd14000;
		main_afe5808a2_shifter19_reg58 <= 14'd14000;
		main_afe5808a2_shifter19_reg59 <= 14'd14000;
		main_afe5808a2_shifter19_reg60 <= 14'd14000;
		main_afe5808a2_shifter19_reg61 <= 14'd14000;
		main_afe5808a2_shifter19_reg62 <= 14'd14000;
		main_afe5808a2_shifter19_reg63 <= 14'd14000;
		main_afe5808a2_endpoint20_payload_data <= 32'd0;
		main_afe5808a2_shifter20_trigger <= 1'd0;
		main_afe5808a2_shifter20_data <= 14'd0;
		main_afe5808a2_shifter20_difference <= 14'd0;
		main_afe5808a2_shifter20_condition <= 14'd0;
		main_afe5808a2_shifter20_do <= 34'd12000;
		main_afe5808a2_shifter20_counter <= 12'd0;
		main_afe5808a2_shifter20_reg0 <= 14'd14000;
		main_afe5808a2_shifter20_reg1 <= 14'd14000;
		main_afe5808a2_shifter20_reg2 <= 14'd14000;
		main_afe5808a2_shifter20_reg3 <= 14'd14000;
		main_afe5808a2_shifter20_reg4 <= 14'd14000;
		main_afe5808a2_shifter20_reg5 <= 14'd14000;
		main_afe5808a2_shifter20_reg6 <= 14'd14000;
		main_afe5808a2_shifter20_reg7 <= 14'd14000;
		main_afe5808a2_shifter20_reg8 <= 14'd14000;
		main_afe5808a2_shifter20_reg9 <= 14'd14000;
		main_afe5808a2_shifter20_reg10 <= 14'd14000;
		main_afe5808a2_shifter20_reg11 <= 14'd14000;
		main_afe5808a2_shifter20_reg12 <= 14'd14000;
		main_afe5808a2_shifter20_reg13 <= 14'd14000;
		main_afe5808a2_shifter20_reg14 <= 14'd14000;
		main_afe5808a2_shifter20_reg15 <= 14'd14000;
		main_afe5808a2_shifter20_reg16 <= 14'd14000;
		main_afe5808a2_shifter20_reg17 <= 14'd14000;
		main_afe5808a2_shifter20_reg18 <= 14'd14000;
		main_afe5808a2_shifter20_reg19 <= 14'd14000;
		main_afe5808a2_shifter20_reg20 <= 14'd14000;
		main_afe5808a2_shifter20_reg21 <= 14'd14000;
		main_afe5808a2_shifter20_reg22 <= 14'd14000;
		main_afe5808a2_shifter20_reg23 <= 14'd14000;
		main_afe5808a2_shifter20_reg24 <= 14'd14000;
		main_afe5808a2_shifter20_reg25 <= 14'd14000;
		main_afe5808a2_shifter20_reg26 <= 14'd14000;
		main_afe5808a2_shifter20_reg27 <= 14'd14000;
		main_afe5808a2_shifter20_reg28 <= 14'd14000;
		main_afe5808a2_shifter20_reg29 <= 14'd14000;
		main_afe5808a2_shifter20_reg30 <= 14'd14000;
		main_afe5808a2_shifter20_reg31 <= 14'd14000;
		main_afe5808a2_shifter20_reg32 <= 14'd14000;
		main_afe5808a2_shifter20_reg33 <= 14'd14000;
		main_afe5808a2_shifter20_reg34 <= 14'd14000;
		main_afe5808a2_shifter20_reg35 <= 14'd14000;
		main_afe5808a2_shifter20_reg36 <= 14'd14000;
		main_afe5808a2_shifter20_reg37 <= 14'd14000;
		main_afe5808a2_shifter20_reg38 <= 14'd14000;
		main_afe5808a2_shifter20_reg39 <= 14'd14000;
		main_afe5808a2_shifter20_reg40 <= 14'd14000;
		main_afe5808a2_shifter20_reg41 <= 14'd14000;
		main_afe5808a2_shifter20_reg42 <= 14'd14000;
		main_afe5808a2_shifter20_reg43 <= 14'd14000;
		main_afe5808a2_shifter20_reg44 <= 14'd14000;
		main_afe5808a2_shifter20_reg45 <= 14'd14000;
		main_afe5808a2_shifter20_reg46 <= 14'd14000;
		main_afe5808a2_shifter20_reg47 <= 14'd14000;
		main_afe5808a2_shifter20_reg48 <= 14'd14000;
		main_afe5808a2_shifter20_reg49 <= 14'd14000;
		main_afe5808a2_shifter20_reg50 <= 14'd14000;
		main_afe5808a2_shifter20_reg51 <= 14'd14000;
		main_afe5808a2_shifter20_reg52 <= 14'd14000;
		main_afe5808a2_shifter20_reg53 <= 14'd14000;
		main_afe5808a2_shifter20_reg54 <= 14'd14000;
		main_afe5808a2_shifter20_reg55 <= 14'd14000;
		main_afe5808a2_shifter20_reg56 <= 14'd14000;
		main_afe5808a2_shifter20_reg57 <= 14'd14000;
		main_afe5808a2_shifter20_reg58 <= 14'd14000;
		main_afe5808a2_shifter20_reg59 <= 14'd14000;
		main_afe5808a2_shifter20_reg60 <= 14'd14000;
		main_afe5808a2_shifter20_reg61 <= 14'd14000;
		main_afe5808a2_shifter20_reg62 <= 14'd14000;
		main_afe5808a2_shifter20_reg63 <= 14'd14000;
		main_afe5808a2_endpoint21_payload_data <= 32'd0;
		main_afe5808a2_shifter21_trigger <= 1'd0;
		main_afe5808a2_shifter21_data <= 14'd0;
		main_afe5808a2_shifter21_difference <= 14'd0;
		main_afe5808a2_shifter21_condition <= 14'd0;
		main_afe5808a2_shifter21_do <= 34'd12000;
		main_afe5808a2_shifter21_counter <= 12'd0;
		main_afe5808a2_shifter21_reg0 <= 14'd14000;
		main_afe5808a2_shifter21_reg1 <= 14'd14000;
		main_afe5808a2_shifter21_reg2 <= 14'd14000;
		main_afe5808a2_shifter21_reg3 <= 14'd14000;
		main_afe5808a2_shifter21_reg4 <= 14'd14000;
		main_afe5808a2_shifter21_reg5 <= 14'd14000;
		main_afe5808a2_shifter21_reg6 <= 14'd14000;
		main_afe5808a2_shifter21_reg7 <= 14'd14000;
		main_afe5808a2_shifter21_reg8 <= 14'd14000;
		main_afe5808a2_shifter21_reg9 <= 14'd14000;
		main_afe5808a2_shifter21_reg10 <= 14'd14000;
		main_afe5808a2_shifter21_reg11 <= 14'd14000;
		main_afe5808a2_shifter21_reg12 <= 14'd14000;
		main_afe5808a2_shifter21_reg13 <= 14'd14000;
		main_afe5808a2_shifter21_reg14 <= 14'd14000;
		main_afe5808a2_shifter21_reg15 <= 14'd14000;
		main_afe5808a2_shifter21_reg16 <= 14'd14000;
		main_afe5808a2_shifter21_reg17 <= 14'd14000;
		main_afe5808a2_shifter21_reg18 <= 14'd14000;
		main_afe5808a2_shifter21_reg19 <= 14'd14000;
		main_afe5808a2_shifter21_reg20 <= 14'd14000;
		main_afe5808a2_shifter21_reg21 <= 14'd14000;
		main_afe5808a2_shifter21_reg22 <= 14'd14000;
		main_afe5808a2_shifter21_reg23 <= 14'd14000;
		main_afe5808a2_shifter21_reg24 <= 14'd14000;
		main_afe5808a2_shifter21_reg25 <= 14'd14000;
		main_afe5808a2_shifter21_reg26 <= 14'd14000;
		main_afe5808a2_shifter21_reg27 <= 14'd14000;
		main_afe5808a2_shifter21_reg28 <= 14'd14000;
		main_afe5808a2_shifter21_reg29 <= 14'd14000;
		main_afe5808a2_shifter21_reg30 <= 14'd14000;
		main_afe5808a2_shifter21_reg31 <= 14'd14000;
		main_afe5808a2_shifter21_reg32 <= 14'd14000;
		main_afe5808a2_shifter21_reg33 <= 14'd14000;
		main_afe5808a2_shifter21_reg34 <= 14'd14000;
		main_afe5808a2_shifter21_reg35 <= 14'd14000;
		main_afe5808a2_shifter21_reg36 <= 14'd14000;
		main_afe5808a2_shifter21_reg37 <= 14'd14000;
		main_afe5808a2_shifter21_reg38 <= 14'd14000;
		main_afe5808a2_shifter21_reg39 <= 14'd14000;
		main_afe5808a2_shifter21_reg40 <= 14'd14000;
		main_afe5808a2_shifter21_reg41 <= 14'd14000;
		main_afe5808a2_shifter21_reg42 <= 14'd14000;
		main_afe5808a2_shifter21_reg43 <= 14'd14000;
		main_afe5808a2_shifter21_reg44 <= 14'd14000;
		main_afe5808a2_shifter21_reg45 <= 14'd14000;
		main_afe5808a2_shifter21_reg46 <= 14'd14000;
		main_afe5808a2_shifter21_reg47 <= 14'd14000;
		main_afe5808a2_shifter21_reg48 <= 14'd14000;
		main_afe5808a2_shifter21_reg49 <= 14'd14000;
		main_afe5808a2_shifter21_reg50 <= 14'd14000;
		main_afe5808a2_shifter21_reg51 <= 14'd14000;
		main_afe5808a2_shifter21_reg52 <= 14'd14000;
		main_afe5808a2_shifter21_reg53 <= 14'd14000;
		main_afe5808a2_shifter21_reg54 <= 14'd14000;
		main_afe5808a2_shifter21_reg55 <= 14'd14000;
		main_afe5808a2_shifter21_reg56 <= 14'd14000;
		main_afe5808a2_shifter21_reg57 <= 14'd14000;
		main_afe5808a2_shifter21_reg58 <= 14'd14000;
		main_afe5808a2_shifter21_reg59 <= 14'd14000;
		main_afe5808a2_shifter21_reg60 <= 14'd14000;
		main_afe5808a2_shifter21_reg61 <= 14'd14000;
		main_afe5808a2_shifter21_reg62 <= 14'd14000;
		main_afe5808a2_shifter21_reg63 <= 14'd14000;
		main_afe5808a2_endpoint22_payload_data <= 32'd0;
		main_afe5808a2_shifter22_trigger <= 1'd0;
		main_afe5808a2_shifter22_data <= 14'd0;
		main_afe5808a2_shifter22_difference <= 14'd0;
		main_afe5808a2_shifter22_condition <= 14'd0;
		main_afe5808a2_shifter22_do <= 34'd12000;
		main_afe5808a2_shifter22_counter <= 12'd0;
		main_afe5808a2_shifter22_reg0 <= 14'd14000;
		main_afe5808a2_shifter22_reg1 <= 14'd14000;
		main_afe5808a2_shifter22_reg2 <= 14'd14000;
		main_afe5808a2_shifter22_reg3 <= 14'd14000;
		main_afe5808a2_shifter22_reg4 <= 14'd14000;
		main_afe5808a2_shifter22_reg5 <= 14'd14000;
		main_afe5808a2_shifter22_reg6 <= 14'd14000;
		main_afe5808a2_shifter22_reg7 <= 14'd14000;
		main_afe5808a2_shifter22_reg8 <= 14'd14000;
		main_afe5808a2_shifter22_reg9 <= 14'd14000;
		main_afe5808a2_shifter22_reg10 <= 14'd14000;
		main_afe5808a2_shifter22_reg11 <= 14'd14000;
		main_afe5808a2_shifter22_reg12 <= 14'd14000;
		main_afe5808a2_shifter22_reg13 <= 14'd14000;
		main_afe5808a2_shifter22_reg14 <= 14'd14000;
		main_afe5808a2_shifter22_reg15 <= 14'd14000;
		main_afe5808a2_shifter22_reg16 <= 14'd14000;
		main_afe5808a2_shifter22_reg17 <= 14'd14000;
		main_afe5808a2_shifter22_reg18 <= 14'd14000;
		main_afe5808a2_shifter22_reg19 <= 14'd14000;
		main_afe5808a2_shifter22_reg20 <= 14'd14000;
		main_afe5808a2_shifter22_reg21 <= 14'd14000;
		main_afe5808a2_shifter22_reg22 <= 14'd14000;
		main_afe5808a2_shifter22_reg23 <= 14'd14000;
		main_afe5808a2_shifter22_reg24 <= 14'd14000;
		main_afe5808a2_shifter22_reg25 <= 14'd14000;
		main_afe5808a2_shifter22_reg26 <= 14'd14000;
		main_afe5808a2_shifter22_reg27 <= 14'd14000;
		main_afe5808a2_shifter22_reg28 <= 14'd14000;
		main_afe5808a2_shifter22_reg29 <= 14'd14000;
		main_afe5808a2_shifter22_reg30 <= 14'd14000;
		main_afe5808a2_shifter22_reg31 <= 14'd14000;
		main_afe5808a2_shifter22_reg32 <= 14'd14000;
		main_afe5808a2_shifter22_reg33 <= 14'd14000;
		main_afe5808a2_shifter22_reg34 <= 14'd14000;
		main_afe5808a2_shifter22_reg35 <= 14'd14000;
		main_afe5808a2_shifter22_reg36 <= 14'd14000;
		main_afe5808a2_shifter22_reg37 <= 14'd14000;
		main_afe5808a2_shifter22_reg38 <= 14'd14000;
		main_afe5808a2_shifter22_reg39 <= 14'd14000;
		main_afe5808a2_shifter22_reg40 <= 14'd14000;
		main_afe5808a2_shifter22_reg41 <= 14'd14000;
		main_afe5808a2_shifter22_reg42 <= 14'd14000;
		main_afe5808a2_shifter22_reg43 <= 14'd14000;
		main_afe5808a2_shifter22_reg44 <= 14'd14000;
		main_afe5808a2_shifter22_reg45 <= 14'd14000;
		main_afe5808a2_shifter22_reg46 <= 14'd14000;
		main_afe5808a2_shifter22_reg47 <= 14'd14000;
		main_afe5808a2_shifter22_reg48 <= 14'd14000;
		main_afe5808a2_shifter22_reg49 <= 14'd14000;
		main_afe5808a2_shifter22_reg50 <= 14'd14000;
		main_afe5808a2_shifter22_reg51 <= 14'd14000;
		main_afe5808a2_shifter22_reg52 <= 14'd14000;
		main_afe5808a2_shifter22_reg53 <= 14'd14000;
		main_afe5808a2_shifter22_reg54 <= 14'd14000;
		main_afe5808a2_shifter22_reg55 <= 14'd14000;
		main_afe5808a2_shifter22_reg56 <= 14'd14000;
		main_afe5808a2_shifter22_reg57 <= 14'd14000;
		main_afe5808a2_shifter22_reg58 <= 14'd14000;
		main_afe5808a2_shifter22_reg59 <= 14'd14000;
		main_afe5808a2_shifter22_reg60 <= 14'd14000;
		main_afe5808a2_shifter22_reg61 <= 14'd14000;
		main_afe5808a2_shifter22_reg62 <= 14'd14000;
		main_afe5808a2_shifter22_reg63 <= 14'd14000;
		main_afe5808a2_endpoint23_payload_data <= 32'd0;
		main_afe5808a2_shifter23_trigger <= 1'd0;
		main_afe5808a2_shifter23_data <= 14'd0;
		main_afe5808a2_shifter23_difference <= 14'd0;
		main_afe5808a2_shifter23_condition <= 14'd0;
		main_afe5808a2_shifter23_do <= 34'd12000;
		main_afe5808a2_shifter23_counter <= 12'd0;
		main_afe5808a2_shifter23_reg0 <= 14'd14000;
		main_afe5808a2_shifter23_reg1 <= 14'd14000;
		main_afe5808a2_shifter23_reg2 <= 14'd14000;
		main_afe5808a2_shifter23_reg3 <= 14'd14000;
		main_afe5808a2_shifter23_reg4 <= 14'd14000;
		main_afe5808a2_shifter23_reg5 <= 14'd14000;
		main_afe5808a2_shifter23_reg6 <= 14'd14000;
		main_afe5808a2_shifter23_reg7 <= 14'd14000;
		main_afe5808a2_shifter23_reg8 <= 14'd14000;
		main_afe5808a2_shifter23_reg9 <= 14'd14000;
		main_afe5808a2_shifter23_reg10 <= 14'd14000;
		main_afe5808a2_shifter23_reg11 <= 14'd14000;
		main_afe5808a2_shifter23_reg12 <= 14'd14000;
		main_afe5808a2_shifter23_reg13 <= 14'd14000;
		main_afe5808a2_shifter23_reg14 <= 14'd14000;
		main_afe5808a2_shifter23_reg15 <= 14'd14000;
		main_afe5808a2_shifter23_reg16 <= 14'd14000;
		main_afe5808a2_shifter23_reg17 <= 14'd14000;
		main_afe5808a2_shifter23_reg18 <= 14'd14000;
		main_afe5808a2_shifter23_reg19 <= 14'd14000;
		main_afe5808a2_shifter23_reg20 <= 14'd14000;
		main_afe5808a2_shifter23_reg21 <= 14'd14000;
		main_afe5808a2_shifter23_reg22 <= 14'd14000;
		main_afe5808a2_shifter23_reg23 <= 14'd14000;
		main_afe5808a2_shifter23_reg24 <= 14'd14000;
		main_afe5808a2_shifter23_reg25 <= 14'd14000;
		main_afe5808a2_shifter23_reg26 <= 14'd14000;
		main_afe5808a2_shifter23_reg27 <= 14'd14000;
		main_afe5808a2_shifter23_reg28 <= 14'd14000;
		main_afe5808a2_shifter23_reg29 <= 14'd14000;
		main_afe5808a2_shifter23_reg30 <= 14'd14000;
		main_afe5808a2_shifter23_reg31 <= 14'd14000;
		main_afe5808a2_shifter23_reg32 <= 14'd14000;
		main_afe5808a2_shifter23_reg33 <= 14'd14000;
		main_afe5808a2_shifter23_reg34 <= 14'd14000;
		main_afe5808a2_shifter23_reg35 <= 14'd14000;
		main_afe5808a2_shifter23_reg36 <= 14'd14000;
		main_afe5808a2_shifter23_reg37 <= 14'd14000;
		main_afe5808a2_shifter23_reg38 <= 14'd14000;
		main_afe5808a2_shifter23_reg39 <= 14'd14000;
		main_afe5808a2_shifter23_reg40 <= 14'd14000;
		main_afe5808a2_shifter23_reg41 <= 14'd14000;
		main_afe5808a2_shifter23_reg42 <= 14'd14000;
		main_afe5808a2_shifter23_reg43 <= 14'd14000;
		main_afe5808a2_shifter23_reg44 <= 14'd14000;
		main_afe5808a2_shifter23_reg45 <= 14'd14000;
		main_afe5808a2_shifter23_reg46 <= 14'd14000;
		main_afe5808a2_shifter23_reg47 <= 14'd14000;
		main_afe5808a2_shifter23_reg48 <= 14'd14000;
		main_afe5808a2_shifter23_reg49 <= 14'd14000;
		main_afe5808a2_shifter23_reg50 <= 14'd14000;
		main_afe5808a2_shifter23_reg51 <= 14'd14000;
		main_afe5808a2_shifter23_reg52 <= 14'd14000;
		main_afe5808a2_shifter23_reg53 <= 14'd14000;
		main_afe5808a2_shifter23_reg54 <= 14'd14000;
		main_afe5808a2_shifter23_reg55 <= 14'd14000;
		main_afe5808a2_shifter23_reg56 <= 14'd14000;
		main_afe5808a2_shifter23_reg57 <= 14'd14000;
		main_afe5808a2_shifter23_reg58 <= 14'd14000;
		main_afe5808a2_shifter23_reg59 <= 14'd14000;
		main_afe5808a2_shifter23_reg60 <= 14'd14000;
		main_afe5808a2_shifter23_reg61 <= 14'd14000;
		main_afe5808a2_shifter23_reg62 <= 14'd14000;
		main_afe5808a2_shifter23_reg63 <= 14'd14000;
		builder_afe5808a2_clockdomainsrenamer16_state <= 1'd0;
		builder_afe5808a2_clockdomainsrenamer17_state <= 1'd0;
		builder_afe5808a2_clockdomainsrenamer18_state <= 1'd0;
		builder_afe5808a2_clockdomainsrenamer19_state <= 1'd0;
		builder_afe5808a2_clockdomainsrenamer20_state <= 1'd0;
		builder_afe5808a2_clockdomainsrenamer21_state <= 1'd0;
		builder_afe5808a2_clockdomainsrenamer22_state <= 1'd0;
		builder_afe5808a2_clockdomainsrenamer23_state <= 1'd0;
	end
end

always @(posedge adc3_adc_frame_clk) begin
	main_afe5808a3_shifter24_data <= main_afe5808a3_serdes24_do;
	main_afe5808a3_endpoint24_payload_data <= main_afe5808a3_shifter24_do;
	main_afe5808a3_shifter25_data <= main_afe5808a3_serdes25_do;
	main_afe5808a3_endpoint25_payload_data <= main_afe5808a3_shifter25_do;
	main_afe5808a3_shifter26_data <= main_afe5808a3_serdes26_do;
	main_afe5808a3_endpoint26_payload_data <= main_afe5808a3_shifter26_do;
	main_afe5808a3_shifter27_data <= main_afe5808a3_serdes27_do;
	main_afe5808a3_endpoint27_payload_data <= main_afe5808a3_shifter27_do;
	main_afe5808a3_shifter28_data <= main_afe5808a3_serdes28_do;
	main_afe5808a3_endpoint28_payload_data <= main_afe5808a3_shifter28_do;
	main_afe5808a3_shifter29_data <= main_afe5808a3_serdes29_do;
	main_afe5808a3_endpoint29_payload_data <= main_afe5808a3_shifter29_do;
	main_afe5808a3_shifter30_data <= main_afe5808a3_serdes30_do;
	main_afe5808a3_endpoint30_payload_data <= main_afe5808a3_shifter30_do;
	main_afe5808a3_shifter31_data <= main_afe5808a3_serdes31_do;
	main_afe5808a3_endpoint31_payload_data <= main_afe5808a3_shifter31_do;
	if ((main_afe5808a3_bitslip_lat == 1'd0)) begin
		main_afe5808a3_bitslip_lat <= 4'd15;
	end else begin
		main_afe5808a3_bitslip_lat <= (main_afe5808a3_bitslip_lat - 1'd1);
	end
	if (((main_afe5808a3_frame_do != 14'd16256) & (main_afe5808a3_bitslip_lat == 1'd1))) begin
		main_afe5808a3_bitslip <= 1'd1;
	end else begin
		main_afe5808a3_bitslip <= 1'd0;
	end
	main_afe5808a3_shifter24_reg0 <= main_afe5808a3_shifter24_data;
	main_afe5808a3_shifter24_reg1 <= main_afe5808a3_shifter24_reg0;
	main_afe5808a3_shifter24_reg2 <= main_afe5808a3_shifter24_reg1;
	main_afe5808a3_shifter24_reg3 <= main_afe5808a3_shifter24_reg2;
	main_afe5808a3_shifter24_reg4 <= main_afe5808a3_shifter24_reg3;
	main_afe5808a3_shifter24_reg5 <= main_afe5808a3_shifter24_reg4;
	main_afe5808a3_shifter24_reg6 <= main_afe5808a3_shifter24_reg5;
	main_afe5808a3_shifter24_reg7 <= main_afe5808a3_shifter24_reg6;
	main_afe5808a3_shifter24_reg8 <= main_afe5808a3_shifter24_reg7;
	main_afe5808a3_shifter24_reg9 <= main_afe5808a3_shifter24_reg8;
	main_afe5808a3_shifter24_reg10 <= main_afe5808a3_shifter24_reg9;
	main_afe5808a3_shifter24_reg11 <= main_afe5808a3_shifter24_reg10;
	main_afe5808a3_shifter24_reg12 <= main_afe5808a3_shifter24_reg11;
	main_afe5808a3_shifter24_reg13 <= main_afe5808a3_shifter24_reg12;
	main_afe5808a3_shifter24_reg14 <= main_afe5808a3_shifter24_reg13;
	main_afe5808a3_shifter24_reg15 <= main_afe5808a3_shifter24_reg14;
	main_afe5808a3_shifter24_reg16 <= main_afe5808a3_shifter24_reg15;
	main_afe5808a3_shifter24_reg17 <= main_afe5808a3_shifter24_reg16;
	main_afe5808a3_shifter24_reg18 <= main_afe5808a3_shifter24_reg17;
	main_afe5808a3_shifter24_reg19 <= main_afe5808a3_shifter24_reg18;
	main_afe5808a3_shifter24_reg20 <= main_afe5808a3_shifter24_reg19;
	main_afe5808a3_shifter24_reg21 <= main_afe5808a3_shifter24_reg20;
	main_afe5808a3_shifter24_reg22 <= main_afe5808a3_shifter24_reg21;
	main_afe5808a3_shifter24_reg23 <= main_afe5808a3_shifter24_reg22;
	main_afe5808a3_shifter24_reg24 <= main_afe5808a3_shifter24_reg23;
	main_afe5808a3_shifter24_reg25 <= main_afe5808a3_shifter24_reg24;
	main_afe5808a3_shifter24_reg26 <= main_afe5808a3_shifter24_reg25;
	main_afe5808a3_shifter24_reg27 <= main_afe5808a3_shifter24_reg26;
	main_afe5808a3_shifter24_reg28 <= main_afe5808a3_shifter24_reg27;
	main_afe5808a3_shifter24_reg29 <= main_afe5808a3_shifter24_reg28;
	main_afe5808a3_shifter24_reg30 <= main_afe5808a3_shifter24_reg29;
	main_afe5808a3_shifter24_reg31 <= main_afe5808a3_shifter24_reg30;
	main_afe5808a3_shifter24_reg32 <= main_afe5808a3_shifter24_reg31;
	main_afe5808a3_shifter24_reg33 <= main_afe5808a3_shifter24_reg32;
	main_afe5808a3_shifter24_reg34 <= main_afe5808a3_shifter24_reg33;
	main_afe5808a3_shifter24_reg35 <= main_afe5808a3_shifter24_reg34;
	main_afe5808a3_shifter24_reg36 <= main_afe5808a3_shifter24_reg35;
	main_afe5808a3_shifter24_reg37 <= main_afe5808a3_shifter24_reg36;
	main_afe5808a3_shifter24_reg38 <= main_afe5808a3_shifter24_reg37;
	main_afe5808a3_shifter24_reg39 <= main_afe5808a3_shifter24_reg38;
	main_afe5808a3_shifter24_reg40 <= main_afe5808a3_shifter24_reg39;
	main_afe5808a3_shifter24_reg41 <= main_afe5808a3_shifter24_reg40;
	main_afe5808a3_shifter24_reg42 <= main_afe5808a3_shifter24_reg41;
	main_afe5808a3_shifter24_reg43 <= main_afe5808a3_shifter24_reg42;
	main_afe5808a3_shifter24_reg44 <= main_afe5808a3_shifter24_reg43;
	main_afe5808a3_shifter24_reg45 <= main_afe5808a3_shifter24_reg44;
	main_afe5808a3_shifter24_reg46 <= main_afe5808a3_shifter24_reg45;
	main_afe5808a3_shifter24_reg47 <= main_afe5808a3_shifter24_reg46;
	main_afe5808a3_shifter24_reg48 <= main_afe5808a3_shifter24_reg47;
	main_afe5808a3_shifter24_reg49 <= main_afe5808a3_shifter24_reg48;
	main_afe5808a3_shifter24_reg50 <= main_afe5808a3_shifter24_reg49;
	main_afe5808a3_shifter24_reg51 <= main_afe5808a3_shifter24_reg50;
	main_afe5808a3_shifter24_reg52 <= main_afe5808a3_shifter24_reg51;
	main_afe5808a3_shifter24_reg53 <= main_afe5808a3_shifter24_reg52;
	main_afe5808a3_shifter24_reg54 <= main_afe5808a3_shifter24_reg53;
	main_afe5808a3_shifter24_reg55 <= main_afe5808a3_shifter24_reg54;
	main_afe5808a3_shifter24_reg56 <= main_afe5808a3_shifter24_reg55;
	main_afe5808a3_shifter24_reg57 <= main_afe5808a3_shifter24_reg56;
	main_afe5808a3_shifter24_reg58 <= main_afe5808a3_shifter24_reg57;
	main_afe5808a3_shifter24_reg59 <= main_afe5808a3_shifter24_reg58;
	main_afe5808a3_shifter24_reg60 <= main_afe5808a3_shifter24_reg59;
	main_afe5808a3_shifter24_reg61 <= main_afe5808a3_shifter24_reg60;
	main_afe5808a3_shifter24_reg62 <= main_afe5808a3_shifter24_reg61;
	main_afe5808a3_shifter24_reg63 <= main_afe5808a3_shifter24_reg62;
	main_afe5808a3_shifter24_difference <= (main_afe5808a3_shifter24_reg7 - main_afe5808a3_shifter24_reg0);
	if ((main_afe5808a3_shifter24_difference >= 6'd40)) begin
		main_afe5808a3_shifter24_condition <= ((~main_afe5808a3_shifter24_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter24_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter24_counter)
		1'd0: begin
			main_afe5808a3_shifter24_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter24_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter24_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter24_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter24_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter24_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter24_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter24_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter24_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter24_do <= main_afe5808a3_shifter24_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer24_state <= builder_afe5808a3_clockdomainsrenamer24_next_state;
	if (main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value_ce0) begin
		main_afe5808a3_shifter24_trigger <= main_afe5808a3_shifter24_trigger_clockdomainsrenamer24_next_value0;
	end
	if (main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value_ce1) begin
		main_afe5808a3_shifter24_counter <= main_afe5808a3_shifter24_counter_clockdomainsrenamer24_next_value1;
	end
	main_afe5808a3_shifter25_reg0 <= main_afe5808a3_shifter25_data;
	main_afe5808a3_shifter25_reg1 <= main_afe5808a3_shifter25_reg0;
	main_afe5808a3_shifter25_reg2 <= main_afe5808a3_shifter25_reg1;
	main_afe5808a3_shifter25_reg3 <= main_afe5808a3_shifter25_reg2;
	main_afe5808a3_shifter25_reg4 <= main_afe5808a3_shifter25_reg3;
	main_afe5808a3_shifter25_reg5 <= main_afe5808a3_shifter25_reg4;
	main_afe5808a3_shifter25_reg6 <= main_afe5808a3_shifter25_reg5;
	main_afe5808a3_shifter25_reg7 <= main_afe5808a3_shifter25_reg6;
	main_afe5808a3_shifter25_reg8 <= main_afe5808a3_shifter25_reg7;
	main_afe5808a3_shifter25_reg9 <= main_afe5808a3_shifter25_reg8;
	main_afe5808a3_shifter25_reg10 <= main_afe5808a3_shifter25_reg9;
	main_afe5808a3_shifter25_reg11 <= main_afe5808a3_shifter25_reg10;
	main_afe5808a3_shifter25_reg12 <= main_afe5808a3_shifter25_reg11;
	main_afe5808a3_shifter25_reg13 <= main_afe5808a3_shifter25_reg12;
	main_afe5808a3_shifter25_reg14 <= main_afe5808a3_shifter25_reg13;
	main_afe5808a3_shifter25_reg15 <= main_afe5808a3_shifter25_reg14;
	main_afe5808a3_shifter25_reg16 <= main_afe5808a3_shifter25_reg15;
	main_afe5808a3_shifter25_reg17 <= main_afe5808a3_shifter25_reg16;
	main_afe5808a3_shifter25_reg18 <= main_afe5808a3_shifter25_reg17;
	main_afe5808a3_shifter25_reg19 <= main_afe5808a3_shifter25_reg18;
	main_afe5808a3_shifter25_reg20 <= main_afe5808a3_shifter25_reg19;
	main_afe5808a3_shifter25_reg21 <= main_afe5808a3_shifter25_reg20;
	main_afe5808a3_shifter25_reg22 <= main_afe5808a3_shifter25_reg21;
	main_afe5808a3_shifter25_reg23 <= main_afe5808a3_shifter25_reg22;
	main_afe5808a3_shifter25_reg24 <= main_afe5808a3_shifter25_reg23;
	main_afe5808a3_shifter25_reg25 <= main_afe5808a3_shifter25_reg24;
	main_afe5808a3_shifter25_reg26 <= main_afe5808a3_shifter25_reg25;
	main_afe5808a3_shifter25_reg27 <= main_afe5808a3_shifter25_reg26;
	main_afe5808a3_shifter25_reg28 <= main_afe5808a3_shifter25_reg27;
	main_afe5808a3_shifter25_reg29 <= main_afe5808a3_shifter25_reg28;
	main_afe5808a3_shifter25_reg30 <= main_afe5808a3_shifter25_reg29;
	main_afe5808a3_shifter25_reg31 <= main_afe5808a3_shifter25_reg30;
	main_afe5808a3_shifter25_reg32 <= main_afe5808a3_shifter25_reg31;
	main_afe5808a3_shifter25_reg33 <= main_afe5808a3_shifter25_reg32;
	main_afe5808a3_shifter25_reg34 <= main_afe5808a3_shifter25_reg33;
	main_afe5808a3_shifter25_reg35 <= main_afe5808a3_shifter25_reg34;
	main_afe5808a3_shifter25_reg36 <= main_afe5808a3_shifter25_reg35;
	main_afe5808a3_shifter25_reg37 <= main_afe5808a3_shifter25_reg36;
	main_afe5808a3_shifter25_reg38 <= main_afe5808a3_shifter25_reg37;
	main_afe5808a3_shifter25_reg39 <= main_afe5808a3_shifter25_reg38;
	main_afe5808a3_shifter25_reg40 <= main_afe5808a3_shifter25_reg39;
	main_afe5808a3_shifter25_reg41 <= main_afe5808a3_shifter25_reg40;
	main_afe5808a3_shifter25_reg42 <= main_afe5808a3_shifter25_reg41;
	main_afe5808a3_shifter25_reg43 <= main_afe5808a3_shifter25_reg42;
	main_afe5808a3_shifter25_reg44 <= main_afe5808a3_shifter25_reg43;
	main_afe5808a3_shifter25_reg45 <= main_afe5808a3_shifter25_reg44;
	main_afe5808a3_shifter25_reg46 <= main_afe5808a3_shifter25_reg45;
	main_afe5808a3_shifter25_reg47 <= main_afe5808a3_shifter25_reg46;
	main_afe5808a3_shifter25_reg48 <= main_afe5808a3_shifter25_reg47;
	main_afe5808a3_shifter25_reg49 <= main_afe5808a3_shifter25_reg48;
	main_afe5808a3_shifter25_reg50 <= main_afe5808a3_shifter25_reg49;
	main_afe5808a3_shifter25_reg51 <= main_afe5808a3_shifter25_reg50;
	main_afe5808a3_shifter25_reg52 <= main_afe5808a3_shifter25_reg51;
	main_afe5808a3_shifter25_reg53 <= main_afe5808a3_shifter25_reg52;
	main_afe5808a3_shifter25_reg54 <= main_afe5808a3_shifter25_reg53;
	main_afe5808a3_shifter25_reg55 <= main_afe5808a3_shifter25_reg54;
	main_afe5808a3_shifter25_reg56 <= main_afe5808a3_shifter25_reg55;
	main_afe5808a3_shifter25_reg57 <= main_afe5808a3_shifter25_reg56;
	main_afe5808a3_shifter25_reg58 <= main_afe5808a3_shifter25_reg57;
	main_afe5808a3_shifter25_reg59 <= main_afe5808a3_shifter25_reg58;
	main_afe5808a3_shifter25_reg60 <= main_afe5808a3_shifter25_reg59;
	main_afe5808a3_shifter25_reg61 <= main_afe5808a3_shifter25_reg60;
	main_afe5808a3_shifter25_reg62 <= main_afe5808a3_shifter25_reg61;
	main_afe5808a3_shifter25_reg63 <= main_afe5808a3_shifter25_reg62;
	main_afe5808a3_shifter25_difference <= (main_afe5808a3_shifter25_reg7 - main_afe5808a3_shifter25_reg0);
	if ((main_afe5808a3_shifter25_difference >= 6'd40)) begin
		main_afe5808a3_shifter25_condition <= ((~main_afe5808a3_shifter25_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter25_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter25_counter)
		1'd0: begin
			main_afe5808a3_shifter25_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter25_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter25_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter25_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter25_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter25_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter25_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter25_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter25_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter25_do <= main_afe5808a3_shifter25_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer25_state <= builder_afe5808a3_clockdomainsrenamer25_next_state;
	if (main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value_ce0) begin
		main_afe5808a3_shifter25_trigger <= main_afe5808a3_shifter25_trigger_clockdomainsrenamer25_next_value0;
	end
	if (main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value_ce1) begin
		main_afe5808a3_shifter25_counter <= main_afe5808a3_shifter25_counter_clockdomainsrenamer25_next_value1;
	end
	main_afe5808a3_shifter26_reg0 <= main_afe5808a3_shifter26_data;
	main_afe5808a3_shifter26_reg1 <= main_afe5808a3_shifter26_reg0;
	main_afe5808a3_shifter26_reg2 <= main_afe5808a3_shifter26_reg1;
	main_afe5808a3_shifter26_reg3 <= main_afe5808a3_shifter26_reg2;
	main_afe5808a3_shifter26_reg4 <= main_afe5808a3_shifter26_reg3;
	main_afe5808a3_shifter26_reg5 <= main_afe5808a3_shifter26_reg4;
	main_afe5808a3_shifter26_reg6 <= main_afe5808a3_shifter26_reg5;
	main_afe5808a3_shifter26_reg7 <= main_afe5808a3_shifter26_reg6;
	main_afe5808a3_shifter26_reg8 <= main_afe5808a3_shifter26_reg7;
	main_afe5808a3_shifter26_reg9 <= main_afe5808a3_shifter26_reg8;
	main_afe5808a3_shifter26_reg10 <= main_afe5808a3_shifter26_reg9;
	main_afe5808a3_shifter26_reg11 <= main_afe5808a3_shifter26_reg10;
	main_afe5808a3_shifter26_reg12 <= main_afe5808a3_shifter26_reg11;
	main_afe5808a3_shifter26_reg13 <= main_afe5808a3_shifter26_reg12;
	main_afe5808a3_shifter26_reg14 <= main_afe5808a3_shifter26_reg13;
	main_afe5808a3_shifter26_reg15 <= main_afe5808a3_shifter26_reg14;
	main_afe5808a3_shifter26_reg16 <= main_afe5808a3_shifter26_reg15;
	main_afe5808a3_shifter26_reg17 <= main_afe5808a3_shifter26_reg16;
	main_afe5808a3_shifter26_reg18 <= main_afe5808a3_shifter26_reg17;
	main_afe5808a3_shifter26_reg19 <= main_afe5808a3_shifter26_reg18;
	main_afe5808a3_shifter26_reg20 <= main_afe5808a3_shifter26_reg19;
	main_afe5808a3_shifter26_reg21 <= main_afe5808a3_shifter26_reg20;
	main_afe5808a3_shifter26_reg22 <= main_afe5808a3_shifter26_reg21;
	main_afe5808a3_shifter26_reg23 <= main_afe5808a3_shifter26_reg22;
	main_afe5808a3_shifter26_reg24 <= main_afe5808a3_shifter26_reg23;
	main_afe5808a3_shifter26_reg25 <= main_afe5808a3_shifter26_reg24;
	main_afe5808a3_shifter26_reg26 <= main_afe5808a3_shifter26_reg25;
	main_afe5808a3_shifter26_reg27 <= main_afe5808a3_shifter26_reg26;
	main_afe5808a3_shifter26_reg28 <= main_afe5808a3_shifter26_reg27;
	main_afe5808a3_shifter26_reg29 <= main_afe5808a3_shifter26_reg28;
	main_afe5808a3_shifter26_reg30 <= main_afe5808a3_shifter26_reg29;
	main_afe5808a3_shifter26_reg31 <= main_afe5808a3_shifter26_reg30;
	main_afe5808a3_shifter26_reg32 <= main_afe5808a3_shifter26_reg31;
	main_afe5808a3_shifter26_reg33 <= main_afe5808a3_shifter26_reg32;
	main_afe5808a3_shifter26_reg34 <= main_afe5808a3_shifter26_reg33;
	main_afe5808a3_shifter26_reg35 <= main_afe5808a3_shifter26_reg34;
	main_afe5808a3_shifter26_reg36 <= main_afe5808a3_shifter26_reg35;
	main_afe5808a3_shifter26_reg37 <= main_afe5808a3_shifter26_reg36;
	main_afe5808a3_shifter26_reg38 <= main_afe5808a3_shifter26_reg37;
	main_afe5808a3_shifter26_reg39 <= main_afe5808a3_shifter26_reg38;
	main_afe5808a3_shifter26_reg40 <= main_afe5808a3_shifter26_reg39;
	main_afe5808a3_shifter26_reg41 <= main_afe5808a3_shifter26_reg40;
	main_afe5808a3_shifter26_reg42 <= main_afe5808a3_shifter26_reg41;
	main_afe5808a3_shifter26_reg43 <= main_afe5808a3_shifter26_reg42;
	main_afe5808a3_shifter26_reg44 <= main_afe5808a3_shifter26_reg43;
	main_afe5808a3_shifter26_reg45 <= main_afe5808a3_shifter26_reg44;
	main_afe5808a3_shifter26_reg46 <= main_afe5808a3_shifter26_reg45;
	main_afe5808a3_shifter26_reg47 <= main_afe5808a3_shifter26_reg46;
	main_afe5808a3_shifter26_reg48 <= main_afe5808a3_shifter26_reg47;
	main_afe5808a3_shifter26_reg49 <= main_afe5808a3_shifter26_reg48;
	main_afe5808a3_shifter26_reg50 <= main_afe5808a3_shifter26_reg49;
	main_afe5808a3_shifter26_reg51 <= main_afe5808a3_shifter26_reg50;
	main_afe5808a3_shifter26_reg52 <= main_afe5808a3_shifter26_reg51;
	main_afe5808a3_shifter26_reg53 <= main_afe5808a3_shifter26_reg52;
	main_afe5808a3_shifter26_reg54 <= main_afe5808a3_shifter26_reg53;
	main_afe5808a3_shifter26_reg55 <= main_afe5808a3_shifter26_reg54;
	main_afe5808a3_shifter26_reg56 <= main_afe5808a3_shifter26_reg55;
	main_afe5808a3_shifter26_reg57 <= main_afe5808a3_shifter26_reg56;
	main_afe5808a3_shifter26_reg58 <= main_afe5808a3_shifter26_reg57;
	main_afe5808a3_shifter26_reg59 <= main_afe5808a3_shifter26_reg58;
	main_afe5808a3_shifter26_reg60 <= main_afe5808a3_shifter26_reg59;
	main_afe5808a3_shifter26_reg61 <= main_afe5808a3_shifter26_reg60;
	main_afe5808a3_shifter26_reg62 <= main_afe5808a3_shifter26_reg61;
	main_afe5808a3_shifter26_reg63 <= main_afe5808a3_shifter26_reg62;
	main_afe5808a3_shifter26_difference <= (main_afe5808a3_shifter26_reg7 - main_afe5808a3_shifter26_reg0);
	if ((main_afe5808a3_shifter26_difference >= 6'd40)) begin
		main_afe5808a3_shifter26_condition <= ((~main_afe5808a3_shifter26_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter26_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter26_counter)
		1'd0: begin
			main_afe5808a3_shifter26_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter26_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter26_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter26_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter26_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter26_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter26_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter26_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter26_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter26_do <= main_afe5808a3_shifter26_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer26_state <= builder_afe5808a3_clockdomainsrenamer26_next_state;
	if (main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value_ce0) begin
		main_afe5808a3_shifter26_trigger <= main_afe5808a3_shifter26_trigger_clockdomainsrenamer26_next_value0;
	end
	if (main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value_ce1) begin
		main_afe5808a3_shifter26_counter <= main_afe5808a3_shifter26_counter_clockdomainsrenamer26_next_value1;
	end
	main_afe5808a3_shifter27_reg0 <= main_afe5808a3_shifter27_data;
	main_afe5808a3_shifter27_reg1 <= main_afe5808a3_shifter27_reg0;
	main_afe5808a3_shifter27_reg2 <= main_afe5808a3_shifter27_reg1;
	main_afe5808a3_shifter27_reg3 <= main_afe5808a3_shifter27_reg2;
	main_afe5808a3_shifter27_reg4 <= main_afe5808a3_shifter27_reg3;
	main_afe5808a3_shifter27_reg5 <= main_afe5808a3_shifter27_reg4;
	main_afe5808a3_shifter27_reg6 <= main_afe5808a3_shifter27_reg5;
	main_afe5808a3_shifter27_reg7 <= main_afe5808a3_shifter27_reg6;
	main_afe5808a3_shifter27_reg8 <= main_afe5808a3_shifter27_reg7;
	main_afe5808a3_shifter27_reg9 <= main_afe5808a3_shifter27_reg8;
	main_afe5808a3_shifter27_reg10 <= main_afe5808a3_shifter27_reg9;
	main_afe5808a3_shifter27_reg11 <= main_afe5808a3_shifter27_reg10;
	main_afe5808a3_shifter27_reg12 <= main_afe5808a3_shifter27_reg11;
	main_afe5808a3_shifter27_reg13 <= main_afe5808a3_shifter27_reg12;
	main_afe5808a3_shifter27_reg14 <= main_afe5808a3_shifter27_reg13;
	main_afe5808a3_shifter27_reg15 <= main_afe5808a3_shifter27_reg14;
	main_afe5808a3_shifter27_reg16 <= main_afe5808a3_shifter27_reg15;
	main_afe5808a3_shifter27_reg17 <= main_afe5808a3_shifter27_reg16;
	main_afe5808a3_shifter27_reg18 <= main_afe5808a3_shifter27_reg17;
	main_afe5808a3_shifter27_reg19 <= main_afe5808a3_shifter27_reg18;
	main_afe5808a3_shifter27_reg20 <= main_afe5808a3_shifter27_reg19;
	main_afe5808a3_shifter27_reg21 <= main_afe5808a3_shifter27_reg20;
	main_afe5808a3_shifter27_reg22 <= main_afe5808a3_shifter27_reg21;
	main_afe5808a3_shifter27_reg23 <= main_afe5808a3_shifter27_reg22;
	main_afe5808a3_shifter27_reg24 <= main_afe5808a3_shifter27_reg23;
	main_afe5808a3_shifter27_reg25 <= main_afe5808a3_shifter27_reg24;
	main_afe5808a3_shifter27_reg26 <= main_afe5808a3_shifter27_reg25;
	main_afe5808a3_shifter27_reg27 <= main_afe5808a3_shifter27_reg26;
	main_afe5808a3_shifter27_reg28 <= main_afe5808a3_shifter27_reg27;
	main_afe5808a3_shifter27_reg29 <= main_afe5808a3_shifter27_reg28;
	main_afe5808a3_shifter27_reg30 <= main_afe5808a3_shifter27_reg29;
	main_afe5808a3_shifter27_reg31 <= main_afe5808a3_shifter27_reg30;
	main_afe5808a3_shifter27_reg32 <= main_afe5808a3_shifter27_reg31;
	main_afe5808a3_shifter27_reg33 <= main_afe5808a3_shifter27_reg32;
	main_afe5808a3_shifter27_reg34 <= main_afe5808a3_shifter27_reg33;
	main_afe5808a3_shifter27_reg35 <= main_afe5808a3_shifter27_reg34;
	main_afe5808a3_shifter27_reg36 <= main_afe5808a3_shifter27_reg35;
	main_afe5808a3_shifter27_reg37 <= main_afe5808a3_shifter27_reg36;
	main_afe5808a3_shifter27_reg38 <= main_afe5808a3_shifter27_reg37;
	main_afe5808a3_shifter27_reg39 <= main_afe5808a3_shifter27_reg38;
	main_afe5808a3_shifter27_reg40 <= main_afe5808a3_shifter27_reg39;
	main_afe5808a3_shifter27_reg41 <= main_afe5808a3_shifter27_reg40;
	main_afe5808a3_shifter27_reg42 <= main_afe5808a3_shifter27_reg41;
	main_afe5808a3_shifter27_reg43 <= main_afe5808a3_shifter27_reg42;
	main_afe5808a3_shifter27_reg44 <= main_afe5808a3_shifter27_reg43;
	main_afe5808a3_shifter27_reg45 <= main_afe5808a3_shifter27_reg44;
	main_afe5808a3_shifter27_reg46 <= main_afe5808a3_shifter27_reg45;
	main_afe5808a3_shifter27_reg47 <= main_afe5808a3_shifter27_reg46;
	main_afe5808a3_shifter27_reg48 <= main_afe5808a3_shifter27_reg47;
	main_afe5808a3_shifter27_reg49 <= main_afe5808a3_shifter27_reg48;
	main_afe5808a3_shifter27_reg50 <= main_afe5808a3_shifter27_reg49;
	main_afe5808a3_shifter27_reg51 <= main_afe5808a3_shifter27_reg50;
	main_afe5808a3_shifter27_reg52 <= main_afe5808a3_shifter27_reg51;
	main_afe5808a3_shifter27_reg53 <= main_afe5808a3_shifter27_reg52;
	main_afe5808a3_shifter27_reg54 <= main_afe5808a3_shifter27_reg53;
	main_afe5808a3_shifter27_reg55 <= main_afe5808a3_shifter27_reg54;
	main_afe5808a3_shifter27_reg56 <= main_afe5808a3_shifter27_reg55;
	main_afe5808a3_shifter27_reg57 <= main_afe5808a3_shifter27_reg56;
	main_afe5808a3_shifter27_reg58 <= main_afe5808a3_shifter27_reg57;
	main_afe5808a3_shifter27_reg59 <= main_afe5808a3_shifter27_reg58;
	main_afe5808a3_shifter27_reg60 <= main_afe5808a3_shifter27_reg59;
	main_afe5808a3_shifter27_reg61 <= main_afe5808a3_shifter27_reg60;
	main_afe5808a3_shifter27_reg62 <= main_afe5808a3_shifter27_reg61;
	main_afe5808a3_shifter27_reg63 <= main_afe5808a3_shifter27_reg62;
	main_afe5808a3_shifter27_difference <= (main_afe5808a3_shifter27_reg7 - main_afe5808a3_shifter27_reg0);
	if ((main_afe5808a3_shifter27_difference >= 6'd40)) begin
		main_afe5808a3_shifter27_condition <= ((~main_afe5808a3_shifter27_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter27_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter27_counter)
		1'd0: begin
			main_afe5808a3_shifter27_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter27_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter27_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter27_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter27_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter27_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter27_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter27_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter27_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter27_do <= main_afe5808a3_shifter27_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer27_state <= builder_afe5808a3_clockdomainsrenamer27_next_state;
	if (main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value_ce0) begin
		main_afe5808a3_shifter27_trigger <= main_afe5808a3_shifter27_trigger_clockdomainsrenamer27_next_value0;
	end
	if (main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value_ce1) begin
		main_afe5808a3_shifter27_counter <= main_afe5808a3_shifter27_counter_clockdomainsrenamer27_next_value1;
	end
	main_afe5808a3_shifter28_reg0 <= main_afe5808a3_shifter28_data;
	main_afe5808a3_shifter28_reg1 <= main_afe5808a3_shifter28_reg0;
	main_afe5808a3_shifter28_reg2 <= main_afe5808a3_shifter28_reg1;
	main_afe5808a3_shifter28_reg3 <= main_afe5808a3_shifter28_reg2;
	main_afe5808a3_shifter28_reg4 <= main_afe5808a3_shifter28_reg3;
	main_afe5808a3_shifter28_reg5 <= main_afe5808a3_shifter28_reg4;
	main_afe5808a3_shifter28_reg6 <= main_afe5808a3_shifter28_reg5;
	main_afe5808a3_shifter28_reg7 <= main_afe5808a3_shifter28_reg6;
	main_afe5808a3_shifter28_reg8 <= main_afe5808a3_shifter28_reg7;
	main_afe5808a3_shifter28_reg9 <= main_afe5808a3_shifter28_reg8;
	main_afe5808a3_shifter28_reg10 <= main_afe5808a3_shifter28_reg9;
	main_afe5808a3_shifter28_reg11 <= main_afe5808a3_shifter28_reg10;
	main_afe5808a3_shifter28_reg12 <= main_afe5808a3_shifter28_reg11;
	main_afe5808a3_shifter28_reg13 <= main_afe5808a3_shifter28_reg12;
	main_afe5808a3_shifter28_reg14 <= main_afe5808a3_shifter28_reg13;
	main_afe5808a3_shifter28_reg15 <= main_afe5808a3_shifter28_reg14;
	main_afe5808a3_shifter28_reg16 <= main_afe5808a3_shifter28_reg15;
	main_afe5808a3_shifter28_reg17 <= main_afe5808a3_shifter28_reg16;
	main_afe5808a3_shifter28_reg18 <= main_afe5808a3_shifter28_reg17;
	main_afe5808a3_shifter28_reg19 <= main_afe5808a3_shifter28_reg18;
	main_afe5808a3_shifter28_reg20 <= main_afe5808a3_shifter28_reg19;
	main_afe5808a3_shifter28_reg21 <= main_afe5808a3_shifter28_reg20;
	main_afe5808a3_shifter28_reg22 <= main_afe5808a3_shifter28_reg21;
	main_afe5808a3_shifter28_reg23 <= main_afe5808a3_shifter28_reg22;
	main_afe5808a3_shifter28_reg24 <= main_afe5808a3_shifter28_reg23;
	main_afe5808a3_shifter28_reg25 <= main_afe5808a3_shifter28_reg24;
	main_afe5808a3_shifter28_reg26 <= main_afe5808a3_shifter28_reg25;
	main_afe5808a3_shifter28_reg27 <= main_afe5808a3_shifter28_reg26;
	main_afe5808a3_shifter28_reg28 <= main_afe5808a3_shifter28_reg27;
	main_afe5808a3_shifter28_reg29 <= main_afe5808a3_shifter28_reg28;
	main_afe5808a3_shifter28_reg30 <= main_afe5808a3_shifter28_reg29;
	main_afe5808a3_shifter28_reg31 <= main_afe5808a3_shifter28_reg30;
	main_afe5808a3_shifter28_reg32 <= main_afe5808a3_shifter28_reg31;
	main_afe5808a3_shifter28_reg33 <= main_afe5808a3_shifter28_reg32;
	main_afe5808a3_shifter28_reg34 <= main_afe5808a3_shifter28_reg33;
	main_afe5808a3_shifter28_reg35 <= main_afe5808a3_shifter28_reg34;
	main_afe5808a3_shifter28_reg36 <= main_afe5808a3_shifter28_reg35;
	main_afe5808a3_shifter28_reg37 <= main_afe5808a3_shifter28_reg36;
	main_afe5808a3_shifter28_reg38 <= main_afe5808a3_shifter28_reg37;
	main_afe5808a3_shifter28_reg39 <= main_afe5808a3_shifter28_reg38;
	main_afe5808a3_shifter28_reg40 <= main_afe5808a3_shifter28_reg39;
	main_afe5808a3_shifter28_reg41 <= main_afe5808a3_shifter28_reg40;
	main_afe5808a3_shifter28_reg42 <= main_afe5808a3_shifter28_reg41;
	main_afe5808a3_shifter28_reg43 <= main_afe5808a3_shifter28_reg42;
	main_afe5808a3_shifter28_reg44 <= main_afe5808a3_shifter28_reg43;
	main_afe5808a3_shifter28_reg45 <= main_afe5808a3_shifter28_reg44;
	main_afe5808a3_shifter28_reg46 <= main_afe5808a3_shifter28_reg45;
	main_afe5808a3_shifter28_reg47 <= main_afe5808a3_shifter28_reg46;
	main_afe5808a3_shifter28_reg48 <= main_afe5808a3_shifter28_reg47;
	main_afe5808a3_shifter28_reg49 <= main_afe5808a3_shifter28_reg48;
	main_afe5808a3_shifter28_reg50 <= main_afe5808a3_shifter28_reg49;
	main_afe5808a3_shifter28_reg51 <= main_afe5808a3_shifter28_reg50;
	main_afe5808a3_shifter28_reg52 <= main_afe5808a3_shifter28_reg51;
	main_afe5808a3_shifter28_reg53 <= main_afe5808a3_shifter28_reg52;
	main_afe5808a3_shifter28_reg54 <= main_afe5808a3_shifter28_reg53;
	main_afe5808a3_shifter28_reg55 <= main_afe5808a3_shifter28_reg54;
	main_afe5808a3_shifter28_reg56 <= main_afe5808a3_shifter28_reg55;
	main_afe5808a3_shifter28_reg57 <= main_afe5808a3_shifter28_reg56;
	main_afe5808a3_shifter28_reg58 <= main_afe5808a3_shifter28_reg57;
	main_afe5808a3_shifter28_reg59 <= main_afe5808a3_shifter28_reg58;
	main_afe5808a3_shifter28_reg60 <= main_afe5808a3_shifter28_reg59;
	main_afe5808a3_shifter28_reg61 <= main_afe5808a3_shifter28_reg60;
	main_afe5808a3_shifter28_reg62 <= main_afe5808a3_shifter28_reg61;
	main_afe5808a3_shifter28_reg63 <= main_afe5808a3_shifter28_reg62;
	main_afe5808a3_shifter28_difference <= (main_afe5808a3_shifter28_reg7 - main_afe5808a3_shifter28_reg0);
	if ((main_afe5808a3_shifter28_difference >= 6'd40)) begin
		main_afe5808a3_shifter28_condition <= ((~main_afe5808a3_shifter28_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter28_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter28_counter)
		1'd0: begin
			main_afe5808a3_shifter28_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter28_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter28_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter28_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter28_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter28_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter28_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter28_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter28_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter28_do <= main_afe5808a3_shifter28_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer28_state <= builder_afe5808a3_clockdomainsrenamer28_next_state;
	if (main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value_ce0) begin
		main_afe5808a3_shifter28_trigger <= main_afe5808a3_shifter28_trigger_clockdomainsrenamer28_next_value0;
	end
	if (main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value_ce1) begin
		main_afe5808a3_shifter28_counter <= main_afe5808a3_shifter28_counter_clockdomainsrenamer28_next_value1;
	end
	main_afe5808a3_shifter29_reg0 <= main_afe5808a3_shifter29_data;
	main_afe5808a3_shifter29_reg1 <= main_afe5808a3_shifter29_reg0;
	main_afe5808a3_shifter29_reg2 <= main_afe5808a3_shifter29_reg1;
	main_afe5808a3_shifter29_reg3 <= main_afe5808a3_shifter29_reg2;
	main_afe5808a3_shifter29_reg4 <= main_afe5808a3_shifter29_reg3;
	main_afe5808a3_shifter29_reg5 <= main_afe5808a3_shifter29_reg4;
	main_afe5808a3_shifter29_reg6 <= main_afe5808a3_shifter29_reg5;
	main_afe5808a3_shifter29_reg7 <= main_afe5808a3_shifter29_reg6;
	main_afe5808a3_shifter29_reg8 <= main_afe5808a3_shifter29_reg7;
	main_afe5808a3_shifter29_reg9 <= main_afe5808a3_shifter29_reg8;
	main_afe5808a3_shifter29_reg10 <= main_afe5808a3_shifter29_reg9;
	main_afe5808a3_shifter29_reg11 <= main_afe5808a3_shifter29_reg10;
	main_afe5808a3_shifter29_reg12 <= main_afe5808a3_shifter29_reg11;
	main_afe5808a3_shifter29_reg13 <= main_afe5808a3_shifter29_reg12;
	main_afe5808a3_shifter29_reg14 <= main_afe5808a3_shifter29_reg13;
	main_afe5808a3_shifter29_reg15 <= main_afe5808a3_shifter29_reg14;
	main_afe5808a3_shifter29_reg16 <= main_afe5808a3_shifter29_reg15;
	main_afe5808a3_shifter29_reg17 <= main_afe5808a3_shifter29_reg16;
	main_afe5808a3_shifter29_reg18 <= main_afe5808a3_shifter29_reg17;
	main_afe5808a3_shifter29_reg19 <= main_afe5808a3_shifter29_reg18;
	main_afe5808a3_shifter29_reg20 <= main_afe5808a3_shifter29_reg19;
	main_afe5808a3_shifter29_reg21 <= main_afe5808a3_shifter29_reg20;
	main_afe5808a3_shifter29_reg22 <= main_afe5808a3_shifter29_reg21;
	main_afe5808a3_shifter29_reg23 <= main_afe5808a3_shifter29_reg22;
	main_afe5808a3_shifter29_reg24 <= main_afe5808a3_shifter29_reg23;
	main_afe5808a3_shifter29_reg25 <= main_afe5808a3_shifter29_reg24;
	main_afe5808a3_shifter29_reg26 <= main_afe5808a3_shifter29_reg25;
	main_afe5808a3_shifter29_reg27 <= main_afe5808a3_shifter29_reg26;
	main_afe5808a3_shifter29_reg28 <= main_afe5808a3_shifter29_reg27;
	main_afe5808a3_shifter29_reg29 <= main_afe5808a3_shifter29_reg28;
	main_afe5808a3_shifter29_reg30 <= main_afe5808a3_shifter29_reg29;
	main_afe5808a3_shifter29_reg31 <= main_afe5808a3_shifter29_reg30;
	main_afe5808a3_shifter29_reg32 <= main_afe5808a3_shifter29_reg31;
	main_afe5808a3_shifter29_reg33 <= main_afe5808a3_shifter29_reg32;
	main_afe5808a3_shifter29_reg34 <= main_afe5808a3_shifter29_reg33;
	main_afe5808a3_shifter29_reg35 <= main_afe5808a3_shifter29_reg34;
	main_afe5808a3_shifter29_reg36 <= main_afe5808a3_shifter29_reg35;
	main_afe5808a3_shifter29_reg37 <= main_afe5808a3_shifter29_reg36;
	main_afe5808a3_shifter29_reg38 <= main_afe5808a3_shifter29_reg37;
	main_afe5808a3_shifter29_reg39 <= main_afe5808a3_shifter29_reg38;
	main_afe5808a3_shifter29_reg40 <= main_afe5808a3_shifter29_reg39;
	main_afe5808a3_shifter29_reg41 <= main_afe5808a3_shifter29_reg40;
	main_afe5808a3_shifter29_reg42 <= main_afe5808a3_shifter29_reg41;
	main_afe5808a3_shifter29_reg43 <= main_afe5808a3_shifter29_reg42;
	main_afe5808a3_shifter29_reg44 <= main_afe5808a3_shifter29_reg43;
	main_afe5808a3_shifter29_reg45 <= main_afe5808a3_shifter29_reg44;
	main_afe5808a3_shifter29_reg46 <= main_afe5808a3_shifter29_reg45;
	main_afe5808a3_shifter29_reg47 <= main_afe5808a3_shifter29_reg46;
	main_afe5808a3_shifter29_reg48 <= main_afe5808a3_shifter29_reg47;
	main_afe5808a3_shifter29_reg49 <= main_afe5808a3_shifter29_reg48;
	main_afe5808a3_shifter29_reg50 <= main_afe5808a3_shifter29_reg49;
	main_afe5808a3_shifter29_reg51 <= main_afe5808a3_shifter29_reg50;
	main_afe5808a3_shifter29_reg52 <= main_afe5808a3_shifter29_reg51;
	main_afe5808a3_shifter29_reg53 <= main_afe5808a3_shifter29_reg52;
	main_afe5808a3_shifter29_reg54 <= main_afe5808a3_shifter29_reg53;
	main_afe5808a3_shifter29_reg55 <= main_afe5808a3_shifter29_reg54;
	main_afe5808a3_shifter29_reg56 <= main_afe5808a3_shifter29_reg55;
	main_afe5808a3_shifter29_reg57 <= main_afe5808a3_shifter29_reg56;
	main_afe5808a3_shifter29_reg58 <= main_afe5808a3_shifter29_reg57;
	main_afe5808a3_shifter29_reg59 <= main_afe5808a3_shifter29_reg58;
	main_afe5808a3_shifter29_reg60 <= main_afe5808a3_shifter29_reg59;
	main_afe5808a3_shifter29_reg61 <= main_afe5808a3_shifter29_reg60;
	main_afe5808a3_shifter29_reg62 <= main_afe5808a3_shifter29_reg61;
	main_afe5808a3_shifter29_reg63 <= main_afe5808a3_shifter29_reg62;
	main_afe5808a3_shifter29_difference <= (main_afe5808a3_shifter29_reg7 - main_afe5808a3_shifter29_reg0);
	if ((main_afe5808a3_shifter29_difference >= 6'd40)) begin
		main_afe5808a3_shifter29_condition <= ((~main_afe5808a3_shifter29_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter29_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter29_counter)
		1'd0: begin
			main_afe5808a3_shifter29_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter29_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter29_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter29_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter29_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter29_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter29_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter29_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter29_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter29_do <= main_afe5808a3_shifter29_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer29_state <= builder_afe5808a3_clockdomainsrenamer29_next_state;
	if (main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value_ce0) begin
		main_afe5808a3_shifter29_trigger <= main_afe5808a3_shifter29_trigger_clockdomainsrenamer29_next_value0;
	end
	if (main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value_ce1) begin
		main_afe5808a3_shifter29_counter <= main_afe5808a3_shifter29_counter_clockdomainsrenamer29_next_value1;
	end
	main_afe5808a3_shifter30_reg0 <= main_afe5808a3_shifter30_data;
	main_afe5808a3_shifter30_reg1 <= main_afe5808a3_shifter30_reg0;
	main_afe5808a3_shifter30_reg2 <= main_afe5808a3_shifter30_reg1;
	main_afe5808a3_shifter30_reg3 <= main_afe5808a3_shifter30_reg2;
	main_afe5808a3_shifter30_reg4 <= main_afe5808a3_shifter30_reg3;
	main_afe5808a3_shifter30_reg5 <= main_afe5808a3_shifter30_reg4;
	main_afe5808a3_shifter30_reg6 <= main_afe5808a3_shifter30_reg5;
	main_afe5808a3_shifter30_reg7 <= main_afe5808a3_shifter30_reg6;
	main_afe5808a3_shifter30_reg8 <= main_afe5808a3_shifter30_reg7;
	main_afe5808a3_shifter30_reg9 <= main_afe5808a3_shifter30_reg8;
	main_afe5808a3_shifter30_reg10 <= main_afe5808a3_shifter30_reg9;
	main_afe5808a3_shifter30_reg11 <= main_afe5808a3_shifter30_reg10;
	main_afe5808a3_shifter30_reg12 <= main_afe5808a3_shifter30_reg11;
	main_afe5808a3_shifter30_reg13 <= main_afe5808a3_shifter30_reg12;
	main_afe5808a3_shifter30_reg14 <= main_afe5808a3_shifter30_reg13;
	main_afe5808a3_shifter30_reg15 <= main_afe5808a3_shifter30_reg14;
	main_afe5808a3_shifter30_reg16 <= main_afe5808a3_shifter30_reg15;
	main_afe5808a3_shifter30_reg17 <= main_afe5808a3_shifter30_reg16;
	main_afe5808a3_shifter30_reg18 <= main_afe5808a3_shifter30_reg17;
	main_afe5808a3_shifter30_reg19 <= main_afe5808a3_shifter30_reg18;
	main_afe5808a3_shifter30_reg20 <= main_afe5808a3_shifter30_reg19;
	main_afe5808a3_shifter30_reg21 <= main_afe5808a3_shifter30_reg20;
	main_afe5808a3_shifter30_reg22 <= main_afe5808a3_shifter30_reg21;
	main_afe5808a3_shifter30_reg23 <= main_afe5808a3_shifter30_reg22;
	main_afe5808a3_shifter30_reg24 <= main_afe5808a3_shifter30_reg23;
	main_afe5808a3_shifter30_reg25 <= main_afe5808a3_shifter30_reg24;
	main_afe5808a3_shifter30_reg26 <= main_afe5808a3_shifter30_reg25;
	main_afe5808a3_shifter30_reg27 <= main_afe5808a3_shifter30_reg26;
	main_afe5808a3_shifter30_reg28 <= main_afe5808a3_shifter30_reg27;
	main_afe5808a3_shifter30_reg29 <= main_afe5808a3_shifter30_reg28;
	main_afe5808a3_shifter30_reg30 <= main_afe5808a3_shifter30_reg29;
	main_afe5808a3_shifter30_reg31 <= main_afe5808a3_shifter30_reg30;
	main_afe5808a3_shifter30_reg32 <= main_afe5808a3_shifter30_reg31;
	main_afe5808a3_shifter30_reg33 <= main_afe5808a3_shifter30_reg32;
	main_afe5808a3_shifter30_reg34 <= main_afe5808a3_shifter30_reg33;
	main_afe5808a3_shifter30_reg35 <= main_afe5808a3_shifter30_reg34;
	main_afe5808a3_shifter30_reg36 <= main_afe5808a3_shifter30_reg35;
	main_afe5808a3_shifter30_reg37 <= main_afe5808a3_shifter30_reg36;
	main_afe5808a3_shifter30_reg38 <= main_afe5808a3_shifter30_reg37;
	main_afe5808a3_shifter30_reg39 <= main_afe5808a3_shifter30_reg38;
	main_afe5808a3_shifter30_reg40 <= main_afe5808a3_shifter30_reg39;
	main_afe5808a3_shifter30_reg41 <= main_afe5808a3_shifter30_reg40;
	main_afe5808a3_shifter30_reg42 <= main_afe5808a3_shifter30_reg41;
	main_afe5808a3_shifter30_reg43 <= main_afe5808a3_shifter30_reg42;
	main_afe5808a3_shifter30_reg44 <= main_afe5808a3_shifter30_reg43;
	main_afe5808a3_shifter30_reg45 <= main_afe5808a3_shifter30_reg44;
	main_afe5808a3_shifter30_reg46 <= main_afe5808a3_shifter30_reg45;
	main_afe5808a3_shifter30_reg47 <= main_afe5808a3_shifter30_reg46;
	main_afe5808a3_shifter30_reg48 <= main_afe5808a3_shifter30_reg47;
	main_afe5808a3_shifter30_reg49 <= main_afe5808a3_shifter30_reg48;
	main_afe5808a3_shifter30_reg50 <= main_afe5808a3_shifter30_reg49;
	main_afe5808a3_shifter30_reg51 <= main_afe5808a3_shifter30_reg50;
	main_afe5808a3_shifter30_reg52 <= main_afe5808a3_shifter30_reg51;
	main_afe5808a3_shifter30_reg53 <= main_afe5808a3_shifter30_reg52;
	main_afe5808a3_shifter30_reg54 <= main_afe5808a3_shifter30_reg53;
	main_afe5808a3_shifter30_reg55 <= main_afe5808a3_shifter30_reg54;
	main_afe5808a3_shifter30_reg56 <= main_afe5808a3_shifter30_reg55;
	main_afe5808a3_shifter30_reg57 <= main_afe5808a3_shifter30_reg56;
	main_afe5808a3_shifter30_reg58 <= main_afe5808a3_shifter30_reg57;
	main_afe5808a3_shifter30_reg59 <= main_afe5808a3_shifter30_reg58;
	main_afe5808a3_shifter30_reg60 <= main_afe5808a3_shifter30_reg59;
	main_afe5808a3_shifter30_reg61 <= main_afe5808a3_shifter30_reg60;
	main_afe5808a3_shifter30_reg62 <= main_afe5808a3_shifter30_reg61;
	main_afe5808a3_shifter30_reg63 <= main_afe5808a3_shifter30_reg62;
	main_afe5808a3_shifter30_difference <= (main_afe5808a3_shifter30_reg7 - main_afe5808a3_shifter30_reg0);
	if ((main_afe5808a3_shifter30_difference >= 6'd40)) begin
		main_afe5808a3_shifter30_condition <= ((~main_afe5808a3_shifter30_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter30_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter30_counter)
		1'd0: begin
			main_afe5808a3_shifter30_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter30_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter30_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter30_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter30_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter30_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter30_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter30_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter30_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter30_do <= main_afe5808a3_shifter30_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer30_state <= builder_afe5808a3_clockdomainsrenamer30_next_state;
	if (main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value_ce0) begin
		main_afe5808a3_shifter30_trigger <= main_afe5808a3_shifter30_trigger_clockdomainsrenamer30_next_value0;
	end
	if (main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value_ce1) begin
		main_afe5808a3_shifter30_counter <= main_afe5808a3_shifter30_counter_clockdomainsrenamer30_next_value1;
	end
	main_afe5808a3_shifter31_reg0 <= main_afe5808a3_shifter31_data;
	main_afe5808a3_shifter31_reg1 <= main_afe5808a3_shifter31_reg0;
	main_afe5808a3_shifter31_reg2 <= main_afe5808a3_shifter31_reg1;
	main_afe5808a3_shifter31_reg3 <= main_afe5808a3_shifter31_reg2;
	main_afe5808a3_shifter31_reg4 <= main_afe5808a3_shifter31_reg3;
	main_afe5808a3_shifter31_reg5 <= main_afe5808a3_shifter31_reg4;
	main_afe5808a3_shifter31_reg6 <= main_afe5808a3_shifter31_reg5;
	main_afe5808a3_shifter31_reg7 <= main_afe5808a3_shifter31_reg6;
	main_afe5808a3_shifter31_reg8 <= main_afe5808a3_shifter31_reg7;
	main_afe5808a3_shifter31_reg9 <= main_afe5808a3_shifter31_reg8;
	main_afe5808a3_shifter31_reg10 <= main_afe5808a3_shifter31_reg9;
	main_afe5808a3_shifter31_reg11 <= main_afe5808a3_shifter31_reg10;
	main_afe5808a3_shifter31_reg12 <= main_afe5808a3_shifter31_reg11;
	main_afe5808a3_shifter31_reg13 <= main_afe5808a3_shifter31_reg12;
	main_afe5808a3_shifter31_reg14 <= main_afe5808a3_shifter31_reg13;
	main_afe5808a3_shifter31_reg15 <= main_afe5808a3_shifter31_reg14;
	main_afe5808a3_shifter31_reg16 <= main_afe5808a3_shifter31_reg15;
	main_afe5808a3_shifter31_reg17 <= main_afe5808a3_shifter31_reg16;
	main_afe5808a3_shifter31_reg18 <= main_afe5808a3_shifter31_reg17;
	main_afe5808a3_shifter31_reg19 <= main_afe5808a3_shifter31_reg18;
	main_afe5808a3_shifter31_reg20 <= main_afe5808a3_shifter31_reg19;
	main_afe5808a3_shifter31_reg21 <= main_afe5808a3_shifter31_reg20;
	main_afe5808a3_shifter31_reg22 <= main_afe5808a3_shifter31_reg21;
	main_afe5808a3_shifter31_reg23 <= main_afe5808a3_shifter31_reg22;
	main_afe5808a3_shifter31_reg24 <= main_afe5808a3_shifter31_reg23;
	main_afe5808a3_shifter31_reg25 <= main_afe5808a3_shifter31_reg24;
	main_afe5808a3_shifter31_reg26 <= main_afe5808a3_shifter31_reg25;
	main_afe5808a3_shifter31_reg27 <= main_afe5808a3_shifter31_reg26;
	main_afe5808a3_shifter31_reg28 <= main_afe5808a3_shifter31_reg27;
	main_afe5808a3_shifter31_reg29 <= main_afe5808a3_shifter31_reg28;
	main_afe5808a3_shifter31_reg30 <= main_afe5808a3_shifter31_reg29;
	main_afe5808a3_shifter31_reg31 <= main_afe5808a3_shifter31_reg30;
	main_afe5808a3_shifter31_reg32 <= main_afe5808a3_shifter31_reg31;
	main_afe5808a3_shifter31_reg33 <= main_afe5808a3_shifter31_reg32;
	main_afe5808a3_shifter31_reg34 <= main_afe5808a3_shifter31_reg33;
	main_afe5808a3_shifter31_reg35 <= main_afe5808a3_shifter31_reg34;
	main_afe5808a3_shifter31_reg36 <= main_afe5808a3_shifter31_reg35;
	main_afe5808a3_shifter31_reg37 <= main_afe5808a3_shifter31_reg36;
	main_afe5808a3_shifter31_reg38 <= main_afe5808a3_shifter31_reg37;
	main_afe5808a3_shifter31_reg39 <= main_afe5808a3_shifter31_reg38;
	main_afe5808a3_shifter31_reg40 <= main_afe5808a3_shifter31_reg39;
	main_afe5808a3_shifter31_reg41 <= main_afe5808a3_shifter31_reg40;
	main_afe5808a3_shifter31_reg42 <= main_afe5808a3_shifter31_reg41;
	main_afe5808a3_shifter31_reg43 <= main_afe5808a3_shifter31_reg42;
	main_afe5808a3_shifter31_reg44 <= main_afe5808a3_shifter31_reg43;
	main_afe5808a3_shifter31_reg45 <= main_afe5808a3_shifter31_reg44;
	main_afe5808a3_shifter31_reg46 <= main_afe5808a3_shifter31_reg45;
	main_afe5808a3_shifter31_reg47 <= main_afe5808a3_shifter31_reg46;
	main_afe5808a3_shifter31_reg48 <= main_afe5808a3_shifter31_reg47;
	main_afe5808a3_shifter31_reg49 <= main_afe5808a3_shifter31_reg48;
	main_afe5808a3_shifter31_reg50 <= main_afe5808a3_shifter31_reg49;
	main_afe5808a3_shifter31_reg51 <= main_afe5808a3_shifter31_reg50;
	main_afe5808a3_shifter31_reg52 <= main_afe5808a3_shifter31_reg51;
	main_afe5808a3_shifter31_reg53 <= main_afe5808a3_shifter31_reg52;
	main_afe5808a3_shifter31_reg54 <= main_afe5808a3_shifter31_reg53;
	main_afe5808a3_shifter31_reg55 <= main_afe5808a3_shifter31_reg54;
	main_afe5808a3_shifter31_reg56 <= main_afe5808a3_shifter31_reg55;
	main_afe5808a3_shifter31_reg57 <= main_afe5808a3_shifter31_reg56;
	main_afe5808a3_shifter31_reg58 <= main_afe5808a3_shifter31_reg57;
	main_afe5808a3_shifter31_reg59 <= main_afe5808a3_shifter31_reg58;
	main_afe5808a3_shifter31_reg60 <= main_afe5808a3_shifter31_reg59;
	main_afe5808a3_shifter31_reg61 <= main_afe5808a3_shifter31_reg60;
	main_afe5808a3_shifter31_reg62 <= main_afe5808a3_shifter31_reg61;
	main_afe5808a3_shifter31_reg63 <= main_afe5808a3_shifter31_reg62;
	main_afe5808a3_shifter31_difference <= (main_afe5808a3_shifter31_reg7 - main_afe5808a3_shifter31_reg0);
	if ((main_afe5808a3_shifter31_difference >= 6'd40)) begin
		main_afe5808a3_shifter31_condition <= ((~main_afe5808a3_shifter31_difference) + 1'd1);
	end else begin
		main_afe5808a3_shifter31_condition <= 1'd0;
	end
	case (main_afe5808a3_shifter31_counter)
		1'd0: begin
			main_afe5808a3_shifter31_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a3_shifter31_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a3_shifter31_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a3_shifter31_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a3_shifter31_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a3_shifter31_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a3_shifter31_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a3_shifter31_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a3_shifter31_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a3_shifter31_do <= main_afe5808a3_shifter31_reg63;
		end
	endcase
	builder_afe5808a3_clockdomainsrenamer31_state <= builder_afe5808a3_clockdomainsrenamer31_next_state;
	if (main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value_ce0) begin
		main_afe5808a3_shifter31_trigger <= main_afe5808a3_shifter31_trigger_clockdomainsrenamer31_next_value0;
	end
	if (main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value_ce1) begin
		main_afe5808a3_shifter31_counter <= main_afe5808a3_shifter31_counter_clockdomainsrenamer31_next_value1;
	end
	if (adc3_adc_frame_rst) begin
		main_afe5808a3_bitslip <= 1'd0;
		main_afe5808a3_bitslip_lat <= 4'd0;
		main_afe5808a3_endpoint24_payload_data <= 32'd0;
		main_afe5808a3_shifter24_trigger <= 1'd0;
		main_afe5808a3_shifter24_data <= 14'd0;
		main_afe5808a3_shifter24_difference <= 14'd0;
		main_afe5808a3_shifter24_condition <= 14'd0;
		main_afe5808a3_shifter24_do <= 34'd12000;
		main_afe5808a3_shifter24_counter <= 12'd0;
		main_afe5808a3_shifter24_reg0 <= 14'd14000;
		main_afe5808a3_shifter24_reg1 <= 14'd14000;
		main_afe5808a3_shifter24_reg2 <= 14'd14000;
		main_afe5808a3_shifter24_reg3 <= 14'd14000;
		main_afe5808a3_shifter24_reg4 <= 14'd14000;
		main_afe5808a3_shifter24_reg5 <= 14'd14000;
		main_afe5808a3_shifter24_reg6 <= 14'd14000;
		main_afe5808a3_shifter24_reg7 <= 14'd14000;
		main_afe5808a3_shifter24_reg8 <= 14'd14000;
		main_afe5808a3_shifter24_reg9 <= 14'd14000;
		main_afe5808a3_shifter24_reg10 <= 14'd14000;
		main_afe5808a3_shifter24_reg11 <= 14'd14000;
		main_afe5808a3_shifter24_reg12 <= 14'd14000;
		main_afe5808a3_shifter24_reg13 <= 14'd14000;
		main_afe5808a3_shifter24_reg14 <= 14'd14000;
		main_afe5808a3_shifter24_reg15 <= 14'd14000;
		main_afe5808a3_shifter24_reg16 <= 14'd14000;
		main_afe5808a3_shifter24_reg17 <= 14'd14000;
		main_afe5808a3_shifter24_reg18 <= 14'd14000;
		main_afe5808a3_shifter24_reg19 <= 14'd14000;
		main_afe5808a3_shifter24_reg20 <= 14'd14000;
		main_afe5808a3_shifter24_reg21 <= 14'd14000;
		main_afe5808a3_shifter24_reg22 <= 14'd14000;
		main_afe5808a3_shifter24_reg23 <= 14'd14000;
		main_afe5808a3_shifter24_reg24 <= 14'd14000;
		main_afe5808a3_shifter24_reg25 <= 14'd14000;
		main_afe5808a3_shifter24_reg26 <= 14'd14000;
		main_afe5808a3_shifter24_reg27 <= 14'd14000;
		main_afe5808a3_shifter24_reg28 <= 14'd14000;
		main_afe5808a3_shifter24_reg29 <= 14'd14000;
		main_afe5808a3_shifter24_reg30 <= 14'd14000;
		main_afe5808a3_shifter24_reg31 <= 14'd14000;
		main_afe5808a3_shifter24_reg32 <= 14'd14000;
		main_afe5808a3_shifter24_reg33 <= 14'd14000;
		main_afe5808a3_shifter24_reg34 <= 14'd14000;
		main_afe5808a3_shifter24_reg35 <= 14'd14000;
		main_afe5808a3_shifter24_reg36 <= 14'd14000;
		main_afe5808a3_shifter24_reg37 <= 14'd14000;
		main_afe5808a3_shifter24_reg38 <= 14'd14000;
		main_afe5808a3_shifter24_reg39 <= 14'd14000;
		main_afe5808a3_shifter24_reg40 <= 14'd14000;
		main_afe5808a3_shifter24_reg41 <= 14'd14000;
		main_afe5808a3_shifter24_reg42 <= 14'd14000;
		main_afe5808a3_shifter24_reg43 <= 14'd14000;
		main_afe5808a3_shifter24_reg44 <= 14'd14000;
		main_afe5808a3_shifter24_reg45 <= 14'd14000;
		main_afe5808a3_shifter24_reg46 <= 14'd14000;
		main_afe5808a3_shifter24_reg47 <= 14'd14000;
		main_afe5808a3_shifter24_reg48 <= 14'd14000;
		main_afe5808a3_shifter24_reg49 <= 14'd14000;
		main_afe5808a3_shifter24_reg50 <= 14'd14000;
		main_afe5808a3_shifter24_reg51 <= 14'd14000;
		main_afe5808a3_shifter24_reg52 <= 14'd14000;
		main_afe5808a3_shifter24_reg53 <= 14'd14000;
		main_afe5808a3_shifter24_reg54 <= 14'd14000;
		main_afe5808a3_shifter24_reg55 <= 14'd14000;
		main_afe5808a3_shifter24_reg56 <= 14'd14000;
		main_afe5808a3_shifter24_reg57 <= 14'd14000;
		main_afe5808a3_shifter24_reg58 <= 14'd14000;
		main_afe5808a3_shifter24_reg59 <= 14'd14000;
		main_afe5808a3_shifter24_reg60 <= 14'd14000;
		main_afe5808a3_shifter24_reg61 <= 14'd14000;
		main_afe5808a3_shifter24_reg62 <= 14'd14000;
		main_afe5808a3_shifter24_reg63 <= 14'd14000;
		main_afe5808a3_endpoint25_payload_data <= 32'd0;
		main_afe5808a3_shifter25_trigger <= 1'd0;
		main_afe5808a3_shifter25_data <= 14'd0;
		main_afe5808a3_shifter25_difference <= 14'd0;
		main_afe5808a3_shifter25_condition <= 14'd0;
		main_afe5808a3_shifter25_do <= 34'd12000;
		main_afe5808a3_shifter25_counter <= 12'd0;
		main_afe5808a3_shifter25_reg0 <= 14'd14000;
		main_afe5808a3_shifter25_reg1 <= 14'd14000;
		main_afe5808a3_shifter25_reg2 <= 14'd14000;
		main_afe5808a3_shifter25_reg3 <= 14'd14000;
		main_afe5808a3_shifter25_reg4 <= 14'd14000;
		main_afe5808a3_shifter25_reg5 <= 14'd14000;
		main_afe5808a3_shifter25_reg6 <= 14'd14000;
		main_afe5808a3_shifter25_reg7 <= 14'd14000;
		main_afe5808a3_shifter25_reg8 <= 14'd14000;
		main_afe5808a3_shifter25_reg9 <= 14'd14000;
		main_afe5808a3_shifter25_reg10 <= 14'd14000;
		main_afe5808a3_shifter25_reg11 <= 14'd14000;
		main_afe5808a3_shifter25_reg12 <= 14'd14000;
		main_afe5808a3_shifter25_reg13 <= 14'd14000;
		main_afe5808a3_shifter25_reg14 <= 14'd14000;
		main_afe5808a3_shifter25_reg15 <= 14'd14000;
		main_afe5808a3_shifter25_reg16 <= 14'd14000;
		main_afe5808a3_shifter25_reg17 <= 14'd14000;
		main_afe5808a3_shifter25_reg18 <= 14'd14000;
		main_afe5808a3_shifter25_reg19 <= 14'd14000;
		main_afe5808a3_shifter25_reg20 <= 14'd14000;
		main_afe5808a3_shifter25_reg21 <= 14'd14000;
		main_afe5808a3_shifter25_reg22 <= 14'd14000;
		main_afe5808a3_shifter25_reg23 <= 14'd14000;
		main_afe5808a3_shifter25_reg24 <= 14'd14000;
		main_afe5808a3_shifter25_reg25 <= 14'd14000;
		main_afe5808a3_shifter25_reg26 <= 14'd14000;
		main_afe5808a3_shifter25_reg27 <= 14'd14000;
		main_afe5808a3_shifter25_reg28 <= 14'd14000;
		main_afe5808a3_shifter25_reg29 <= 14'd14000;
		main_afe5808a3_shifter25_reg30 <= 14'd14000;
		main_afe5808a3_shifter25_reg31 <= 14'd14000;
		main_afe5808a3_shifter25_reg32 <= 14'd14000;
		main_afe5808a3_shifter25_reg33 <= 14'd14000;
		main_afe5808a3_shifter25_reg34 <= 14'd14000;
		main_afe5808a3_shifter25_reg35 <= 14'd14000;
		main_afe5808a3_shifter25_reg36 <= 14'd14000;
		main_afe5808a3_shifter25_reg37 <= 14'd14000;
		main_afe5808a3_shifter25_reg38 <= 14'd14000;
		main_afe5808a3_shifter25_reg39 <= 14'd14000;
		main_afe5808a3_shifter25_reg40 <= 14'd14000;
		main_afe5808a3_shifter25_reg41 <= 14'd14000;
		main_afe5808a3_shifter25_reg42 <= 14'd14000;
		main_afe5808a3_shifter25_reg43 <= 14'd14000;
		main_afe5808a3_shifter25_reg44 <= 14'd14000;
		main_afe5808a3_shifter25_reg45 <= 14'd14000;
		main_afe5808a3_shifter25_reg46 <= 14'd14000;
		main_afe5808a3_shifter25_reg47 <= 14'd14000;
		main_afe5808a3_shifter25_reg48 <= 14'd14000;
		main_afe5808a3_shifter25_reg49 <= 14'd14000;
		main_afe5808a3_shifter25_reg50 <= 14'd14000;
		main_afe5808a3_shifter25_reg51 <= 14'd14000;
		main_afe5808a3_shifter25_reg52 <= 14'd14000;
		main_afe5808a3_shifter25_reg53 <= 14'd14000;
		main_afe5808a3_shifter25_reg54 <= 14'd14000;
		main_afe5808a3_shifter25_reg55 <= 14'd14000;
		main_afe5808a3_shifter25_reg56 <= 14'd14000;
		main_afe5808a3_shifter25_reg57 <= 14'd14000;
		main_afe5808a3_shifter25_reg58 <= 14'd14000;
		main_afe5808a3_shifter25_reg59 <= 14'd14000;
		main_afe5808a3_shifter25_reg60 <= 14'd14000;
		main_afe5808a3_shifter25_reg61 <= 14'd14000;
		main_afe5808a3_shifter25_reg62 <= 14'd14000;
		main_afe5808a3_shifter25_reg63 <= 14'd14000;
		main_afe5808a3_endpoint26_payload_data <= 32'd0;
		main_afe5808a3_shifter26_trigger <= 1'd0;
		main_afe5808a3_shifter26_data <= 14'd0;
		main_afe5808a3_shifter26_difference <= 14'd0;
		main_afe5808a3_shifter26_condition <= 14'd0;
		main_afe5808a3_shifter26_do <= 34'd12000;
		main_afe5808a3_shifter26_counter <= 12'd0;
		main_afe5808a3_shifter26_reg0 <= 14'd14000;
		main_afe5808a3_shifter26_reg1 <= 14'd14000;
		main_afe5808a3_shifter26_reg2 <= 14'd14000;
		main_afe5808a3_shifter26_reg3 <= 14'd14000;
		main_afe5808a3_shifter26_reg4 <= 14'd14000;
		main_afe5808a3_shifter26_reg5 <= 14'd14000;
		main_afe5808a3_shifter26_reg6 <= 14'd14000;
		main_afe5808a3_shifter26_reg7 <= 14'd14000;
		main_afe5808a3_shifter26_reg8 <= 14'd14000;
		main_afe5808a3_shifter26_reg9 <= 14'd14000;
		main_afe5808a3_shifter26_reg10 <= 14'd14000;
		main_afe5808a3_shifter26_reg11 <= 14'd14000;
		main_afe5808a3_shifter26_reg12 <= 14'd14000;
		main_afe5808a3_shifter26_reg13 <= 14'd14000;
		main_afe5808a3_shifter26_reg14 <= 14'd14000;
		main_afe5808a3_shifter26_reg15 <= 14'd14000;
		main_afe5808a3_shifter26_reg16 <= 14'd14000;
		main_afe5808a3_shifter26_reg17 <= 14'd14000;
		main_afe5808a3_shifter26_reg18 <= 14'd14000;
		main_afe5808a3_shifter26_reg19 <= 14'd14000;
		main_afe5808a3_shifter26_reg20 <= 14'd14000;
		main_afe5808a3_shifter26_reg21 <= 14'd14000;
		main_afe5808a3_shifter26_reg22 <= 14'd14000;
		main_afe5808a3_shifter26_reg23 <= 14'd14000;
		main_afe5808a3_shifter26_reg24 <= 14'd14000;
		main_afe5808a3_shifter26_reg25 <= 14'd14000;
		main_afe5808a3_shifter26_reg26 <= 14'd14000;
		main_afe5808a3_shifter26_reg27 <= 14'd14000;
		main_afe5808a3_shifter26_reg28 <= 14'd14000;
		main_afe5808a3_shifter26_reg29 <= 14'd14000;
		main_afe5808a3_shifter26_reg30 <= 14'd14000;
		main_afe5808a3_shifter26_reg31 <= 14'd14000;
		main_afe5808a3_shifter26_reg32 <= 14'd14000;
		main_afe5808a3_shifter26_reg33 <= 14'd14000;
		main_afe5808a3_shifter26_reg34 <= 14'd14000;
		main_afe5808a3_shifter26_reg35 <= 14'd14000;
		main_afe5808a3_shifter26_reg36 <= 14'd14000;
		main_afe5808a3_shifter26_reg37 <= 14'd14000;
		main_afe5808a3_shifter26_reg38 <= 14'd14000;
		main_afe5808a3_shifter26_reg39 <= 14'd14000;
		main_afe5808a3_shifter26_reg40 <= 14'd14000;
		main_afe5808a3_shifter26_reg41 <= 14'd14000;
		main_afe5808a3_shifter26_reg42 <= 14'd14000;
		main_afe5808a3_shifter26_reg43 <= 14'd14000;
		main_afe5808a3_shifter26_reg44 <= 14'd14000;
		main_afe5808a3_shifter26_reg45 <= 14'd14000;
		main_afe5808a3_shifter26_reg46 <= 14'd14000;
		main_afe5808a3_shifter26_reg47 <= 14'd14000;
		main_afe5808a3_shifter26_reg48 <= 14'd14000;
		main_afe5808a3_shifter26_reg49 <= 14'd14000;
		main_afe5808a3_shifter26_reg50 <= 14'd14000;
		main_afe5808a3_shifter26_reg51 <= 14'd14000;
		main_afe5808a3_shifter26_reg52 <= 14'd14000;
		main_afe5808a3_shifter26_reg53 <= 14'd14000;
		main_afe5808a3_shifter26_reg54 <= 14'd14000;
		main_afe5808a3_shifter26_reg55 <= 14'd14000;
		main_afe5808a3_shifter26_reg56 <= 14'd14000;
		main_afe5808a3_shifter26_reg57 <= 14'd14000;
		main_afe5808a3_shifter26_reg58 <= 14'd14000;
		main_afe5808a3_shifter26_reg59 <= 14'd14000;
		main_afe5808a3_shifter26_reg60 <= 14'd14000;
		main_afe5808a3_shifter26_reg61 <= 14'd14000;
		main_afe5808a3_shifter26_reg62 <= 14'd14000;
		main_afe5808a3_shifter26_reg63 <= 14'd14000;
		main_afe5808a3_endpoint27_payload_data <= 32'd0;
		main_afe5808a3_shifter27_trigger <= 1'd0;
		main_afe5808a3_shifter27_data <= 14'd0;
		main_afe5808a3_shifter27_difference <= 14'd0;
		main_afe5808a3_shifter27_condition <= 14'd0;
		main_afe5808a3_shifter27_do <= 34'd12000;
		main_afe5808a3_shifter27_counter <= 12'd0;
		main_afe5808a3_shifter27_reg0 <= 14'd14000;
		main_afe5808a3_shifter27_reg1 <= 14'd14000;
		main_afe5808a3_shifter27_reg2 <= 14'd14000;
		main_afe5808a3_shifter27_reg3 <= 14'd14000;
		main_afe5808a3_shifter27_reg4 <= 14'd14000;
		main_afe5808a3_shifter27_reg5 <= 14'd14000;
		main_afe5808a3_shifter27_reg6 <= 14'd14000;
		main_afe5808a3_shifter27_reg7 <= 14'd14000;
		main_afe5808a3_shifter27_reg8 <= 14'd14000;
		main_afe5808a3_shifter27_reg9 <= 14'd14000;
		main_afe5808a3_shifter27_reg10 <= 14'd14000;
		main_afe5808a3_shifter27_reg11 <= 14'd14000;
		main_afe5808a3_shifter27_reg12 <= 14'd14000;
		main_afe5808a3_shifter27_reg13 <= 14'd14000;
		main_afe5808a3_shifter27_reg14 <= 14'd14000;
		main_afe5808a3_shifter27_reg15 <= 14'd14000;
		main_afe5808a3_shifter27_reg16 <= 14'd14000;
		main_afe5808a3_shifter27_reg17 <= 14'd14000;
		main_afe5808a3_shifter27_reg18 <= 14'd14000;
		main_afe5808a3_shifter27_reg19 <= 14'd14000;
		main_afe5808a3_shifter27_reg20 <= 14'd14000;
		main_afe5808a3_shifter27_reg21 <= 14'd14000;
		main_afe5808a3_shifter27_reg22 <= 14'd14000;
		main_afe5808a3_shifter27_reg23 <= 14'd14000;
		main_afe5808a3_shifter27_reg24 <= 14'd14000;
		main_afe5808a3_shifter27_reg25 <= 14'd14000;
		main_afe5808a3_shifter27_reg26 <= 14'd14000;
		main_afe5808a3_shifter27_reg27 <= 14'd14000;
		main_afe5808a3_shifter27_reg28 <= 14'd14000;
		main_afe5808a3_shifter27_reg29 <= 14'd14000;
		main_afe5808a3_shifter27_reg30 <= 14'd14000;
		main_afe5808a3_shifter27_reg31 <= 14'd14000;
		main_afe5808a3_shifter27_reg32 <= 14'd14000;
		main_afe5808a3_shifter27_reg33 <= 14'd14000;
		main_afe5808a3_shifter27_reg34 <= 14'd14000;
		main_afe5808a3_shifter27_reg35 <= 14'd14000;
		main_afe5808a3_shifter27_reg36 <= 14'd14000;
		main_afe5808a3_shifter27_reg37 <= 14'd14000;
		main_afe5808a3_shifter27_reg38 <= 14'd14000;
		main_afe5808a3_shifter27_reg39 <= 14'd14000;
		main_afe5808a3_shifter27_reg40 <= 14'd14000;
		main_afe5808a3_shifter27_reg41 <= 14'd14000;
		main_afe5808a3_shifter27_reg42 <= 14'd14000;
		main_afe5808a3_shifter27_reg43 <= 14'd14000;
		main_afe5808a3_shifter27_reg44 <= 14'd14000;
		main_afe5808a3_shifter27_reg45 <= 14'd14000;
		main_afe5808a3_shifter27_reg46 <= 14'd14000;
		main_afe5808a3_shifter27_reg47 <= 14'd14000;
		main_afe5808a3_shifter27_reg48 <= 14'd14000;
		main_afe5808a3_shifter27_reg49 <= 14'd14000;
		main_afe5808a3_shifter27_reg50 <= 14'd14000;
		main_afe5808a3_shifter27_reg51 <= 14'd14000;
		main_afe5808a3_shifter27_reg52 <= 14'd14000;
		main_afe5808a3_shifter27_reg53 <= 14'd14000;
		main_afe5808a3_shifter27_reg54 <= 14'd14000;
		main_afe5808a3_shifter27_reg55 <= 14'd14000;
		main_afe5808a3_shifter27_reg56 <= 14'd14000;
		main_afe5808a3_shifter27_reg57 <= 14'd14000;
		main_afe5808a3_shifter27_reg58 <= 14'd14000;
		main_afe5808a3_shifter27_reg59 <= 14'd14000;
		main_afe5808a3_shifter27_reg60 <= 14'd14000;
		main_afe5808a3_shifter27_reg61 <= 14'd14000;
		main_afe5808a3_shifter27_reg62 <= 14'd14000;
		main_afe5808a3_shifter27_reg63 <= 14'd14000;
		main_afe5808a3_endpoint28_payload_data <= 32'd0;
		main_afe5808a3_shifter28_trigger <= 1'd0;
		main_afe5808a3_shifter28_data <= 14'd0;
		main_afe5808a3_shifter28_difference <= 14'd0;
		main_afe5808a3_shifter28_condition <= 14'd0;
		main_afe5808a3_shifter28_do <= 34'd12000;
		main_afe5808a3_shifter28_counter <= 12'd0;
		main_afe5808a3_shifter28_reg0 <= 14'd14000;
		main_afe5808a3_shifter28_reg1 <= 14'd14000;
		main_afe5808a3_shifter28_reg2 <= 14'd14000;
		main_afe5808a3_shifter28_reg3 <= 14'd14000;
		main_afe5808a3_shifter28_reg4 <= 14'd14000;
		main_afe5808a3_shifter28_reg5 <= 14'd14000;
		main_afe5808a3_shifter28_reg6 <= 14'd14000;
		main_afe5808a3_shifter28_reg7 <= 14'd14000;
		main_afe5808a3_shifter28_reg8 <= 14'd14000;
		main_afe5808a3_shifter28_reg9 <= 14'd14000;
		main_afe5808a3_shifter28_reg10 <= 14'd14000;
		main_afe5808a3_shifter28_reg11 <= 14'd14000;
		main_afe5808a3_shifter28_reg12 <= 14'd14000;
		main_afe5808a3_shifter28_reg13 <= 14'd14000;
		main_afe5808a3_shifter28_reg14 <= 14'd14000;
		main_afe5808a3_shifter28_reg15 <= 14'd14000;
		main_afe5808a3_shifter28_reg16 <= 14'd14000;
		main_afe5808a3_shifter28_reg17 <= 14'd14000;
		main_afe5808a3_shifter28_reg18 <= 14'd14000;
		main_afe5808a3_shifter28_reg19 <= 14'd14000;
		main_afe5808a3_shifter28_reg20 <= 14'd14000;
		main_afe5808a3_shifter28_reg21 <= 14'd14000;
		main_afe5808a3_shifter28_reg22 <= 14'd14000;
		main_afe5808a3_shifter28_reg23 <= 14'd14000;
		main_afe5808a3_shifter28_reg24 <= 14'd14000;
		main_afe5808a3_shifter28_reg25 <= 14'd14000;
		main_afe5808a3_shifter28_reg26 <= 14'd14000;
		main_afe5808a3_shifter28_reg27 <= 14'd14000;
		main_afe5808a3_shifter28_reg28 <= 14'd14000;
		main_afe5808a3_shifter28_reg29 <= 14'd14000;
		main_afe5808a3_shifter28_reg30 <= 14'd14000;
		main_afe5808a3_shifter28_reg31 <= 14'd14000;
		main_afe5808a3_shifter28_reg32 <= 14'd14000;
		main_afe5808a3_shifter28_reg33 <= 14'd14000;
		main_afe5808a3_shifter28_reg34 <= 14'd14000;
		main_afe5808a3_shifter28_reg35 <= 14'd14000;
		main_afe5808a3_shifter28_reg36 <= 14'd14000;
		main_afe5808a3_shifter28_reg37 <= 14'd14000;
		main_afe5808a3_shifter28_reg38 <= 14'd14000;
		main_afe5808a3_shifter28_reg39 <= 14'd14000;
		main_afe5808a3_shifter28_reg40 <= 14'd14000;
		main_afe5808a3_shifter28_reg41 <= 14'd14000;
		main_afe5808a3_shifter28_reg42 <= 14'd14000;
		main_afe5808a3_shifter28_reg43 <= 14'd14000;
		main_afe5808a3_shifter28_reg44 <= 14'd14000;
		main_afe5808a3_shifter28_reg45 <= 14'd14000;
		main_afe5808a3_shifter28_reg46 <= 14'd14000;
		main_afe5808a3_shifter28_reg47 <= 14'd14000;
		main_afe5808a3_shifter28_reg48 <= 14'd14000;
		main_afe5808a3_shifter28_reg49 <= 14'd14000;
		main_afe5808a3_shifter28_reg50 <= 14'd14000;
		main_afe5808a3_shifter28_reg51 <= 14'd14000;
		main_afe5808a3_shifter28_reg52 <= 14'd14000;
		main_afe5808a3_shifter28_reg53 <= 14'd14000;
		main_afe5808a3_shifter28_reg54 <= 14'd14000;
		main_afe5808a3_shifter28_reg55 <= 14'd14000;
		main_afe5808a3_shifter28_reg56 <= 14'd14000;
		main_afe5808a3_shifter28_reg57 <= 14'd14000;
		main_afe5808a3_shifter28_reg58 <= 14'd14000;
		main_afe5808a3_shifter28_reg59 <= 14'd14000;
		main_afe5808a3_shifter28_reg60 <= 14'd14000;
		main_afe5808a3_shifter28_reg61 <= 14'd14000;
		main_afe5808a3_shifter28_reg62 <= 14'd14000;
		main_afe5808a3_shifter28_reg63 <= 14'd14000;
		main_afe5808a3_endpoint29_payload_data <= 32'd0;
		main_afe5808a3_shifter29_trigger <= 1'd0;
		main_afe5808a3_shifter29_data <= 14'd0;
		main_afe5808a3_shifter29_difference <= 14'd0;
		main_afe5808a3_shifter29_condition <= 14'd0;
		main_afe5808a3_shifter29_do <= 34'd12000;
		main_afe5808a3_shifter29_counter <= 12'd0;
		main_afe5808a3_shifter29_reg0 <= 14'd14000;
		main_afe5808a3_shifter29_reg1 <= 14'd14000;
		main_afe5808a3_shifter29_reg2 <= 14'd14000;
		main_afe5808a3_shifter29_reg3 <= 14'd14000;
		main_afe5808a3_shifter29_reg4 <= 14'd14000;
		main_afe5808a3_shifter29_reg5 <= 14'd14000;
		main_afe5808a3_shifter29_reg6 <= 14'd14000;
		main_afe5808a3_shifter29_reg7 <= 14'd14000;
		main_afe5808a3_shifter29_reg8 <= 14'd14000;
		main_afe5808a3_shifter29_reg9 <= 14'd14000;
		main_afe5808a3_shifter29_reg10 <= 14'd14000;
		main_afe5808a3_shifter29_reg11 <= 14'd14000;
		main_afe5808a3_shifter29_reg12 <= 14'd14000;
		main_afe5808a3_shifter29_reg13 <= 14'd14000;
		main_afe5808a3_shifter29_reg14 <= 14'd14000;
		main_afe5808a3_shifter29_reg15 <= 14'd14000;
		main_afe5808a3_shifter29_reg16 <= 14'd14000;
		main_afe5808a3_shifter29_reg17 <= 14'd14000;
		main_afe5808a3_shifter29_reg18 <= 14'd14000;
		main_afe5808a3_shifter29_reg19 <= 14'd14000;
		main_afe5808a3_shifter29_reg20 <= 14'd14000;
		main_afe5808a3_shifter29_reg21 <= 14'd14000;
		main_afe5808a3_shifter29_reg22 <= 14'd14000;
		main_afe5808a3_shifter29_reg23 <= 14'd14000;
		main_afe5808a3_shifter29_reg24 <= 14'd14000;
		main_afe5808a3_shifter29_reg25 <= 14'd14000;
		main_afe5808a3_shifter29_reg26 <= 14'd14000;
		main_afe5808a3_shifter29_reg27 <= 14'd14000;
		main_afe5808a3_shifter29_reg28 <= 14'd14000;
		main_afe5808a3_shifter29_reg29 <= 14'd14000;
		main_afe5808a3_shifter29_reg30 <= 14'd14000;
		main_afe5808a3_shifter29_reg31 <= 14'd14000;
		main_afe5808a3_shifter29_reg32 <= 14'd14000;
		main_afe5808a3_shifter29_reg33 <= 14'd14000;
		main_afe5808a3_shifter29_reg34 <= 14'd14000;
		main_afe5808a3_shifter29_reg35 <= 14'd14000;
		main_afe5808a3_shifter29_reg36 <= 14'd14000;
		main_afe5808a3_shifter29_reg37 <= 14'd14000;
		main_afe5808a3_shifter29_reg38 <= 14'd14000;
		main_afe5808a3_shifter29_reg39 <= 14'd14000;
		main_afe5808a3_shifter29_reg40 <= 14'd14000;
		main_afe5808a3_shifter29_reg41 <= 14'd14000;
		main_afe5808a3_shifter29_reg42 <= 14'd14000;
		main_afe5808a3_shifter29_reg43 <= 14'd14000;
		main_afe5808a3_shifter29_reg44 <= 14'd14000;
		main_afe5808a3_shifter29_reg45 <= 14'd14000;
		main_afe5808a3_shifter29_reg46 <= 14'd14000;
		main_afe5808a3_shifter29_reg47 <= 14'd14000;
		main_afe5808a3_shifter29_reg48 <= 14'd14000;
		main_afe5808a3_shifter29_reg49 <= 14'd14000;
		main_afe5808a3_shifter29_reg50 <= 14'd14000;
		main_afe5808a3_shifter29_reg51 <= 14'd14000;
		main_afe5808a3_shifter29_reg52 <= 14'd14000;
		main_afe5808a3_shifter29_reg53 <= 14'd14000;
		main_afe5808a3_shifter29_reg54 <= 14'd14000;
		main_afe5808a3_shifter29_reg55 <= 14'd14000;
		main_afe5808a3_shifter29_reg56 <= 14'd14000;
		main_afe5808a3_shifter29_reg57 <= 14'd14000;
		main_afe5808a3_shifter29_reg58 <= 14'd14000;
		main_afe5808a3_shifter29_reg59 <= 14'd14000;
		main_afe5808a3_shifter29_reg60 <= 14'd14000;
		main_afe5808a3_shifter29_reg61 <= 14'd14000;
		main_afe5808a3_shifter29_reg62 <= 14'd14000;
		main_afe5808a3_shifter29_reg63 <= 14'd14000;
		main_afe5808a3_endpoint30_payload_data <= 32'd0;
		main_afe5808a3_shifter30_trigger <= 1'd0;
		main_afe5808a3_shifter30_data <= 14'd0;
		main_afe5808a3_shifter30_difference <= 14'd0;
		main_afe5808a3_shifter30_condition <= 14'd0;
		main_afe5808a3_shifter30_do <= 34'd12000;
		main_afe5808a3_shifter30_counter <= 12'd0;
		main_afe5808a3_shifter30_reg0 <= 14'd14000;
		main_afe5808a3_shifter30_reg1 <= 14'd14000;
		main_afe5808a3_shifter30_reg2 <= 14'd14000;
		main_afe5808a3_shifter30_reg3 <= 14'd14000;
		main_afe5808a3_shifter30_reg4 <= 14'd14000;
		main_afe5808a3_shifter30_reg5 <= 14'd14000;
		main_afe5808a3_shifter30_reg6 <= 14'd14000;
		main_afe5808a3_shifter30_reg7 <= 14'd14000;
		main_afe5808a3_shifter30_reg8 <= 14'd14000;
		main_afe5808a3_shifter30_reg9 <= 14'd14000;
		main_afe5808a3_shifter30_reg10 <= 14'd14000;
		main_afe5808a3_shifter30_reg11 <= 14'd14000;
		main_afe5808a3_shifter30_reg12 <= 14'd14000;
		main_afe5808a3_shifter30_reg13 <= 14'd14000;
		main_afe5808a3_shifter30_reg14 <= 14'd14000;
		main_afe5808a3_shifter30_reg15 <= 14'd14000;
		main_afe5808a3_shifter30_reg16 <= 14'd14000;
		main_afe5808a3_shifter30_reg17 <= 14'd14000;
		main_afe5808a3_shifter30_reg18 <= 14'd14000;
		main_afe5808a3_shifter30_reg19 <= 14'd14000;
		main_afe5808a3_shifter30_reg20 <= 14'd14000;
		main_afe5808a3_shifter30_reg21 <= 14'd14000;
		main_afe5808a3_shifter30_reg22 <= 14'd14000;
		main_afe5808a3_shifter30_reg23 <= 14'd14000;
		main_afe5808a3_shifter30_reg24 <= 14'd14000;
		main_afe5808a3_shifter30_reg25 <= 14'd14000;
		main_afe5808a3_shifter30_reg26 <= 14'd14000;
		main_afe5808a3_shifter30_reg27 <= 14'd14000;
		main_afe5808a3_shifter30_reg28 <= 14'd14000;
		main_afe5808a3_shifter30_reg29 <= 14'd14000;
		main_afe5808a3_shifter30_reg30 <= 14'd14000;
		main_afe5808a3_shifter30_reg31 <= 14'd14000;
		main_afe5808a3_shifter30_reg32 <= 14'd14000;
		main_afe5808a3_shifter30_reg33 <= 14'd14000;
		main_afe5808a3_shifter30_reg34 <= 14'd14000;
		main_afe5808a3_shifter30_reg35 <= 14'd14000;
		main_afe5808a3_shifter30_reg36 <= 14'd14000;
		main_afe5808a3_shifter30_reg37 <= 14'd14000;
		main_afe5808a3_shifter30_reg38 <= 14'd14000;
		main_afe5808a3_shifter30_reg39 <= 14'd14000;
		main_afe5808a3_shifter30_reg40 <= 14'd14000;
		main_afe5808a3_shifter30_reg41 <= 14'd14000;
		main_afe5808a3_shifter30_reg42 <= 14'd14000;
		main_afe5808a3_shifter30_reg43 <= 14'd14000;
		main_afe5808a3_shifter30_reg44 <= 14'd14000;
		main_afe5808a3_shifter30_reg45 <= 14'd14000;
		main_afe5808a3_shifter30_reg46 <= 14'd14000;
		main_afe5808a3_shifter30_reg47 <= 14'd14000;
		main_afe5808a3_shifter30_reg48 <= 14'd14000;
		main_afe5808a3_shifter30_reg49 <= 14'd14000;
		main_afe5808a3_shifter30_reg50 <= 14'd14000;
		main_afe5808a3_shifter30_reg51 <= 14'd14000;
		main_afe5808a3_shifter30_reg52 <= 14'd14000;
		main_afe5808a3_shifter30_reg53 <= 14'd14000;
		main_afe5808a3_shifter30_reg54 <= 14'd14000;
		main_afe5808a3_shifter30_reg55 <= 14'd14000;
		main_afe5808a3_shifter30_reg56 <= 14'd14000;
		main_afe5808a3_shifter30_reg57 <= 14'd14000;
		main_afe5808a3_shifter30_reg58 <= 14'd14000;
		main_afe5808a3_shifter30_reg59 <= 14'd14000;
		main_afe5808a3_shifter30_reg60 <= 14'd14000;
		main_afe5808a3_shifter30_reg61 <= 14'd14000;
		main_afe5808a3_shifter30_reg62 <= 14'd14000;
		main_afe5808a3_shifter30_reg63 <= 14'd14000;
		main_afe5808a3_endpoint31_payload_data <= 32'd0;
		main_afe5808a3_shifter31_trigger <= 1'd0;
		main_afe5808a3_shifter31_data <= 14'd0;
		main_afe5808a3_shifter31_difference <= 14'd0;
		main_afe5808a3_shifter31_condition <= 14'd0;
		main_afe5808a3_shifter31_do <= 34'd12000;
		main_afe5808a3_shifter31_counter <= 12'd0;
		main_afe5808a3_shifter31_reg0 <= 14'd14000;
		main_afe5808a3_shifter31_reg1 <= 14'd14000;
		main_afe5808a3_shifter31_reg2 <= 14'd14000;
		main_afe5808a3_shifter31_reg3 <= 14'd14000;
		main_afe5808a3_shifter31_reg4 <= 14'd14000;
		main_afe5808a3_shifter31_reg5 <= 14'd14000;
		main_afe5808a3_shifter31_reg6 <= 14'd14000;
		main_afe5808a3_shifter31_reg7 <= 14'd14000;
		main_afe5808a3_shifter31_reg8 <= 14'd14000;
		main_afe5808a3_shifter31_reg9 <= 14'd14000;
		main_afe5808a3_shifter31_reg10 <= 14'd14000;
		main_afe5808a3_shifter31_reg11 <= 14'd14000;
		main_afe5808a3_shifter31_reg12 <= 14'd14000;
		main_afe5808a3_shifter31_reg13 <= 14'd14000;
		main_afe5808a3_shifter31_reg14 <= 14'd14000;
		main_afe5808a3_shifter31_reg15 <= 14'd14000;
		main_afe5808a3_shifter31_reg16 <= 14'd14000;
		main_afe5808a3_shifter31_reg17 <= 14'd14000;
		main_afe5808a3_shifter31_reg18 <= 14'd14000;
		main_afe5808a3_shifter31_reg19 <= 14'd14000;
		main_afe5808a3_shifter31_reg20 <= 14'd14000;
		main_afe5808a3_shifter31_reg21 <= 14'd14000;
		main_afe5808a3_shifter31_reg22 <= 14'd14000;
		main_afe5808a3_shifter31_reg23 <= 14'd14000;
		main_afe5808a3_shifter31_reg24 <= 14'd14000;
		main_afe5808a3_shifter31_reg25 <= 14'd14000;
		main_afe5808a3_shifter31_reg26 <= 14'd14000;
		main_afe5808a3_shifter31_reg27 <= 14'd14000;
		main_afe5808a3_shifter31_reg28 <= 14'd14000;
		main_afe5808a3_shifter31_reg29 <= 14'd14000;
		main_afe5808a3_shifter31_reg30 <= 14'd14000;
		main_afe5808a3_shifter31_reg31 <= 14'd14000;
		main_afe5808a3_shifter31_reg32 <= 14'd14000;
		main_afe5808a3_shifter31_reg33 <= 14'd14000;
		main_afe5808a3_shifter31_reg34 <= 14'd14000;
		main_afe5808a3_shifter31_reg35 <= 14'd14000;
		main_afe5808a3_shifter31_reg36 <= 14'd14000;
		main_afe5808a3_shifter31_reg37 <= 14'd14000;
		main_afe5808a3_shifter31_reg38 <= 14'd14000;
		main_afe5808a3_shifter31_reg39 <= 14'd14000;
		main_afe5808a3_shifter31_reg40 <= 14'd14000;
		main_afe5808a3_shifter31_reg41 <= 14'd14000;
		main_afe5808a3_shifter31_reg42 <= 14'd14000;
		main_afe5808a3_shifter31_reg43 <= 14'd14000;
		main_afe5808a3_shifter31_reg44 <= 14'd14000;
		main_afe5808a3_shifter31_reg45 <= 14'd14000;
		main_afe5808a3_shifter31_reg46 <= 14'd14000;
		main_afe5808a3_shifter31_reg47 <= 14'd14000;
		main_afe5808a3_shifter31_reg48 <= 14'd14000;
		main_afe5808a3_shifter31_reg49 <= 14'd14000;
		main_afe5808a3_shifter31_reg50 <= 14'd14000;
		main_afe5808a3_shifter31_reg51 <= 14'd14000;
		main_afe5808a3_shifter31_reg52 <= 14'd14000;
		main_afe5808a3_shifter31_reg53 <= 14'd14000;
		main_afe5808a3_shifter31_reg54 <= 14'd14000;
		main_afe5808a3_shifter31_reg55 <= 14'd14000;
		main_afe5808a3_shifter31_reg56 <= 14'd14000;
		main_afe5808a3_shifter31_reg57 <= 14'd14000;
		main_afe5808a3_shifter31_reg58 <= 14'd14000;
		main_afe5808a3_shifter31_reg59 <= 14'd14000;
		main_afe5808a3_shifter31_reg60 <= 14'd14000;
		main_afe5808a3_shifter31_reg61 <= 14'd14000;
		main_afe5808a3_shifter31_reg62 <= 14'd14000;
		main_afe5808a3_shifter31_reg63 <= 14'd14000;
		builder_afe5808a3_clockdomainsrenamer24_state <= 1'd0;
		builder_afe5808a3_clockdomainsrenamer25_state <= 1'd0;
		builder_afe5808a3_clockdomainsrenamer26_state <= 1'd0;
		builder_afe5808a3_clockdomainsrenamer27_state <= 1'd0;
		builder_afe5808a3_clockdomainsrenamer28_state <= 1'd0;
		builder_afe5808a3_clockdomainsrenamer29_state <= 1'd0;
		builder_afe5808a3_clockdomainsrenamer30_state <= 1'd0;
		builder_afe5808a3_clockdomainsrenamer31_state <= 1'd0;
	end
end

always @(posedge adc4_adc_frame_clk) begin
	main_afe5808a4_shifter32_data <= main_afe5808a4_serdes32_do;
	main_afe5808a4_endpoint32_payload_data <= main_afe5808a4_shifter32_do;
	main_afe5808a4_shifter33_data <= main_afe5808a4_serdes33_do;
	main_afe5808a4_endpoint33_payload_data <= main_afe5808a4_shifter33_do;
	main_afe5808a4_shifter34_data <= main_afe5808a4_serdes34_do;
	main_afe5808a4_endpoint34_payload_data <= main_afe5808a4_shifter34_do;
	main_afe5808a4_shifter35_data <= main_afe5808a4_serdes35_do;
	main_afe5808a4_endpoint35_payload_data <= main_afe5808a4_shifter35_do;
	main_afe5808a4_shifter36_data <= main_afe5808a4_serdes36_do;
	main_afe5808a4_endpoint36_payload_data <= main_afe5808a4_shifter36_do;
	main_afe5808a4_shifter37_data <= main_afe5808a4_serdes37_do;
	main_afe5808a4_endpoint37_payload_data <= main_afe5808a4_shifter37_do;
	main_afe5808a4_shifter38_data <= main_afe5808a4_serdes38_do;
	main_afe5808a4_endpoint38_payload_data <= main_afe5808a4_shifter38_do;
	main_afe5808a4_shifter39_data <= main_afe5808a4_serdes39_do;
	main_afe5808a4_endpoint39_payload_data <= main_afe5808a4_shifter39_do;
	if ((main_afe5808a4_bitslip_lat == 1'd0)) begin
		main_afe5808a4_bitslip_lat <= 4'd15;
	end else begin
		main_afe5808a4_bitslip_lat <= (main_afe5808a4_bitslip_lat - 1'd1);
	end
	if (((main_afe5808a4_frame_do != 14'd16256) & (main_afe5808a4_bitslip_lat == 1'd1))) begin
		main_afe5808a4_bitslip <= 1'd1;
	end else begin
		main_afe5808a4_bitslip <= 1'd0;
	end
	main_afe5808a4_shifter32_reg0 <= main_afe5808a4_shifter32_data;
	main_afe5808a4_shifter32_reg1 <= main_afe5808a4_shifter32_reg0;
	main_afe5808a4_shifter32_reg2 <= main_afe5808a4_shifter32_reg1;
	main_afe5808a4_shifter32_reg3 <= main_afe5808a4_shifter32_reg2;
	main_afe5808a4_shifter32_reg4 <= main_afe5808a4_shifter32_reg3;
	main_afe5808a4_shifter32_reg5 <= main_afe5808a4_shifter32_reg4;
	main_afe5808a4_shifter32_reg6 <= main_afe5808a4_shifter32_reg5;
	main_afe5808a4_shifter32_reg7 <= main_afe5808a4_shifter32_reg6;
	main_afe5808a4_shifter32_reg8 <= main_afe5808a4_shifter32_reg7;
	main_afe5808a4_shifter32_reg9 <= main_afe5808a4_shifter32_reg8;
	main_afe5808a4_shifter32_reg10 <= main_afe5808a4_shifter32_reg9;
	main_afe5808a4_shifter32_reg11 <= main_afe5808a4_shifter32_reg10;
	main_afe5808a4_shifter32_reg12 <= main_afe5808a4_shifter32_reg11;
	main_afe5808a4_shifter32_reg13 <= main_afe5808a4_shifter32_reg12;
	main_afe5808a4_shifter32_reg14 <= main_afe5808a4_shifter32_reg13;
	main_afe5808a4_shifter32_reg15 <= main_afe5808a4_shifter32_reg14;
	main_afe5808a4_shifter32_reg16 <= main_afe5808a4_shifter32_reg15;
	main_afe5808a4_shifter32_reg17 <= main_afe5808a4_shifter32_reg16;
	main_afe5808a4_shifter32_reg18 <= main_afe5808a4_shifter32_reg17;
	main_afe5808a4_shifter32_reg19 <= main_afe5808a4_shifter32_reg18;
	main_afe5808a4_shifter32_reg20 <= main_afe5808a4_shifter32_reg19;
	main_afe5808a4_shifter32_reg21 <= main_afe5808a4_shifter32_reg20;
	main_afe5808a4_shifter32_reg22 <= main_afe5808a4_shifter32_reg21;
	main_afe5808a4_shifter32_reg23 <= main_afe5808a4_shifter32_reg22;
	main_afe5808a4_shifter32_reg24 <= main_afe5808a4_shifter32_reg23;
	main_afe5808a4_shifter32_reg25 <= main_afe5808a4_shifter32_reg24;
	main_afe5808a4_shifter32_reg26 <= main_afe5808a4_shifter32_reg25;
	main_afe5808a4_shifter32_reg27 <= main_afe5808a4_shifter32_reg26;
	main_afe5808a4_shifter32_reg28 <= main_afe5808a4_shifter32_reg27;
	main_afe5808a4_shifter32_reg29 <= main_afe5808a4_shifter32_reg28;
	main_afe5808a4_shifter32_reg30 <= main_afe5808a4_shifter32_reg29;
	main_afe5808a4_shifter32_reg31 <= main_afe5808a4_shifter32_reg30;
	main_afe5808a4_shifter32_reg32 <= main_afe5808a4_shifter32_reg31;
	main_afe5808a4_shifter32_reg33 <= main_afe5808a4_shifter32_reg32;
	main_afe5808a4_shifter32_reg34 <= main_afe5808a4_shifter32_reg33;
	main_afe5808a4_shifter32_reg35 <= main_afe5808a4_shifter32_reg34;
	main_afe5808a4_shifter32_reg36 <= main_afe5808a4_shifter32_reg35;
	main_afe5808a4_shifter32_reg37 <= main_afe5808a4_shifter32_reg36;
	main_afe5808a4_shifter32_reg38 <= main_afe5808a4_shifter32_reg37;
	main_afe5808a4_shifter32_reg39 <= main_afe5808a4_shifter32_reg38;
	main_afe5808a4_shifter32_reg40 <= main_afe5808a4_shifter32_reg39;
	main_afe5808a4_shifter32_reg41 <= main_afe5808a4_shifter32_reg40;
	main_afe5808a4_shifter32_reg42 <= main_afe5808a4_shifter32_reg41;
	main_afe5808a4_shifter32_reg43 <= main_afe5808a4_shifter32_reg42;
	main_afe5808a4_shifter32_reg44 <= main_afe5808a4_shifter32_reg43;
	main_afe5808a4_shifter32_reg45 <= main_afe5808a4_shifter32_reg44;
	main_afe5808a4_shifter32_reg46 <= main_afe5808a4_shifter32_reg45;
	main_afe5808a4_shifter32_reg47 <= main_afe5808a4_shifter32_reg46;
	main_afe5808a4_shifter32_reg48 <= main_afe5808a4_shifter32_reg47;
	main_afe5808a4_shifter32_reg49 <= main_afe5808a4_shifter32_reg48;
	main_afe5808a4_shifter32_reg50 <= main_afe5808a4_shifter32_reg49;
	main_afe5808a4_shifter32_reg51 <= main_afe5808a4_shifter32_reg50;
	main_afe5808a4_shifter32_reg52 <= main_afe5808a4_shifter32_reg51;
	main_afe5808a4_shifter32_reg53 <= main_afe5808a4_shifter32_reg52;
	main_afe5808a4_shifter32_reg54 <= main_afe5808a4_shifter32_reg53;
	main_afe5808a4_shifter32_reg55 <= main_afe5808a4_shifter32_reg54;
	main_afe5808a4_shifter32_reg56 <= main_afe5808a4_shifter32_reg55;
	main_afe5808a4_shifter32_reg57 <= main_afe5808a4_shifter32_reg56;
	main_afe5808a4_shifter32_reg58 <= main_afe5808a4_shifter32_reg57;
	main_afe5808a4_shifter32_reg59 <= main_afe5808a4_shifter32_reg58;
	main_afe5808a4_shifter32_reg60 <= main_afe5808a4_shifter32_reg59;
	main_afe5808a4_shifter32_reg61 <= main_afe5808a4_shifter32_reg60;
	main_afe5808a4_shifter32_reg62 <= main_afe5808a4_shifter32_reg61;
	main_afe5808a4_shifter32_reg63 <= main_afe5808a4_shifter32_reg62;
	main_afe5808a4_shifter32_difference <= (main_afe5808a4_shifter32_reg7 - main_afe5808a4_shifter32_reg0);
	if ((main_afe5808a4_shifter32_difference >= 6'd40)) begin
		main_afe5808a4_shifter32_condition <= ((~main_afe5808a4_shifter32_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter32_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter32_counter)
		1'd0: begin
			main_afe5808a4_shifter32_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter32_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter32_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter32_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter32_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter32_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter32_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter32_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter32_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter32_do <= main_afe5808a4_shifter32_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer32_state <= builder_afe5808a4_clockdomainsrenamer32_next_state;
	if (main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value_ce0) begin
		main_afe5808a4_shifter32_trigger <= main_afe5808a4_shifter32_trigger_clockdomainsrenamer32_next_value0;
	end
	if (main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value_ce1) begin
		main_afe5808a4_shifter32_counter <= main_afe5808a4_shifter32_counter_clockdomainsrenamer32_next_value1;
	end
	main_afe5808a4_shifter33_reg0 <= main_afe5808a4_shifter33_data;
	main_afe5808a4_shifter33_reg1 <= main_afe5808a4_shifter33_reg0;
	main_afe5808a4_shifter33_reg2 <= main_afe5808a4_shifter33_reg1;
	main_afe5808a4_shifter33_reg3 <= main_afe5808a4_shifter33_reg2;
	main_afe5808a4_shifter33_reg4 <= main_afe5808a4_shifter33_reg3;
	main_afe5808a4_shifter33_reg5 <= main_afe5808a4_shifter33_reg4;
	main_afe5808a4_shifter33_reg6 <= main_afe5808a4_shifter33_reg5;
	main_afe5808a4_shifter33_reg7 <= main_afe5808a4_shifter33_reg6;
	main_afe5808a4_shifter33_reg8 <= main_afe5808a4_shifter33_reg7;
	main_afe5808a4_shifter33_reg9 <= main_afe5808a4_shifter33_reg8;
	main_afe5808a4_shifter33_reg10 <= main_afe5808a4_shifter33_reg9;
	main_afe5808a4_shifter33_reg11 <= main_afe5808a4_shifter33_reg10;
	main_afe5808a4_shifter33_reg12 <= main_afe5808a4_shifter33_reg11;
	main_afe5808a4_shifter33_reg13 <= main_afe5808a4_shifter33_reg12;
	main_afe5808a4_shifter33_reg14 <= main_afe5808a4_shifter33_reg13;
	main_afe5808a4_shifter33_reg15 <= main_afe5808a4_shifter33_reg14;
	main_afe5808a4_shifter33_reg16 <= main_afe5808a4_shifter33_reg15;
	main_afe5808a4_shifter33_reg17 <= main_afe5808a4_shifter33_reg16;
	main_afe5808a4_shifter33_reg18 <= main_afe5808a4_shifter33_reg17;
	main_afe5808a4_shifter33_reg19 <= main_afe5808a4_shifter33_reg18;
	main_afe5808a4_shifter33_reg20 <= main_afe5808a4_shifter33_reg19;
	main_afe5808a4_shifter33_reg21 <= main_afe5808a4_shifter33_reg20;
	main_afe5808a4_shifter33_reg22 <= main_afe5808a4_shifter33_reg21;
	main_afe5808a4_shifter33_reg23 <= main_afe5808a4_shifter33_reg22;
	main_afe5808a4_shifter33_reg24 <= main_afe5808a4_shifter33_reg23;
	main_afe5808a4_shifter33_reg25 <= main_afe5808a4_shifter33_reg24;
	main_afe5808a4_shifter33_reg26 <= main_afe5808a4_shifter33_reg25;
	main_afe5808a4_shifter33_reg27 <= main_afe5808a4_shifter33_reg26;
	main_afe5808a4_shifter33_reg28 <= main_afe5808a4_shifter33_reg27;
	main_afe5808a4_shifter33_reg29 <= main_afe5808a4_shifter33_reg28;
	main_afe5808a4_shifter33_reg30 <= main_afe5808a4_shifter33_reg29;
	main_afe5808a4_shifter33_reg31 <= main_afe5808a4_shifter33_reg30;
	main_afe5808a4_shifter33_reg32 <= main_afe5808a4_shifter33_reg31;
	main_afe5808a4_shifter33_reg33 <= main_afe5808a4_shifter33_reg32;
	main_afe5808a4_shifter33_reg34 <= main_afe5808a4_shifter33_reg33;
	main_afe5808a4_shifter33_reg35 <= main_afe5808a4_shifter33_reg34;
	main_afe5808a4_shifter33_reg36 <= main_afe5808a4_shifter33_reg35;
	main_afe5808a4_shifter33_reg37 <= main_afe5808a4_shifter33_reg36;
	main_afe5808a4_shifter33_reg38 <= main_afe5808a4_shifter33_reg37;
	main_afe5808a4_shifter33_reg39 <= main_afe5808a4_shifter33_reg38;
	main_afe5808a4_shifter33_reg40 <= main_afe5808a4_shifter33_reg39;
	main_afe5808a4_shifter33_reg41 <= main_afe5808a4_shifter33_reg40;
	main_afe5808a4_shifter33_reg42 <= main_afe5808a4_shifter33_reg41;
	main_afe5808a4_shifter33_reg43 <= main_afe5808a4_shifter33_reg42;
	main_afe5808a4_shifter33_reg44 <= main_afe5808a4_shifter33_reg43;
	main_afe5808a4_shifter33_reg45 <= main_afe5808a4_shifter33_reg44;
	main_afe5808a4_shifter33_reg46 <= main_afe5808a4_shifter33_reg45;
	main_afe5808a4_shifter33_reg47 <= main_afe5808a4_shifter33_reg46;
	main_afe5808a4_shifter33_reg48 <= main_afe5808a4_shifter33_reg47;
	main_afe5808a4_shifter33_reg49 <= main_afe5808a4_shifter33_reg48;
	main_afe5808a4_shifter33_reg50 <= main_afe5808a4_shifter33_reg49;
	main_afe5808a4_shifter33_reg51 <= main_afe5808a4_shifter33_reg50;
	main_afe5808a4_shifter33_reg52 <= main_afe5808a4_shifter33_reg51;
	main_afe5808a4_shifter33_reg53 <= main_afe5808a4_shifter33_reg52;
	main_afe5808a4_shifter33_reg54 <= main_afe5808a4_shifter33_reg53;
	main_afe5808a4_shifter33_reg55 <= main_afe5808a4_shifter33_reg54;
	main_afe5808a4_shifter33_reg56 <= main_afe5808a4_shifter33_reg55;
	main_afe5808a4_shifter33_reg57 <= main_afe5808a4_shifter33_reg56;
	main_afe5808a4_shifter33_reg58 <= main_afe5808a4_shifter33_reg57;
	main_afe5808a4_shifter33_reg59 <= main_afe5808a4_shifter33_reg58;
	main_afe5808a4_shifter33_reg60 <= main_afe5808a4_shifter33_reg59;
	main_afe5808a4_shifter33_reg61 <= main_afe5808a4_shifter33_reg60;
	main_afe5808a4_shifter33_reg62 <= main_afe5808a4_shifter33_reg61;
	main_afe5808a4_shifter33_reg63 <= main_afe5808a4_shifter33_reg62;
	main_afe5808a4_shifter33_difference <= (main_afe5808a4_shifter33_reg7 - main_afe5808a4_shifter33_reg0);
	if ((main_afe5808a4_shifter33_difference >= 6'd40)) begin
		main_afe5808a4_shifter33_condition <= ((~main_afe5808a4_shifter33_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter33_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter33_counter)
		1'd0: begin
			main_afe5808a4_shifter33_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter33_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter33_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter33_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter33_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter33_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter33_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter33_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter33_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter33_do <= main_afe5808a4_shifter33_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer33_state <= builder_afe5808a4_clockdomainsrenamer33_next_state;
	if (main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value_ce0) begin
		main_afe5808a4_shifter33_trigger <= main_afe5808a4_shifter33_trigger_clockdomainsrenamer33_next_value0;
	end
	if (main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value_ce1) begin
		main_afe5808a4_shifter33_counter <= main_afe5808a4_shifter33_counter_clockdomainsrenamer33_next_value1;
	end
	main_afe5808a4_shifter34_reg0 <= main_afe5808a4_shifter34_data;
	main_afe5808a4_shifter34_reg1 <= main_afe5808a4_shifter34_reg0;
	main_afe5808a4_shifter34_reg2 <= main_afe5808a4_shifter34_reg1;
	main_afe5808a4_shifter34_reg3 <= main_afe5808a4_shifter34_reg2;
	main_afe5808a4_shifter34_reg4 <= main_afe5808a4_shifter34_reg3;
	main_afe5808a4_shifter34_reg5 <= main_afe5808a4_shifter34_reg4;
	main_afe5808a4_shifter34_reg6 <= main_afe5808a4_shifter34_reg5;
	main_afe5808a4_shifter34_reg7 <= main_afe5808a4_shifter34_reg6;
	main_afe5808a4_shifter34_reg8 <= main_afe5808a4_shifter34_reg7;
	main_afe5808a4_shifter34_reg9 <= main_afe5808a4_shifter34_reg8;
	main_afe5808a4_shifter34_reg10 <= main_afe5808a4_shifter34_reg9;
	main_afe5808a4_shifter34_reg11 <= main_afe5808a4_shifter34_reg10;
	main_afe5808a4_shifter34_reg12 <= main_afe5808a4_shifter34_reg11;
	main_afe5808a4_shifter34_reg13 <= main_afe5808a4_shifter34_reg12;
	main_afe5808a4_shifter34_reg14 <= main_afe5808a4_shifter34_reg13;
	main_afe5808a4_shifter34_reg15 <= main_afe5808a4_shifter34_reg14;
	main_afe5808a4_shifter34_reg16 <= main_afe5808a4_shifter34_reg15;
	main_afe5808a4_shifter34_reg17 <= main_afe5808a4_shifter34_reg16;
	main_afe5808a4_shifter34_reg18 <= main_afe5808a4_shifter34_reg17;
	main_afe5808a4_shifter34_reg19 <= main_afe5808a4_shifter34_reg18;
	main_afe5808a4_shifter34_reg20 <= main_afe5808a4_shifter34_reg19;
	main_afe5808a4_shifter34_reg21 <= main_afe5808a4_shifter34_reg20;
	main_afe5808a4_shifter34_reg22 <= main_afe5808a4_shifter34_reg21;
	main_afe5808a4_shifter34_reg23 <= main_afe5808a4_shifter34_reg22;
	main_afe5808a4_shifter34_reg24 <= main_afe5808a4_shifter34_reg23;
	main_afe5808a4_shifter34_reg25 <= main_afe5808a4_shifter34_reg24;
	main_afe5808a4_shifter34_reg26 <= main_afe5808a4_shifter34_reg25;
	main_afe5808a4_shifter34_reg27 <= main_afe5808a4_shifter34_reg26;
	main_afe5808a4_shifter34_reg28 <= main_afe5808a4_shifter34_reg27;
	main_afe5808a4_shifter34_reg29 <= main_afe5808a4_shifter34_reg28;
	main_afe5808a4_shifter34_reg30 <= main_afe5808a4_shifter34_reg29;
	main_afe5808a4_shifter34_reg31 <= main_afe5808a4_shifter34_reg30;
	main_afe5808a4_shifter34_reg32 <= main_afe5808a4_shifter34_reg31;
	main_afe5808a4_shifter34_reg33 <= main_afe5808a4_shifter34_reg32;
	main_afe5808a4_shifter34_reg34 <= main_afe5808a4_shifter34_reg33;
	main_afe5808a4_shifter34_reg35 <= main_afe5808a4_shifter34_reg34;
	main_afe5808a4_shifter34_reg36 <= main_afe5808a4_shifter34_reg35;
	main_afe5808a4_shifter34_reg37 <= main_afe5808a4_shifter34_reg36;
	main_afe5808a4_shifter34_reg38 <= main_afe5808a4_shifter34_reg37;
	main_afe5808a4_shifter34_reg39 <= main_afe5808a4_shifter34_reg38;
	main_afe5808a4_shifter34_reg40 <= main_afe5808a4_shifter34_reg39;
	main_afe5808a4_shifter34_reg41 <= main_afe5808a4_shifter34_reg40;
	main_afe5808a4_shifter34_reg42 <= main_afe5808a4_shifter34_reg41;
	main_afe5808a4_shifter34_reg43 <= main_afe5808a4_shifter34_reg42;
	main_afe5808a4_shifter34_reg44 <= main_afe5808a4_shifter34_reg43;
	main_afe5808a4_shifter34_reg45 <= main_afe5808a4_shifter34_reg44;
	main_afe5808a4_shifter34_reg46 <= main_afe5808a4_shifter34_reg45;
	main_afe5808a4_shifter34_reg47 <= main_afe5808a4_shifter34_reg46;
	main_afe5808a4_shifter34_reg48 <= main_afe5808a4_shifter34_reg47;
	main_afe5808a4_shifter34_reg49 <= main_afe5808a4_shifter34_reg48;
	main_afe5808a4_shifter34_reg50 <= main_afe5808a4_shifter34_reg49;
	main_afe5808a4_shifter34_reg51 <= main_afe5808a4_shifter34_reg50;
	main_afe5808a4_shifter34_reg52 <= main_afe5808a4_shifter34_reg51;
	main_afe5808a4_shifter34_reg53 <= main_afe5808a4_shifter34_reg52;
	main_afe5808a4_shifter34_reg54 <= main_afe5808a4_shifter34_reg53;
	main_afe5808a4_shifter34_reg55 <= main_afe5808a4_shifter34_reg54;
	main_afe5808a4_shifter34_reg56 <= main_afe5808a4_shifter34_reg55;
	main_afe5808a4_shifter34_reg57 <= main_afe5808a4_shifter34_reg56;
	main_afe5808a4_shifter34_reg58 <= main_afe5808a4_shifter34_reg57;
	main_afe5808a4_shifter34_reg59 <= main_afe5808a4_shifter34_reg58;
	main_afe5808a4_shifter34_reg60 <= main_afe5808a4_shifter34_reg59;
	main_afe5808a4_shifter34_reg61 <= main_afe5808a4_shifter34_reg60;
	main_afe5808a4_shifter34_reg62 <= main_afe5808a4_shifter34_reg61;
	main_afe5808a4_shifter34_reg63 <= main_afe5808a4_shifter34_reg62;
	main_afe5808a4_shifter34_difference <= (main_afe5808a4_shifter34_reg7 - main_afe5808a4_shifter34_reg0);
	if ((main_afe5808a4_shifter34_difference >= 6'd40)) begin
		main_afe5808a4_shifter34_condition <= ((~main_afe5808a4_shifter34_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter34_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter34_counter)
		1'd0: begin
			main_afe5808a4_shifter34_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter34_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter34_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter34_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter34_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter34_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter34_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter34_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter34_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter34_do <= main_afe5808a4_shifter34_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer34_state <= builder_afe5808a4_clockdomainsrenamer34_next_state;
	if (main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value_ce0) begin
		main_afe5808a4_shifter34_trigger <= main_afe5808a4_shifter34_trigger_clockdomainsrenamer34_next_value0;
	end
	if (main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value_ce1) begin
		main_afe5808a4_shifter34_counter <= main_afe5808a4_shifter34_counter_clockdomainsrenamer34_next_value1;
	end
	main_afe5808a4_shifter35_reg0 <= main_afe5808a4_shifter35_data;
	main_afe5808a4_shifter35_reg1 <= main_afe5808a4_shifter35_reg0;
	main_afe5808a4_shifter35_reg2 <= main_afe5808a4_shifter35_reg1;
	main_afe5808a4_shifter35_reg3 <= main_afe5808a4_shifter35_reg2;
	main_afe5808a4_shifter35_reg4 <= main_afe5808a4_shifter35_reg3;
	main_afe5808a4_shifter35_reg5 <= main_afe5808a4_shifter35_reg4;
	main_afe5808a4_shifter35_reg6 <= main_afe5808a4_shifter35_reg5;
	main_afe5808a4_shifter35_reg7 <= main_afe5808a4_shifter35_reg6;
	main_afe5808a4_shifter35_reg8 <= main_afe5808a4_shifter35_reg7;
	main_afe5808a4_shifter35_reg9 <= main_afe5808a4_shifter35_reg8;
	main_afe5808a4_shifter35_reg10 <= main_afe5808a4_shifter35_reg9;
	main_afe5808a4_shifter35_reg11 <= main_afe5808a4_shifter35_reg10;
	main_afe5808a4_shifter35_reg12 <= main_afe5808a4_shifter35_reg11;
	main_afe5808a4_shifter35_reg13 <= main_afe5808a4_shifter35_reg12;
	main_afe5808a4_shifter35_reg14 <= main_afe5808a4_shifter35_reg13;
	main_afe5808a4_shifter35_reg15 <= main_afe5808a4_shifter35_reg14;
	main_afe5808a4_shifter35_reg16 <= main_afe5808a4_shifter35_reg15;
	main_afe5808a4_shifter35_reg17 <= main_afe5808a4_shifter35_reg16;
	main_afe5808a4_shifter35_reg18 <= main_afe5808a4_shifter35_reg17;
	main_afe5808a4_shifter35_reg19 <= main_afe5808a4_shifter35_reg18;
	main_afe5808a4_shifter35_reg20 <= main_afe5808a4_shifter35_reg19;
	main_afe5808a4_shifter35_reg21 <= main_afe5808a4_shifter35_reg20;
	main_afe5808a4_shifter35_reg22 <= main_afe5808a4_shifter35_reg21;
	main_afe5808a4_shifter35_reg23 <= main_afe5808a4_shifter35_reg22;
	main_afe5808a4_shifter35_reg24 <= main_afe5808a4_shifter35_reg23;
	main_afe5808a4_shifter35_reg25 <= main_afe5808a4_shifter35_reg24;
	main_afe5808a4_shifter35_reg26 <= main_afe5808a4_shifter35_reg25;
	main_afe5808a4_shifter35_reg27 <= main_afe5808a4_shifter35_reg26;
	main_afe5808a4_shifter35_reg28 <= main_afe5808a4_shifter35_reg27;
	main_afe5808a4_shifter35_reg29 <= main_afe5808a4_shifter35_reg28;
	main_afe5808a4_shifter35_reg30 <= main_afe5808a4_shifter35_reg29;
	main_afe5808a4_shifter35_reg31 <= main_afe5808a4_shifter35_reg30;
	main_afe5808a4_shifter35_reg32 <= main_afe5808a4_shifter35_reg31;
	main_afe5808a4_shifter35_reg33 <= main_afe5808a4_shifter35_reg32;
	main_afe5808a4_shifter35_reg34 <= main_afe5808a4_shifter35_reg33;
	main_afe5808a4_shifter35_reg35 <= main_afe5808a4_shifter35_reg34;
	main_afe5808a4_shifter35_reg36 <= main_afe5808a4_shifter35_reg35;
	main_afe5808a4_shifter35_reg37 <= main_afe5808a4_shifter35_reg36;
	main_afe5808a4_shifter35_reg38 <= main_afe5808a4_shifter35_reg37;
	main_afe5808a4_shifter35_reg39 <= main_afe5808a4_shifter35_reg38;
	main_afe5808a4_shifter35_reg40 <= main_afe5808a4_shifter35_reg39;
	main_afe5808a4_shifter35_reg41 <= main_afe5808a4_shifter35_reg40;
	main_afe5808a4_shifter35_reg42 <= main_afe5808a4_shifter35_reg41;
	main_afe5808a4_shifter35_reg43 <= main_afe5808a4_shifter35_reg42;
	main_afe5808a4_shifter35_reg44 <= main_afe5808a4_shifter35_reg43;
	main_afe5808a4_shifter35_reg45 <= main_afe5808a4_shifter35_reg44;
	main_afe5808a4_shifter35_reg46 <= main_afe5808a4_shifter35_reg45;
	main_afe5808a4_shifter35_reg47 <= main_afe5808a4_shifter35_reg46;
	main_afe5808a4_shifter35_reg48 <= main_afe5808a4_shifter35_reg47;
	main_afe5808a4_shifter35_reg49 <= main_afe5808a4_shifter35_reg48;
	main_afe5808a4_shifter35_reg50 <= main_afe5808a4_shifter35_reg49;
	main_afe5808a4_shifter35_reg51 <= main_afe5808a4_shifter35_reg50;
	main_afe5808a4_shifter35_reg52 <= main_afe5808a4_shifter35_reg51;
	main_afe5808a4_shifter35_reg53 <= main_afe5808a4_shifter35_reg52;
	main_afe5808a4_shifter35_reg54 <= main_afe5808a4_shifter35_reg53;
	main_afe5808a4_shifter35_reg55 <= main_afe5808a4_shifter35_reg54;
	main_afe5808a4_shifter35_reg56 <= main_afe5808a4_shifter35_reg55;
	main_afe5808a4_shifter35_reg57 <= main_afe5808a4_shifter35_reg56;
	main_afe5808a4_shifter35_reg58 <= main_afe5808a4_shifter35_reg57;
	main_afe5808a4_shifter35_reg59 <= main_afe5808a4_shifter35_reg58;
	main_afe5808a4_shifter35_reg60 <= main_afe5808a4_shifter35_reg59;
	main_afe5808a4_shifter35_reg61 <= main_afe5808a4_shifter35_reg60;
	main_afe5808a4_shifter35_reg62 <= main_afe5808a4_shifter35_reg61;
	main_afe5808a4_shifter35_reg63 <= main_afe5808a4_shifter35_reg62;
	main_afe5808a4_shifter35_difference <= (main_afe5808a4_shifter35_reg7 - main_afe5808a4_shifter35_reg0);
	if ((main_afe5808a4_shifter35_difference >= 6'd40)) begin
		main_afe5808a4_shifter35_condition <= ((~main_afe5808a4_shifter35_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter35_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter35_counter)
		1'd0: begin
			main_afe5808a4_shifter35_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter35_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter35_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter35_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter35_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter35_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter35_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter35_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter35_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter35_do <= main_afe5808a4_shifter35_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer35_state <= builder_afe5808a4_clockdomainsrenamer35_next_state;
	if (main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value_ce0) begin
		main_afe5808a4_shifter35_trigger <= main_afe5808a4_shifter35_trigger_clockdomainsrenamer35_next_value0;
	end
	if (main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value_ce1) begin
		main_afe5808a4_shifter35_counter <= main_afe5808a4_shifter35_counter_clockdomainsrenamer35_next_value1;
	end
	main_afe5808a4_shifter36_reg0 <= main_afe5808a4_shifter36_data;
	main_afe5808a4_shifter36_reg1 <= main_afe5808a4_shifter36_reg0;
	main_afe5808a4_shifter36_reg2 <= main_afe5808a4_shifter36_reg1;
	main_afe5808a4_shifter36_reg3 <= main_afe5808a4_shifter36_reg2;
	main_afe5808a4_shifter36_reg4 <= main_afe5808a4_shifter36_reg3;
	main_afe5808a4_shifter36_reg5 <= main_afe5808a4_shifter36_reg4;
	main_afe5808a4_shifter36_reg6 <= main_afe5808a4_shifter36_reg5;
	main_afe5808a4_shifter36_reg7 <= main_afe5808a4_shifter36_reg6;
	main_afe5808a4_shifter36_reg8 <= main_afe5808a4_shifter36_reg7;
	main_afe5808a4_shifter36_reg9 <= main_afe5808a4_shifter36_reg8;
	main_afe5808a4_shifter36_reg10 <= main_afe5808a4_shifter36_reg9;
	main_afe5808a4_shifter36_reg11 <= main_afe5808a4_shifter36_reg10;
	main_afe5808a4_shifter36_reg12 <= main_afe5808a4_shifter36_reg11;
	main_afe5808a4_shifter36_reg13 <= main_afe5808a4_shifter36_reg12;
	main_afe5808a4_shifter36_reg14 <= main_afe5808a4_shifter36_reg13;
	main_afe5808a4_shifter36_reg15 <= main_afe5808a4_shifter36_reg14;
	main_afe5808a4_shifter36_reg16 <= main_afe5808a4_shifter36_reg15;
	main_afe5808a4_shifter36_reg17 <= main_afe5808a4_shifter36_reg16;
	main_afe5808a4_shifter36_reg18 <= main_afe5808a4_shifter36_reg17;
	main_afe5808a4_shifter36_reg19 <= main_afe5808a4_shifter36_reg18;
	main_afe5808a4_shifter36_reg20 <= main_afe5808a4_shifter36_reg19;
	main_afe5808a4_shifter36_reg21 <= main_afe5808a4_shifter36_reg20;
	main_afe5808a4_shifter36_reg22 <= main_afe5808a4_shifter36_reg21;
	main_afe5808a4_shifter36_reg23 <= main_afe5808a4_shifter36_reg22;
	main_afe5808a4_shifter36_reg24 <= main_afe5808a4_shifter36_reg23;
	main_afe5808a4_shifter36_reg25 <= main_afe5808a4_shifter36_reg24;
	main_afe5808a4_shifter36_reg26 <= main_afe5808a4_shifter36_reg25;
	main_afe5808a4_shifter36_reg27 <= main_afe5808a4_shifter36_reg26;
	main_afe5808a4_shifter36_reg28 <= main_afe5808a4_shifter36_reg27;
	main_afe5808a4_shifter36_reg29 <= main_afe5808a4_shifter36_reg28;
	main_afe5808a4_shifter36_reg30 <= main_afe5808a4_shifter36_reg29;
	main_afe5808a4_shifter36_reg31 <= main_afe5808a4_shifter36_reg30;
	main_afe5808a4_shifter36_reg32 <= main_afe5808a4_shifter36_reg31;
	main_afe5808a4_shifter36_reg33 <= main_afe5808a4_shifter36_reg32;
	main_afe5808a4_shifter36_reg34 <= main_afe5808a4_shifter36_reg33;
	main_afe5808a4_shifter36_reg35 <= main_afe5808a4_shifter36_reg34;
	main_afe5808a4_shifter36_reg36 <= main_afe5808a4_shifter36_reg35;
	main_afe5808a4_shifter36_reg37 <= main_afe5808a4_shifter36_reg36;
	main_afe5808a4_shifter36_reg38 <= main_afe5808a4_shifter36_reg37;
	main_afe5808a4_shifter36_reg39 <= main_afe5808a4_shifter36_reg38;
	main_afe5808a4_shifter36_reg40 <= main_afe5808a4_shifter36_reg39;
	main_afe5808a4_shifter36_reg41 <= main_afe5808a4_shifter36_reg40;
	main_afe5808a4_shifter36_reg42 <= main_afe5808a4_shifter36_reg41;
	main_afe5808a4_shifter36_reg43 <= main_afe5808a4_shifter36_reg42;
	main_afe5808a4_shifter36_reg44 <= main_afe5808a4_shifter36_reg43;
	main_afe5808a4_shifter36_reg45 <= main_afe5808a4_shifter36_reg44;
	main_afe5808a4_shifter36_reg46 <= main_afe5808a4_shifter36_reg45;
	main_afe5808a4_shifter36_reg47 <= main_afe5808a4_shifter36_reg46;
	main_afe5808a4_shifter36_reg48 <= main_afe5808a4_shifter36_reg47;
	main_afe5808a4_shifter36_reg49 <= main_afe5808a4_shifter36_reg48;
	main_afe5808a4_shifter36_reg50 <= main_afe5808a4_shifter36_reg49;
	main_afe5808a4_shifter36_reg51 <= main_afe5808a4_shifter36_reg50;
	main_afe5808a4_shifter36_reg52 <= main_afe5808a4_shifter36_reg51;
	main_afe5808a4_shifter36_reg53 <= main_afe5808a4_shifter36_reg52;
	main_afe5808a4_shifter36_reg54 <= main_afe5808a4_shifter36_reg53;
	main_afe5808a4_shifter36_reg55 <= main_afe5808a4_shifter36_reg54;
	main_afe5808a4_shifter36_reg56 <= main_afe5808a4_shifter36_reg55;
	main_afe5808a4_shifter36_reg57 <= main_afe5808a4_shifter36_reg56;
	main_afe5808a4_shifter36_reg58 <= main_afe5808a4_shifter36_reg57;
	main_afe5808a4_shifter36_reg59 <= main_afe5808a4_shifter36_reg58;
	main_afe5808a4_shifter36_reg60 <= main_afe5808a4_shifter36_reg59;
	main_afe5808a4_shifter36_reg61 <= main_afe5808a4_shifter36_reg60;
	main_afe5808a4_shifter36_reg62 <= main_afe5808a4_shifter36_reg61;
	main_afe5808a4_shifter36_reg63 <= main_afe5808a4_shifter36_reg62;
	main_afe5808a4_shifter36_difference <= (main_afe5808a4_shifter36_reg7 - main_afe5808a4_shifter36_reg0);
	if ((main_afe5808a4_shifter36_difference >= 6'd40)) begin
		main_afe5808a4_shifter36_condition <= ((~main_afe5808a4_shifter36_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter36_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter36_counter)
		1'd0: begin
			main_afe5808a4_shifter36_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter36_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter36_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter36_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter36_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter36_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter36_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter36_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter36_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter36_do <= main_afe5808a4_shifter36_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer36_state <= builder_afe5808a4_clockdomainsrenamer36_next_state;
	if (main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value_ce0) begin
		main_afe5808a4_shifter36_trigger <= main_afe5808a4_shifter36_trigger_clockdomainsrenamer36_next_value0;
	end
	if (main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value_ce1) begin
		main_afe5808a4_shifter36_counter <= main_afe5808a4_shifter36_counter_clockdomainsrenamer36_next_value1;
	end
	main_afe5808a4_shifter37_reg0 <= main_afe5808a4_shifter37_data;
	main_afe5808a4_shifter37_reg1 <= main_afe5808a4_shifter37_reg0;
	main_afe5808a4_shifter37_reg2 <= main_afe5808a4_shifter37_reg1;
	main_afe5808a4_shifter37_reg3 <= main_afe5808a4_shifter37_reg2;
	main_afe5808a4_shifter37_reg4 <= main_afe5808a4_shifter37_reg3;
	main_afe5808a4_shifter37_reg5 <= main_afe5808a4_shifter37_reg4;
	main_afe5808a4_shifter37_reg6 <= main_afe5808a4_shifter37_reg5;
	main_afe5808a4_shifter37_reg7 <= main_afe5808a4_shifter37_reg6;
	main_afe5808a4_shifter37_reg8 <= main_afe5808a4_shifter37_reg7;
	main_afe5808a4_shifter37_reg9 <= main_afe5808a4_shifter37_reg8;
	main_afe5808a4_shifter37_reg10 <= main_afe5808a4_shifter37_reg9;
	main_afe5808a4_shifter37_reg11 <= main_afe5808a4_shifter37_reg10;
	main_afe5808a4_shifter37_reg12 <= main_afe5808a4_shifter37_reg11;
	main_afe5808a4_shifter37_reg13 <= main_afe5808a4_shifter37_reg12;
	main_afe5808a4_shifter37_reg14 <= main_afe5808a4_shifter37_reg13;
	main_afe5808a4_shifter37_reg15 <= main_afe5808a4_shifter37_reg14;
	main_afe5808a4_shifter37_reg16 <= main_afe5808a4_shifter37_reg15;
	main_afe5808a4_shifter37_reg17 <= main_afe5808a4_shifter37_reg16;
	main_afe5808a4_shifter37_reg18 <= main_afe5808a4_shifter37_reg17;
	main_afe5808a4_shifter37_reg19 <= main_afe5808a4_shifter37_reg18;
	main_afe5808a4_shifter37_reg20 <= main_afe5808a4_shifter37_reg19;
	main_afe5808a4_shifter37_reg21 <= main_afe5808a4_shifter37_reg20;
	main_afe5808a4_shifter37_reg22 <= main_afe5808a4_shifter37_reg21;
	main_afe5808a4_shifter37_reg23 <= main_afe5808a4_shifter37_reg22;
	main_afe5808a4_shifter37_reg24 <= main_afe5808a4_shifter37_reg23;
	main_afe5808a4_shifter37_reg25 <= main_afe5808a4_shifter37_reg24;
	main_afe5808a4_shifter37_reg26 <= main_afe5808a4_shifter37_reg25;
	main_afe5808a4_shifter37_reg27 <= main_afe5808a4_shifter37_reg26;
	main_afe5808a4_shifter37_reg28 <= main_afe5808a4_shifter37_reg27;
	main_afe5808a4_shifter37_reg29 <= main_afe5808a4_shifter37_reg28;
	main_afe5808a4_shifter37_reg30 <= main_afe5808a4_shifter37_reg29;
	main_afe5808a4_shifter37_reg31 <= main_afe5808a4_shifter37_reg30;
	main_afe5808a4_shifter37_reg32 <= main_afe5808a4_shifter37_reg31;
	main_afe5808a4_shifter37_reg33 <= main_afe5808a4_shifter37_reg32;
	main_afe5808a4_shifter37_reg34 <= main_afe5808a4_shifter37_reg33;
	main_afe5808a4_shifter37_reg35 <= main_afe5808a4_shifter37_reg34;
	main_afe5808a4_shifter37_reg36 <= main_afe5808a4_shifter37_reg35;
	main_afe5808a4_shifter37_reg37 <= main_afe5808a4_shifter37_reg36;
	main_afe5808a4_shifter37_reg38 <= main_afe5808a4_shifter37_reg37;
	main_afe5808a4_shifter37_reg39 <= main_afe5808a4_shifter37_reg38;
	main_afe5808a4_shifter37_reg40 <= main_afe5808a4_shifter37_reg39;
	main_afe5808a4_shifter37_reg41 <= main_afe5808a4_shifter37_reg40;
	main_afe5808a4_shifter37_reg42 <= main_afe5808a4_shifter37_reg41;
	main_afe5808a4_shifter37_reg43 <= main_afe5808a4_shifter37_reg42;
	main_afe5808a4_shifter37_reg44 <= main_afe5808a4_shifter37_reg43;
	main_afe5808a4_shifter37_reg45 <= main_afe5808a4_shifter37_reg44;
	main_afe5808a4_shifter37_reg46 <= main_afe5808a4_shifter37_reg45;
	main_afe5808a4_shifter37_reg47 <= main_afe5808a4_shifter37_reg46;
	main_afe5808a4_shifter37_reg48 <= main_afe5808a4_shifter37_reg47;
	main_afe5808a4_shifter37_reg49 <= main_afe5808a4_shifter37_reg48;
	main_afe5808a4_shifter37_reg50 <= main_afe5808a4_shifter37_reg49;
	main_afe5808a4_shifter37_reg51 <= main_afe5808a4_shifter37_reg50;
	main_afe5808a4_shifter37_reg52 <= main_afe5808a4_shifter37_reg51;
	main_afe5808a4_shifter37_reg53 <= main_afe5808a4_shifter37_reg52;
	main_afe5808a4_shifter37_reg54 <= main_afe5808a4_shifter37_reg53;
	main_afe5808a4_shifter37_reg55 <= main_afe5808a4_shifter37_reg54;
	main_afe5808a4_shifter37_reg56 <= main_afe5808a4_shifter37_reg55;
	main_afe5808a4_shifter37_reg57 <= main_afe5808a4_shifter37_reg56;
	main_afe5808a4_shifter37_reg58 <= main_afe5808a4_shifter37_reg57;
	main_afe5808a4_shifter37_reg59 <= main_afe5808a4_shifter37_reg58;
	main_afe5808a4_shifter37_reg60 <= main_afe5808a4_shifter37_reg59;
	main_afe5808a4_shifter37_reg61 <= main_afe5808a4_shifter37_reg60;
	main_afe5808a4_shifter37_reg62 <= main_afe5808a4_shifter37_reg61;
	main_afe5808a4_shifter37_reg63 <= main_afe5808a4_shifter37_reg62;
	main_afe5808a4_shifter37_difference <= (main_afe5808a4_shifter37_reg7 - main_afe5808a4_shifter37_reg0);
	if ((main_afe5808a4_shifter37_difference >= 6'd40)) begin
		main_afe5808a4_shifter37_condition <= ((~main_afe5808a4_shifter37_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter37_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter37_counter)
		1'd0: begin
			main_afe5808a4_shifter37_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter37_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter37_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter37_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter37_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter37_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter37_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter37_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter37_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter37_do <= main_afe5808a4_shifter37_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer37_state <= builder_afe5808a4_clockdomainsrenamer37_next_state;
	if (main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value_ce0) begin
		main_afe5808a4_shifter37_trigger <= main_afe5808a4_shifter37_trigger_clockdomainsrenamer37_next_value0;
	end
	if (main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value_ce1) begin
		main_afe5808a4_shifter37_counter <= main_afe5808a4_shifter37_counter_clockdomainsrenamer37_next_value1;
	end
	main_afe5808a4_shifter38_reg0 <= main_afe5808a4_shifter38_data;
	main_afe5808a4_shifter38_reg1 <= main_afe5808a4_shifter38_reg0;
	main_afe5808a4_shifter38_reg2 <= main_afe5808a4_shifter38_reg1;
	main_afe5808a4_shifter38_reg3 <= main_afe5808a4_shifter38_reg2;
	main_afe5808a4_shifter38_reg4 <= main_afe5808a4_shifter38_reg3;
	main_afe5808a4_shifter38_reg5 <= main_afe5808a4_shifter38_reg4;
	main_afe5808a4_shifter38_reg6 <= main_afe5808a4_shifter38_reg5;
	main_afe5808a4_shifter38_reg7 <= main_afe5808a4_shifter38_reg6;
	main_afe5808a4_shifter38_reg8 <= main_afe5808a4_shifter38_reg7;
	main_afe5808a4_shifter38_reg9 <= main_afe5808a4_shifter38_reg8;
	main_afe5808a4_shifter38_reg10 <= main_afe5808a4_shifter38_reg9;
	main_afe5808a4_shifter38_reg11 <= main_afe5808a4_shifter38_reg10;
	main_afe5808a4_shifter38_reg12 <= main_afe5808a4_shifter38_reg11;
	main_afe5808a4_shifter38_reg13 <= main_afe5808a4_shifter38_reg12;
	main_afe5808a4_shifter38_reg14 <= main_afe5808a4_shifter38_reg13;
	main_afe5808a4_shifter38_reg15 <= main_afe5808a4_shifter38_reg14;
	main_afe5808a4_shifter38_reg16 <= main_afe5808a4_shifter38_reg15;
	main_afe5808a4_shifter38_reg17 <= main_afe5808a4_shifter38_reg16;
	main_afe5808a4_shifter38_reg18 <= main_afe5808a4_shifter38_reg17;
	main_afe5808a4_shifter38_reg19 <= main_afe5808a4_shifter38_reg18;
	main_afe5808a4_shifter38_reg20 <= main_afe5808a4_shifter38_reg19;
	main_afe5808a4_shifter38_reg21 <= main_afe5808a4_shifter38_reg20;
	main_afe5808a4_shifter38_reg22 <= main_afe5808a4_shifter38_reg21;
	main_afe5808a4_shifter38_reg23 <= main_afe5808a4_shifter38_reg22;
	main_afe5808a4_shifter38_reg24 <= main_afe5808a4_shifter38_reg23;
	main_afe5808a4_shifter38_reg25 <= main_afe5808a4_shifter38_reg24;
	main_afe5808a4_shifter38_reg26 <= main_afe5808a4_shifter38_reg25;
	main_afe5808a4_shifter38_reg27 <= main_afe5808a4_shifter38_reg26;
	main_afe5808a4_shifter38_reg28 <= main_afe5808a4_shifter38_reg27;
	main_afe5808a4_shifter38_reg29 <= main_afe5808a4_shifter38_reg28;
	main_afe5808a4_shifter38_reg30 <= main_afe5808a4_shifter38_reg29;
	main_afe5808a4_shifter38_reg31 <= main_afe5808a4_shifter38_reg30;
	main_afe5808a4_shifter38_reg32 <= main_afe5808a4_shifter38_reg31;
	main_afe5808a4_shifter38_reg33 <= main_afe5808a4_shifter38_reg32;
	main_afe5808a4_shifter38_reg34 <= main_afe5808a4_shifter38_reg33;
	main_afe5808a4_shifter38_reg35 <= main_afe5808a4_shifter38_reg34;
	main_afe5808a4_shifter38_reg36 <= main_afe5808a4_shifter38_reg35;
	main_afe5808a4_shifter38_reg37 <= main_afe5808a4_shifter38_reg36;
	main_afe5808a4_shifter38_reg38 <= main_afe5808a4_shifter38_reg37;
	main_afe5808a4_shifter38_reg39 <= main_afe5808a4_shifter38_reg38;
	main_afe5808a4_shifter38_reg40 <= main_afe5808a4_shifter38_reg39;
	main_afe5808a4_shifter38_reg41 <= main_afe5808a4_shifter38_reg40;
	main_afe5808a4_shifter38_reg42 <= main_afe5808a4_shifter38_reg41;
	main_afe5808a4_shifter38_reg43 <= main_afe5808a4_shifter38_reg42;
	main_afe5808a4_shifter38_reg44 <= main_afe5808a4_shifter38_reg43;
	main_afe5808a4_shifter38_reg45 <= main_afe5808a4_shifter38_reg44;
	main_afe5808a4_shifter38_reg46 <= main_afe5808a4_shifter38_reg45;
	main_afe5808a4_shifter38_reg47 <= main_afe5808a4_shifter38_reg46;
	main_afe5808a4_shifter38_reg48 <= main_afe5808a4_shifter38_reg47;
	main_afe5808a4_shifter38_reg49 <= main_afe5808a4_shifter38_reg48;
	main_afe5808a4_shifter38_reg50 <= main_afe5808a4_shifter38_reg49;
	main_afe5808a4_shifter38_reg51 <= main_afe5808a4_shifter38_reg50;
	main_afe5808a4_shifter38_reg52 <= main_afe5808a4_shifter38_reg51;
	main_afe5808a4_shifter38_reg53 <= main_afe5808a4_shifter38_reg52;
	main_afe5808a4_shifter38_reg54 <= main_afe5808a4_shifter38_reg53;
	main_afe5808a4_shifter38_reg55 <= main_afe5808a4_shifter38_reg54;
	main_afe5808a4_shifter38_reg56 <= main_afe5808a4_shifter38_reg55;
	main_afe5808a4_shifter38_reg57 <= main_afe5808a4_shifter38_reg56;
	main_afe5808a4_shifter38_reg58 <= main_afe5808a4_shifter38_reg57;
	main_afe5808a4_shifter38_reg59 <= main_afe5808a4_shifter38_reg58;
	main_afe5808a4_shifter38_reg60 <= main_afe5808a4_shifter38_reg59;
	main_afe5808a4_shifter38_reg61 <= main_afe5808a4_shifter38_reg60;
	main_afe5808a4_shifter38_reg62 <= main_afe5808a4_shifter38_reg61;
	main_afe5808a4_shifter38_reg63 <= main_afe5808a4_shifter38_reg62;
	main_afe5808a4_shifter38_difference <= (main_afe5808a4_shifter38_reg7 - main_afe5808a4_shifter38_reg0);
	if ((main_afe5808a4_shifter38_difference >= 6'd40)) begin
		main_afe5808a4_shifter38_condition <= ((~main_afe5808a4_shifter38_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter38_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter38_counter)
		1'd0: begin
			main_afe5808a4_shifter38_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter38_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter38_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter38_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter38_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter38_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter38_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter38_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter38_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter38_do <= main_afe5808a4_shifter38_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer38_state <= builder_afe5808a4_clockdomainsrenamer38_next_state;
	if (main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value_ce0) begin
		main_afe5808a4_shifter38_trigger <= main_afe5808a4_shifter38_trigger_clockdomainsrenamer38_next_value0;
	end
	if (main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value_ce1) begin
		main_afe5808a4_shifter38_counter <= main_afe5808a4_shifter38_counter_clockdomainsrenamer38_next_value1;
	end
	main_afe5808a4_shifter39_reg0 <= main_afe5808a4_shifter39_data;
	main_afe5808a4_shifter39_reg1 <= main_afe5808a4_shifter39_reg0;
	main_afe5808a4_shifter39_reg2 <= main_afe5808a4_shifter39_reg1;
	main_afe5808a4_shifter39_reg3 <= main_afe5808a4_shifter39_reg2;
	main_afe5808a4_shifter39_reg4 <= main_afe5808a4_shifter39_reg3;
	main_afe5808a4_shifter39_reg5 <= main_afe5808a4_shifter39_reg4;
	main_afe5808a4_shifter39_reg6 <= main_afe5808a4_shifter39_reg5;
	main_afe5808a4_shifter39_reg7 <= main_afe5808a4_shifter39_reg6;
	main_afe5808a4_shifter39_reg8 <= main_afe5808a4_shifter39_reg7;
	main_afe5808a4_shifter39_reg9 <= main_afe5808a4_shifter39_reg8;
	main_afe5808a4_shifter39_reg10 <= main_afe5808a4_shifter39_reg9;
	main_afe5808a4_shifter39_reg11 <= main_afe5808a4_shifter39_reg10;
	main_afe5808a4_shifter39_reg12 <= main_afe5808a4_shifter39_reg11;
	main_afe5808a4_shifter39_reg13 <= main_afe5808a4_shifter39_reg12;
	main_afe5808a4_shifter39_reg14 <= main_afe5808a4_shifter39_reg13;
	main_afe5808a4_shifter39_reg15 <= main_afe5808a4_shifter39_reg14;
	main_afe5808a4_shifter39_reg16 <= main_afe5808a4_shifter39_reg15;
	main_afe5808a4_shifter39_reg17 <= main_afe5808a4_shifter39_reg16;
	main_afe5808a4_shifter39_reg18 <= main_afe5808a4_shifter39_reg17;
	main_afe5808a4_shifter39_reg19 <= main_afe5808a4_shifter39_reg18;
	main_afe5808a4_shifter39_reg20 <= main_afe5808a4_shifter39_reg19;
	main_afe5808a4_shifter39_reg21 <= main_afe5808a4_shifter39_reg20;
	main_afe5808a4_shifter39_reg22 <= main_afe5808a4_shifter39_reg21;
	main_afe5808a4_shifter39_reg23 <= main_afe5808a4_shifter39_reg22;
	main_afe5808a4_shifter39_reg24 <= main_afe5808a4_shifter39_reg23;
	main_afe5808a4_shifter39_reg25 <= main_afe5808a4_shifter39_reg24;
	main_afe5808a4_shifter39_reg26 <= main_afe5808a4_shifter39_reg25;
	main_afe5808a4_shifter39_reg27 <= main_afe5808a4_shifter39_reg26;
	main_afe5808a4_shifter39_reg28 <= main_afe5808a4_shifter39_reg27;
	main_afe5808a4_shifter39_reg29 <= main_afe5808a4_shifter39_reg28;
	main_afe5808a4_shifter39_reg30 <= main_afe5808a4_shifter39_reg29;
	main_afe5808a4_shifter39_reg31 <= main_afe5808a4_shifter39_reg30;
	main_afe5808a4_shifter39_reg32 <= main_afe5808a4_shifter39_reg31;
	main_afe5808a4_shifter39_reg33 <= main_afe5808a4_shifter39_reg32;
	main_afe5808a4_shifter39_reg34 <= main_afe5808a4_shifter39_reg33;
	main_afe5808a4_shifter39_reg35 <= main_afe5808a4_shifter39_reg34;
	main_afe5808a4_shifter39_reg36 <= main_afe5808a4_shifter39_reg35;
	main_afe5808a4_shifter39_reg37 <= main_afe5808a4_shifter39_reg36;
	main_afe5808a4_shifter39_reg38 <= main_afe5808a4_shifter39_reg37;
	main_afe5808a4_shifter39_reg39 <= main_afe5808a4_shifter39_reg38;
	main_afe5808a4_shifter39_reg40 <= main_afe5808a4_shifter39_reg39;
	main_afe5808a4_shifter39_reg41 <= main_afe5808a4_shifter39_reg40;
	main_afe5808a4_shifter39_reg42 <= main_afe5808a4_shifter39_reg41;
	main_afe5808a4_shifter39_reg43 <= main_afe5808a4_shifter39_reg42;
	main_afe5808a4_shifter39_reg44 <= main_afe5808a4_shifter39_reg43;
	main_afe5808a4_shifter39_reg45 <= main_afe5808a4_shifter39_reg44;
	main_afe5808a4_shifter39_reg46 <= main_afe5808a4_shifter39_reg45;
	main_afe5808a4_shifter39_reg47 <= main_afe5808a4_shifter39_reg46;
	main_afe5808a4_shifter39_reg48 <= main_afe5808a4_shifter39_reg47;
	main_afe5808a4_shifter39_reg49 <= main_afe5808a4_shifter39_reg48;
	main_afe5808a4_shifter39_reg50 <= main_afe5808a4_shifter39_reg49;
	main_afe5808a4_shifter39_reg51 <= main_afe5808a4_shifter39_reg50;
	main_afe5808a4_shifter39_reg52 <= main_afe5808a4_shifter39_reg51;
	main_afe5808a4_shifter39_reg53 <= main_afe5808a4_shifter39_reg52;
	main_afe5808a4_shifter39_reg54 <= main_afe5808a4_shifter39_reg53;
	main_afe5808a4_shifter39_reg55 <= main_afe5808a4_shifter39_reg54;
	main_afe5808a4_shifter39_reg56 <= main_afe5808a4_shifter39_reg55;
	main_afe5808a4_shifter39_reg57 <= main_afe5808a4_shifter39_reg56;
	main_afe5808a4_shifter39_reg58 <= main_afe5808a4_shifter39_reg57;
	main_afe5808a4_shifter39_reg59 <= main_afe5808a4_shifter39_reg58;
	main_afe5808a4_shifter39_reg60 <= main_afe5808a4_shifter39_reg59;
	main_afe5808a4_shifter39_reg61 <= main_afe5808a4_shifter39_reg60;
	main_afe5808a4_shifter39_reg62 <= main_afe5808a4_shifter39_reg61;
	main_afe5808a4_shifter39_reg63 <= main_afe5808a4_shifter39_reg62;
	main_afe5808a4_shifter39_difference <= (main_afe5808a4_shifter39_reg7 - main_afe5808a4_shifter39_reg0);
	if ((main_afe5808a4_shifter39_difference >= 6'd40)) begin
		main_afe5808a4_shifter39_condition <= ((~main_afe5808a4_shifter39_difference) + 1'd1);
	end else begin
		main_afe5808a4_shifter39_condition <= 1'd0;
	end
	case (main_afe5808a4_shifter39_counter)
		1'd0: begin
			main_afe5808a4_shifter39_do <= 1'd0;
		end
		1'd1: begin
			main_afe5808a4_shifter39_do <= {9'd256, 1'd0, 1'd0, 1'd0};
		end
		2'd2: begin
			main_afe5808a4_shifter39_do <= {14'd12000};
		end
		2'd3: begin
			main_afe5808a4_shifter39_do <= {14'd12000};
		end
		3'd4: begin
			main_afe5808a4_shifter39_do <= {14'd12000};
		end
		3'd5: begin
			main_afe5808a4_shifter39_do <= {14'd12000};
		end
		9'd326: begin
			main_afe5808a4_shifter39_do <= {14'd12000};
		end
		9'd327: begin
			main_afe5808a4_shifter39_do <= {14'd12000};
		end
		9'd328: begin
			main_afe5808a4_shifter39_do <= {10'd512, 1'd0, 1'd0, 1'd0};
		end
		default: begin
			main_afe5808a4_shifter39_do <= main_afe5808a4_shifter39_reg63;
		end
	endcase
	builder_afe5808a4_clockdomainsrenamer39_state <= builder_afe5808a4_clockdomainsrenamer39_next_state;
	if (main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value_ce0) begin
		main_afe5808a4_shifter39_trigger <= main_afe5808a4_shifter39_trigger_clockdomainsrenamer39_next_value0;
	end
	if (main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value_ce1) begin
		main_afe5808a4_shifter39_counter <= main_afe5808a4_shifter39_counter_clockdomainsrenamer39_next_value1;
	end
	if (adc4_adc_frame_rst) begin
		main_afe5808a4_bitslip <= 1'd0;
		main_afe5808a4_bitslip_lat <= 4'd0;
		main_afe5808a4_endpoint32_payload_data <= 32'd0;
		main_afe5808a4_shifter32_trigger <= 1'd0;
		main_afe5808a4_shifter32_data <= 14'd0;
		main_afe5808a4_shifter32_difference <= 14'd0;
		main_afe5808a4_shifter32_condition <= 14'd0;
		main_afe5808a4_shifter32_do <= 34'd12000;
		main_afe5808a4_shifter32_counter <= 12'd0;
		main_afe5808a4_shifter32_reg0 <= 14'd14000;
		main_afe5808a4_shifter32_reg1 <= 14'd14000;
		main_afe5808a4_shifter32_reg2 <= 14'd14000;
		main_afe5808a4_shifter32_reg3 <= 14'd14000;
		main_afe5808a4_shifter32_reg4 <= 14'd14000;
		main_afe5808a4_shifter32_reg5 <= 14'd14000;
		main_afe5808a4_shifter32_reg6 <= 14'd14000;
		main_afe5808a4_shifter32_reg7 <= 14'd14000;
		main_afe5808a4_shifter32_reg8 <= 14'd14000;
		main_afe5808a4_shifter32_reg9 <= 14'd14000;
		main_afe5808a4_shifter32_reg10 <= 14'd14000;
		main_afe5808a4_shifter32_reg11 <= 14'd14000;
		main_afe5808a4_shifter32_reg12 <= 14'd14000;
		main_afe5808a4_shifter32_reg13 <= 14'd14000;
		main_afe5808a4_shifter32_reg14 <= 14'd14000;
		main_afe5808a4_shifter32_reg15 <= 14'd14000;
		main_afe5808a4_shifter32_reg16 <= 14'd14000;
		main_afe5808a4_shifter32_reg17 <= 14'd14000;
		main_afe5808a4_shifter32_reg18 <= 14'd14000;
		main_afe5808a4_shifter32_reg19 <= 14'd14000;
		main_afe5808a4_shifter32_reg20 <= 14'd14000;
		main_afe5808a4_shifter32_reg21 <= 14'd14000;
		main_afe5808a4_shifter32_reg22 <= 14'd14000;
		main_afe5808a4_shifter32_reg23 <= 14'd14000;
		main_afe5808a4_shifter32_reg24 <= 14'd14000;
		main_afe5808a4_shifter32_reg25 <= 14'd14000;
		main_afe5808a4_shifter32_reg26 <= 14'd14000;
		main_afe5808a4_shifter32_reg27 <= 14'd14000;
		main_afe5808a4_shifter32_reg28 <= 14'd14000;
		main_afe5808a4_shifter32_reg29 <= 14'd14000;
		main_afe5808a4_shifter32_reg30 <= 14'd14000;
		main_afe5808a4_shifter32_reg31 <= 14'd14000;
		main_afe5808a4_shifter32_reg32 <= 14'd14000;
		main_afe5808a4_shifter32_reg33 <= 14'd14000;
		main_afe5808a4_shifter32_reg34 <= 14'd14000;
		main_afe5808a4_shifter32_reg35 <= 14'd14000;
		main_afe5808a4_shifter32_reg36 <= 14'd14000;
		main_afe5808a4_shifter32_reg37 <= 14'd14000;
		main_afe5808a4_shifter32_reg38 <= 14'd14000;
		main_afe5808a4_shifter32_reg39 <= 14'd14000;
		main_afe5808a4_shifter32_reg40 <= 14'd14000;
		main_afe5808a4_shifter32_reg41 <= 14'd14000;
		main_afe5808a4_shifter32_reg42 <= 14'd14000;
		main_afe5808a4_shifter32_reg43 <= 14'd14000;
		main_afe5808a4_shifter32_reg44 <= 14'd14000;
		main_afe5808a4_shifter32_reg45 <= 14'd14000;
		main_afe5808a4_shifter32_reg46 <= 14'd14000;
		main_afe5808a4_shifter32_reg47 <= 14'd14000;
		main_afe5808a4_shifter32_reg48 <= 14'd14000;
		main_afe5808a4_shifter32_reg49 <= 14'd14000;
		main_afe5808a4_shifter32_reg50 <= 14'd14000;
		main_afe5808a4_shifter32_reg51 <= 14'd14000;
		main_afe5808a4_shifter32_reg52 <= 14'd14000;
		main_afe5808a4_shifter32_reg53 <= 14'd14000;
		main_afe5808a4_shifter32_reg54 <= 14'd14000;
		main_afe5808a4_shifter32_reg55 <= 14'd14000;
		main_afe5808a4_shifter32_reg56 <= 14'd14000;
		main_afe5808a4_shifter32_reg57 <= 14'd14000;
		main_afe5808a4_shifter32_reg58 <= 14'd14000;
		main_afe5808a4_shifter32_reg59 <= 14'd14000;
		main_afe5808a4_shifter32_reg60 <= 14'd14000;
		main_afe5808a4_shifter32_reg61 <= 14'd14000;
		main_afe5808a4_shifter32_reg62 <= 14'd14000;
		main_afe5808a4_shifter32_reg63 <= 14'd14000;
		main_afe5808a4_endpoint33_payload_data <= 32'd0;
		main_afe5808a4_shifter33_trigger <= 1'd0;
		main_afe5808a4_shifter33_data <= 14'd0;
		main_afe5808a4_shifter33_difference <= 14'd0;
		main_afe5808a4_shifter33_condition <= 14'd0;
		main_afe5808a4_shifter33_do <= 34'd12000;
		main_afe5808a4_shifter33_counter <= 12'd0;
		main_afe5808a4_shifter33_reg0 <= 14'd14000;
		main_afe5808a4_shifter33_reg1 <= 14'd14000;
		main_afe5808a4_shifter33_reg2 <= 14'd14000;
		main_afe5808a4_shifter33_reg3 <= 14'd14000;
		main_afe5808a4_shifter33_reg4 <= 14'd14000;
		main_afe5808a4_shifter33_reg5 <= 14'd14000;
		main_afe5808a4_shifter33_reg6 <= 14'd14000;
		main_afe5808a4_shifter33_reg7 <= 14'd14000;
		main_afe5808a4_shifter33_reg8 <= 14'd14000;
		main_afe5808a4_shifter33_reg9 <= 14'd14000;
		main_afe5808a4_shifter33_reg10 <= 14'd14000;
		main_afe5808a4_shifter33_reg11 <= 14'd14000;
		main_afe5808a4_shifter33_reg12 <= 14'd14000;
		main_afe5808a4_shifter33_reg13 <= 14'd14000;
		main_afe5808a4_shifter33_reg14 <= 14'd14000;
		main_afe5808a4_shifter33_reg15 <= 14'd14000;
		main_afe5808a4_shifter33_reg16 <= 14'd14000;
		main_afe5808a4_shifter33_reg17 <= 14'd14000;
		main_afe5808a4_shifter33_reg18 <= 14'd14000;
		main_afe5808a4_shifter33_reg19 <= 14'd14000;
		main_afe5808a4_shifter33_reg20 <= 14'd14000;
		main_afe5808a4_shifter33_reg21 <= 14'd14000;
		main_afe5808a4_shifter33_reg22 <= 14'd14000;
		main_afe5808a4_shifter33_reg23 <= 14'd14000;
		main_afe5808a4_shifter33_reg24 <= 14'd14000;
		main_afe5808a4_shifter33_reg25 <= 14'd14000;
		main_afe5808a4_shifter33_reg26 <= 14'd14000;
		main_afe5808a4_shifter33_reg27 <= 14'd14000;
		main_afe5808a4_shifter33_reg28 <= 14'd14000;
		main_afe5808a4_shifter33_reg29 <= 14'd14000;
		main_afe5808a4_shifter33_reg30 <= 14'd14000;
		main_afe5808a4_shifter33_reg31 <= 14'd14000;
		main_afe5808a4_shifter33_reg32 <= 14'd14000;
		main_afe5808a4_shifter33_reg33 <= 14'd14000;
		main_afe5808a4_shifter33_reg34 <= 14'd14000;
		main_afe5808a4_shifter33_reg35 <= 14'd14000;
		main_afe5808a4_shifter33_reg36 <= 14'd14000;
		main_afe5808a4_shifter33_reg37 <= 14'd14000;
		main_afe5808a4_shifter33_reg38 <= 14'd14000;
		main_afe5808a4_shifter33_reg39 <= 14'd14000;
		main_afe5808a4_shifter33_reg40 <= 14'd14000;
		main_afe5808a4_shifter33_reg41 <= 14'd14000;
		main_afe5808a4_shifter33_reg42 <= 14'd14000;
		main_afe5808a4_shifter33_reg43 <= 14'd14000;
		main_afe5808a4_shifter33_reg44 <= 14'd14000;
		main_afe5808a4_shifter33_reg45 <= 14'd14000;
		main_afe5808a4_shifter33_reg46 <= 14'd14000;
		main_afe5808a4_shifter33_reg47 <= 14'd14000;
		main_afe5808a4_shifter33_reg48 <= 14'd14000;
		main_afe5808a4_shifter33_reg49 <= 14'd14000;
		main_afe5808a4_shifter33_reg50 <= 14'd14000;
		main_afe5808a4_shifter33_reg51 <= 14'd14000;
		main_afe5808a4_shifter33_reg52 <= 14'd14000;
		main_afe5808a4_shifter33_reg53 <= 14'd14000;
		main_afe5808a4_shifter33_reg54 <= 14'd14000;
		main_afe5808a4_shifter33_reg55 <= 14'd14000;
		main_afe5808a4_shifter33_reg56 <= 14'd14000;
		main_afe5808a4_shifter33_reg57 <= 14'd14000;
		main_afe5808a4_shifter33_reg58 <= 14'd14000;
		main_afe5808a4_shifter33_reg59 <= 14'd14000;
		main_afe5808a4_shifter33_reg60 <= 14'd14000;
		main_afe5808a4_shifter33_reg61 <= 14'd14000;
		main_afe5808a4_shifter33_reg62 <= 14'd14000;
		main_afe5808a4_shifter33_reg63 <= 14'd14000;
		main_afe5808a4_endpoint34_payload_data <= 32'd0;
		main_afe5808a4_shifter34_trigger <= 1'd0;
		main_afe5808a4_shifter34_data <= 14'd0;
		main_afe5808a4_shifter34_difference <= 14'd0;
		main_afe5808a4_shifter34_condition <= 14'd0;
		main_afe5808a4_shifter34_do <= 34'd12000;
		main_afe5808a4_shifter34_counter <= 12'd0;
		main_afe5808a4_shifter34_reg0 <= 14'd14000;
		main_afe5808a4_shifter34_reg1 <= 14'd14000;
		main_afe5808a4_shifter34_reg2 <= 14'd14000;
		main_afe5808a4_shifter34_reg3 <= 14'd14000;
		main_afe5808a4_shifter34_reg4 <= 14'd14000;
		main_afe5808a4_shifter34_reg5 <= 14'd14000;
		main_afe5808a4_shifter34_reg6 <= 14'd14000;
		main_afe5808a4_shifter34_reg7 <= 14'd14000;
		main_afe5808a4_shifter34_reg8 <= 14'd14000;
		main_afe5808a4_shifter34_reg9 <= 14'd14000;
		main_afe5808a4_shifter34_reg10 <= 14'd14000;
		main_afe5808a4_shifter34_reg11 <= 14'd14000;
		main_afe5808a4_shifter34_reg12 <= 14'd14000;
		main_afe5808a4_shifter34_reg13 <= 14'd14000;
		main_afe5808a4_shifter34_reg14 <= 14'd14000;
		main_afe5808a4_shifter34_reg15 <= 14'd14000;
		main_afe5808a4_shifter34_reg16 <= 14'd14000;
		main_afe5808a4_shifter34_reg17 <= 14'd14000;
		main_afe5808a4_shifter34_reg18 <= 14'd14000;
		main_afe5808a4_shifter34_reg19 <= 14'd14000;
		main_afe5808a4_shifter34_reg20 <= 14'd14000;
		main_afe5808a4_shifter34_reg21 <= 14'd14000;
		main_afe5808a4_shifter34_reg22 <= 14'd14000;
		main_afe5808a4_shifter34_reg23 <= 14'd14000;
		main_afe5808a4_shifter34_reg24 <= 14'd14000;
		main_afe5808a4_shifter34_reg25 <= 14'd14000;
		main_afe5808a4_shifter34_reg26 <= 14'd14000;
		main_afe5808a4_shifter34_reg27 <= 14'd14000;
		main_afe5808a4_shifter34_reg28 <= 14'd14000;
		main_afe5808a4_shifter34_reg29 <= 14'd14000;
		main_afe5808a4_shifter34_reg30 <= 14'd14000;
		main_afe5808a4_shifter34_reg31 <= 14'd14000;
		main_afe5808a4_shifter34_reg32 <= 14'd14000;
		main_afe5808a4_shifter34_reg33 <= 14'd14000;
		main_afe5808a4_shifter34_reg34 <= 14'd14000;
		main_afe5808a4_shifter34_reg35 <= 14'd14000;
		main_afe5808a4_shifter34_reg36 <= 14'd14000;
		main_afe5808a4_shifter34_reg37 <= 14'd14000;
		main_afe5808a4_shifter34_reg38 <= 14'd14000;
		main_afe5808a4_shifter34_reg39 <= 14'd14000;
		main_afe5808a4_shifter34_reg40 <= 14'd14000;
		main_afe5808a4_shifter34_reg41 <= 14'd14000;
		main_afe5808a4_shifter34_reg42 <= 14'd14000;
		main_afe5808a4_shifter34_reg43 <= 14'd14000;
		main_afe5808a4_shifter34_reg44 <= 14'd14000;
		main_afe5808a4_shifter34_reg45 <= 14'd14000;
		main_afe5808a4_shifter34_reg46 <= 14'd14000;
		main_afe5808a4_shifter34_reg47 <= 14'd14000;
		main_afe5808a4_shifter34_reg48 <= 14'd14000;
		main_afe5808a4_shifter34_reg49 <= 14'd14000;
		main_afe5808a4_shifter34_reg50 <= 14'd14000;
		main_afe5808a4_shifter34_reg51 <= 14'd14000;
		main_afe5808a4_shifter34_reg52 <= 14'd14000;
		main_afe5808a4_shifter34_reg53 <= 14'd14000;
		main_afe5808a4_shifter34_reg54 <= 14'd14000;
		main_afe5808a4_shifter34_reg55 <= 14'd14000;
		main_afe5808a4_shifter34_reg56 <= 14'd14000;
		main_afe5808a4_shifter34_reg57 <= 14'd14000;
		main_afe5808a4_shifter34_reg58 <= 14'd14000;
		main_afe5808a4_shifter34_reg59 <= 14'd14000;
		main_afe5808a4_shifter34_reg60 <= 14'd14000;
		main_afe5808a4_shifter34_reg61 <= 14'd14000;
		main_afe5808a4_shifter34_reg62 <= 14'd14000;
		main_afe5808a4_shifter34_reg63 <= 14'd14000;
		main_afe5808a4_endpoint35_payload_data <= 32'd0;
		main_afe5808a4_shifter35_trigger <= 1'd0;
		main_afe5808a4_shifter35_data <= 14'd0;
		main_afe5808a4_shifter35_difference <= 14'd0;
		main_afe5808a4_shifter35_condition <= 14'd0;
		main_afe5808a4_shifter35_do <= 34'd12000;
		main_afe5808a4_shifter35_counter <= 12'd0;
		main_afe5808a4_shifter35_reg0 <= 14'd14000;
		main_afe5808a4_shifter35_reg1 <= 14'd14000;
		main_afe5808a4_shifter35_reg2 <= 14'd14000;
		main_afe5808a4_shifter35_reg3 <= 14'd14000;
		main_afe5808a4_shifter35_reg4 <= 14'd14000;
		main_afe5808a4_shifter35_reg5 <= 14'd14000;
		main_afe5808a4_shifter35_reg6 <= 14'd14000;
		main_afe5808a4_shifter35_reg7 <= 14'd14000;
		main_afe5808a4_shifter35_reg8 <= 14'd14000;
		main_afe5808a4_shifter35_reg9 <= 14'd14000;
		main_afe5808a4_shifter35_reg10 <= 14'd14000;
		main_afe5808a4_shifter35_reg11 <= 14'd14000;
		main_afe5808a4_shifter35_reg12 <= 14'd14000;
		main_afe5808a4_shifter35_reg13 <= 14'd14000;
		main_afe5808a4_shifter35_reg14 <= 14'd14000;
		main_afe5808a4_shifter35_reg15 <= 14'd14000;
		main_afe5808a4_shifter35_reg16 <= 14'd14000;
		main_afe5808a4_shifter35_reg17 <= 14'd14000;
		main_afe5808a4_shifter35_reg18 <= 14'd14000;
		main_afe5808a4_shifter35_reg19 <= 14'd14000;
		main_afe5808a4_shifter35_reg20 <= 14'd14000;
		main_afe5808a4_shifter35_reg21 <= 14'd14000;
		main_afe5808a4_shifter35_reg22 <= 14'd14000;
		main_afe5808a4_shifter35_reg23 <= 14'd14000;
		main_afe5808a4_shifter35_reg24 <= 14'd14000;
		main_afe5808a4_shifter35_reg25 <= 14'd14000;
		main_afe5808a4_shifter35_reg26 <= 14'd14000;
		main_afe5808a4_shifter35_reg27 <= 14'd14000;
		main_afe5808a4_shifter35_reg28 <= 14'd14000;
		main_afe5808a4_shifter35_reg29 <= 14'd14000;
		main_afe5808a4_shifter35_reg30 <= 14'd14000;
		main_afe5808a4_shifter35_reg31 <= 14'd14000;
		main_afe5808a4_shifter35_reg32 <= 14'd14000;
		main_afe5808a4_shifter35_reg33 <= 14'd14000;
		main_afe5808a4_shifter35_reg34 <= 14'd14000;
		main_afe5808a4_shifter35_reg35 <= 14'd14000;
		main_afe5808a4_shifter35_reg36 <= 14'd14000;
		main_afe5808a4_shifter35_reg37 <= 14'd14000;
		main_afe5808a4_shifter35_reg38 <= 14'd14000;
		main_afe5808a4_shifter35_reg39 <= 14'd14000;
		main_afe5808a4_shifter35_reg40 <= 14'd14000;
		main_afe5808a4_shifter35_reg41 <= 14'd14000;
		main_afe5808a4_shifter35_reg42 <= 14'd14000;
		main_afe5808a4_shifter35_reg43 <= 14'd14000;
		main_afe5808a4_shifter35_reg44 <= 14'd14000;
		main_afe5808a4_shifter35_reg45 <= 14'd14000;
		main_afe5808a4_shifter35_reg46 <= 14'd14000;
		main_afe5808a4_shifter35_reg47 <= 14'd14000;
		main_afe5808a4_shifter35_reg48 <= 14'd14000;
		main_afe5808a4_shifter35_reg49 <= 14'd14000;
		main_afe5808a4_shifter35_reg50 <= 14'd14000;
		main_afe5808a4_shifter35_reg51 <= 14'd14000;
		main_afe5808a4_shifter35_reg52 <= 14'd14000;
		main_afe5808a4_shifter35_reg53 <= 14'd14000;
		main_afe5808a4_shifter35_reg54 <= 14'd14000;
		main_afe5808a4_shifter35_reg55 <= 14'd14000;
		main_afe5808a4_shifter35_reg56 <= 14'd14000;
		main_afe5808a4_shifter35_reg57 <= 14'd14000;
		main_afe5808a4_shifter35_reg58 <= 14'd14000;
		main_afe5808a4_shifter35_reg59 <= 14'd14000;
		main_afe5808a4_shifter35_reg60 <= 14'd14000;
		main_afe5808a4_shifter35_reg61 <= 14'd14000;
		main_afe5808a4_shifter35_reg62 <= 14'd14000;
		main_afe5808a4_shifter35_reg63 <= 14'd14000;
		main_afe5808a4_endpoint36_payload_data <= 32'd0;
		main_afe5808a4_shifter36_trigger <= 1'd0;
		main_afe5808a4_shifter36_data <= 14'd0;
		main_afe5808a4_shifter36_difference <= 14'd0;
		main_afe5808a4_shifter36_condition <= 14'd0;
		main_afe5808a4_shifter36_do <= 34'd12000;
		main_afe5808a4_shifter36_counter <= 12'd0;
		main_afe5808a4_shifter36_reg0 <= 14'd14000;
		main_afe5808a4_shifter36_reg1 <= 14'd14000;
		main_afe5808a4_shifter36_reg2 <= 14'd14000;
		main_afe5808a4_shifter36_reg3 <= 14'd14000;
		main_afe5808a4_shifter36_reg4 <= 14'd14000;
		main_afe5808a4_shifter36_reg5 <= 14'd14000;
		main_afe5808a4_shifter36_reg6 <= 14'd14000;
		main_afe5808a4_shifter36_reg7 <= 14'd14000;
		main_afe5808a4_shifter36_reg8 <= 14'd14000;
		main_afe5808a4_shifter36_reg9 <= 14'd14000;
		main_afe5808a4_shifter36_reg10 <= 14'd14000;
		main_afe5808a4_shifter36_reg11 <= 14'd14000;
		main_afe5808a4_shifter36_reg12 <= 14'd14000;
		main_afe5808a4_shifter36_reg13 <= 14'd14000;
		main_afe5808a4_shifter36_reg14 <= 14'd14000;
		main_afe5808a4_shifter36_reg15 <= 14'd14000;
		main_afe5808a4_shifter36_reg16 <= 14'd14000;
		main_afe5808a4_shifter36_reg17 <= 14'd14000;
		main_afe5808a4_shifter36_reg18 <= 14'd14000;
		main_afe5808a4_shifter36_reg19 <= 14'd14000;
		main_afe5808a4_shifter36_reg20 <= 14'd14000;
		main_afe5808a4_shifter36_reg21 <= 14'd14000;
		main_afe5808a4_shifter36_reg22 <= 14'd14000;
		main_afe5808a4_shifter36_reg23 <= 14'd14000;
		main_afe5808a4_shifter36_reg24 <= 14'd14000;
		main_afe5808a4_shifter36_reg25 <= 14'd14000;
		main_afe5808a4_shifter36_reg26 <= 14'd14000;
		main_afe5808a4_shifter36_reg27 <= 14'd14000;
		main_afe5808a4_shifter36_reg28 <= 14'd14000;
		main_afe5808a4_shifter36_reg29 <= 14'd14000;
		main_afe5808a4_shifter36_reg30 <= 14'd14000;
		main_afe5808a4_shifter36_reg31 <= 14'd14000;
		main_afe5808a4_shifter36_reg32 <= 14'd14000;
		main_afe5808a4_shifter36_reg33 <= 14'd14000;
		main_afe5808a4_shifter36_reg34 <= 14'd14000;
		main_afe5808a4_shifter36_reg35 <= 14'd14000;
		main_afe5808a4_shifter36_reg36 <= 14'd14000;
		main_afe5808a4_shifter36_reg37 <= 14'd14000;
		main_afe5808a4_shifter36_reg38 <= 14'd14000;
		main_afe5808a4_shifter36_reg39 <= 14'd14000;
		main_afe5808a4_shifter36_reg40 <= 14'd14000;
		main_afe5808a4_shifter36_reg41 <= 14'd14000;
		main_afe5808a4_shifter36_reg42 <= 14'd14000;
		main_afe5808a4_shifter36_reg43 <= 14'd14000;
		main_afe5808a4_shifter36_reg44 <= 14'd14000;
		main_afe5808a4_shifter36_reg45 <= 14'd14000;
		main_afe5808a4_shifter36_reg46 <= 14'd14000;
		main_afe5808a4_shifter36_reg47 <= 14'd14000;
		main_afe5808a4_shifter36_reg48 <= 14'd14000;
		main_afe5808a4_shifter36_reg49 <= 14'd14000;
		main_afe5808a4_shifter36_reg50 <= 14'd14000;
		main_afe5808a4_shifter36_reg51 <= 14'd14000;
		main_afe5808a4_shifter36_reg52 <= 14'd14000;
		main_afe5808a4_shifter36_reg53 <= 14'd14000;
		main_afe5808a4_shifter36_reg54 <= 14'd14000;
		main_afe5808a4_shifter36_reg55 <= 14'd14000;
		main_afe5808a4_shifter36_reg56 <= 14'd14000;
		main_afe5808a4_shifter36_reg57 <= 14'd14000;
		main_afe5808a4_shifter36_reg58 <= 14'd14000;
		main_afe5808a4_shifter36_reg59 <= 14'd14000;
		main_afe5808a4_shifter36_reg60 <= 14'd14000;
		main_afe5808a4_shifter36_reg61 <= 14'd14000;
		main_afe5808a4_shifter36_reg62 <= 14'd14000;
		main_afe5808a4_shifter36_reg63 <= 14'd14000;
		main_afe5808a4_endpoint37_payload_data <= 32'd0;
		main_afe5808a4_shifter37_trigger <= 1'd0;
		main_afe5808a4_shifter37_data <= 14'd0;
		main_afe5808a4_shifter37_difference <= 14'd0;
		main_afe5808a4_shifter37_condition <= 14'd0;
		main_afe5808a4_shifter37_do <= 34'd12000;
		main_afe5808a4_shifter37_counter <= 12'd0;
		main_afe5808a4_shifter37_reg0 <= 14'd14000;
		main_afe5808a4_shifter37_reg1 <= 14'd14000;
		main_afe5808a4_shifter37_reg2 <= 14'd14000;
		main_afe5808a4_shifter37_reg3 <= 14'd14000;
		main_afe5808a4_shifter37_reg4 <= 14'd14000;
		main_afe5808a4_shifter37_reg5 <= 14'd14000;
		main_afe5808a4_shifter37_reg6 <= 14'd14000;
		main_afe5808a4_shifter37_reg7 <= 14'd14000;
		main_afe5808a4_shifter37_reg8 <= 14'd14000;
		main_afe5808a4_shifter37_reg9 <= 14'd14000;
		main_afe5808a4_shifter37_reg10 <= 14'd14000;
		main_afe5808a4_shifter37_reg11 <= 14'd14000;
		main_afe5808a4_shifter37_reg12 <= 14'd14000;
		main_afe5808a4_shifter37_reg13 <= 14'd14000;
		main_afe5808a4_shifter37_reg14 <= 14'd14000;
		main_afe5808a4_shifter37_reg15 <= 14'd14000;
		main_afe5808a4_shifter37_reg16 <= 14'd14000;
		main_afe5808a4_shifter37_reg17 <= 14'd14000;
		main_afe5808a4_shifter37_reg18 <= 14'd14000;
		main_afe5808a4_shifter37_reg19 <= 14'd14000;
		main_afe5808a4_shifter37_reg20 <= 14'd14000;
		main_afe5808a4_shifter37_reg21 <= 14'd14000;
		main_afe5808a4_shifter37_reg22 <= 14'd14000;
		main_afe5808a4_shifter37_reg23 <= 14'd14000;
		main_afe5808a4_shifter37_reg24 <= 14'd14000;
		main_afe5808a4_shifter37_reg25 <= 14'd14000;
		main_afe5808a4_shifter37_reg26 <= 14'd14000;
		main_afe5808a4_shifter37_reg27 <= 14'd14000;
		main_afe5808a4_shifter37_reg28 <= 14'd14000;
		main_afe5808a4_shifter37_reg29 <= 14'd14000;
		main_afe5808a4_shifter37_reg30 <= 14'd14000;
		main_afe5808a4_shifter37_reg31 <= 14'd14000;
		main_afe5808a4_shifter37_reg32 <= 14'd14000;
		main_afe5808a4_shifter37_reg33 <= 14'd14000;
		main_afe5808a4_shifter37_reg34 <= 14'd14000;
		main_afe5808a4_shifter37_reg35 <= 14'd14000;
		main_afe5808a4_shifter37_reg36 <= 14'd14000;
		main_afe5808a4_shifter37_reg37 <= 14'd14000;
		main_afe5808a4_shifter37_reg38 <= 14'd14000;
		main_afe5808a4_shifter37_reg39 <= 14'd14000;
		main_afe5808a4_shifter37_reg40 <= 14'd14000;
		main_afe5808a4_shifter37_reg41 <= 14'd14000;
		main_afe5808a4_shifter37_reg42 <= 14'd14000;
		main_afe5808a4_shifter37_reg43 <= 14'd14000;
		main_afe5808a4_shifter37_reg44 <= 14'd14000;
		main_afe5808a4_shifter37_reg45 <= 14'd14000;
		main_afe5808a4_shifter37_reg46 <= 14'd14000;
		main_afe5808a4_shifter37_reg47 <= 14'd14000;
		main_afe5808a4_shifter37_reg48 <= 14'd14000;
		main_afe5808a4_shifter37_reg49 <= 14'd14000;
		main_afe5808a4_shifter37_reg50 <= 14'd14000;
		main_afe5808a4_shifter37_reg51 <= 14'd14000;
		main_afe5808a4_shifter37_reg52 <= 14'd14000;
		main_afe5808a4_shifter37_reg53 <= 14'd14000;
		main_afe5808a4_shifter37_reg54 <= 14'd14000;
		main_afe5808a4_shifter37_reg55 <= 14'd14000;
		main_afe5808a4_shifter37_reg56 <= 14'd14000;
		main_afe5808a4_shifter37_reg57 <= 14'd14000;
		main_afe5808a4_shifter37_reg58 <= 14'd14000;
		main_afe5808a4_shifter37_reg59 <= 14'd14000;
		main_afe5808a4_shifter37_reg60 <= 14'd14000;
		main_afe5808a4_shifter37_reg61 <= 14'd14000;
		main_afe5808a4_shifter37_reg62 <= 14'd14000;
		main_afe5808a4_shifter37_reg63 <= 14'd14000;
		main_afe5808a4_endpoint38_payload_data <= 32'd0;
		main_afe5808a4_shifter38_trigger <= 1'd0;
		main_afe5808a4_shifter38_data <= 14'd0;
		main_afe5808a4_shifter38_difference <= 14'd0;
		main_afe5808a4_shifter38_condition <= 14'd0;
		main_afe5808a4_shifter38_do <= 34'd12000;
		main_afe5808a4_shifter38_counter <= 12'd0;
		main_afe5808a4_shifter38_reg0 <= 14'd14000;
		main_afe5808a4_shifter38_reg1 <= 14'd14000;
		main_afe5808a4_shifter38_reg2 <= 14'd14000;
		main_afe5808a4_shifter38_reg3 <= 14'd14000;
		main_afe5808a4_shifter38_reg4 <= 14'd14000;
		main_afe5808a4_shifter38_reg5 <= 14'd14000;
		main_afe5808a4_shifter38_reg6 <= 14'd14000;
		main_afe5808a4_shifter38_reg7 <= 14'd14000;
		main_afe5808a4_shifter38_reg8 <= 14'd14000;
		main_afe5808a4_shifter38_reg9 <= 14'd14000;
		main_afe5808a4_shifter38_reg10 <= 14'd14000;
		main_afe5808a4_shifter38_reg11 <= 14'd14000;
		main_afe5808a4_shifter38_reg12 <= 14'd14000;
		main_afe5808a4_shifter38_reg13 <= 14'd14000;
		main_afe5808a4_shifter38_reg14 <= 14'd14000;
		main_afe5808a4_shifter38_reg15 <= 14'd14000;
		main_afe5808a4_shifter38_reg16 <= 14'd14000;
		main_afe5808a4_shifter38_reg17 <= 14'd14000;
		main_afe5808a4_shifter38_reg18 <= 14'd14000;
		main_afe5808a4_shifter38_reg19 <= 14'd14000;
		main_afe5808a4_shifter38_reg20 <= 14'd14000;
		main_afe5808a4_shifter38_reg21 <= 14'd14000;
		main_afe5808a4_shifter38_reg22 <= 14'd14000;
		main_afe5808a4_shifter38_reg23 <= 14'd14000;
		main_afe5808a4_shifter38_reg24 <= 14'd14000;
		main_afe5808a4_shifter38_reg25 <= 14'd14000;
		main_afe5808a4_shifter38_reg26 <= 14'd14000;
		main_afe5808a4_shifter38_reg27 <= 14'd14000;
		main_afe5808a4_shifter38_reg28 <= 14'd14000;
		main_afe5808a4_shifter38_reg29 <= 14'd14000;
		main_afe5808a4_shifter38_reg30 <= 14'd14000;
		main_afe5808a4_shifter38_reg31 <= 14'd14000;
		main_afe5808a4_shifter38_reg32 <= 14'd14000;
		main_afe5808a4_shifter38_reg33 <= 14'd14000;
		main_afe5808a4_shifter38_reg34 <= 14'd14000;
		main_afe5808a4_shifter38_reg35 <= 14'd14000;
		main_afe5808a4_shifter38_reg36 <= 14'd14000;
		main_afe5808a4_shifter38_reg37 <= 14'd14000;
		main_afe5808a4_shifter38_reg38 <= 14'd14000;
		main_afe5808a4_shifter38_reg39 <= 14'd14000;
		main_afe5808a4_shifter38_reg40 <= 14'd14000;
		main_afe5808a4_shifter38_reg41 <= 14'd14000;
		main_afe5808a4_shifter38_reg42 <= 14'd14000;
		main_afe5808a4_shifter38_reg43 <= 14'd14000;
		main_afe5808a4_shifter38_reg44 <= 14'd14000;
		main_afe5808a4_shifter38_reg45 <= 14'd14000;
		main_afe5808a4_shifter38_reg46 <= 14'd14000;
		main_afe5808a4_shifter38_reg47 <= 14'd14000;
		main_afe5808a4_shifter38_reg48 <= 14'd14000;
		main_afe5808a4_shifter38_reg49 <= 14'd14000;
		main_afe5808a4_shifter38_reg50 <= 14'd14000;
		main_afe5808a4_shifter38_reg51 <= 14'd14000;
		main_afe5808a4_shifter38_reg52 <= 14'd14000;
		main_afe5808a4_shifter38_reg53 <= 14'd14000;
		main_afe5808a4_shifter38_reg54 <= 14'd14000;
		main_afe5808a4_shifter38_reg55 <= 14'd14000;
		main_afe5808a4_shifter38_reg56 <= 14'd14000;
		main_afe5808a4_shifter38_reg57 <= 14'd14000;
		main_afe5808a4_shifter38_reg58 <= 14'd14000;
		main_afe5808a4_shifter38_reg59 <= 14'd14000;
		main_afe5808a4_shifter38_reg60 <= 14'd14000;
		main_afe5808a4_shifter38_reg61 <= 14'd14000;
		main_afe5808a4_shifter38_reg62 <= 14'd14000;
		main_afe5808a4_shifter38_reg63 <= 14'd14000;
		main_afe5808a4_endpoint39_payload_data <= 32'd0;
		main_afe5808a4_shifter39_trigger <= 1'd0;
		main_afe5808a4_shifter39_data <= 14'd0;
		main_afe5808a4_shifter39_difference <= 14'd0;
		main_afe5808a4_shifter39_condition <= 14'd0;
		main_afe5808a4_shifter39_do <= 34'd12000;
		main_afe5808a4_shifter39_counter <= 12'd0;
		main_afe5808a4_shifter39_reg0 <= 14'd14000;
		main_afe5808a4_shifter39_reg1 <= 14'd14000;
		main_afe5808a4_shifter39_reg2 <= 14'd14000;
		main_afe5808a4_shifter39_reg3 <= 14'd14000;
		main_afe5808a4_shifter39_reg4 <= 14'd14000;
		main_afe5808a4_shifter39_reg5 <= 14'd14000;
		main_afe5808a4_shifter39_reg6 <= 14'd14000;
		main_afe5808a4_shifter39_reg7 <= 14'd14000;
		main_afe5808a4_shifter39_reg8 <= 14'd14000;
		main_afe5808a4_shifter39_reg9 <= 14'd14000;
		main_afe5808a4_shifter39_reg10 <= 14'd14000;
		main_afe5808a4_shifter39_reg11 <= 14'd14000;
		main_afe5808a4_shifter39_reg12 <= 14'd14000;
		main_afe5808a4_shifter39_reg13 <= 14'd14000;
		main_afe5808a4_shifter39_reg14 <= 14'd14000;
		main_afe5808a4_shifter39_reg15 <= 14'd14000;
		main_afe5808a4_shifter39_reg16 <= 14'd14000;
		main_afe5808a4_shifter39_reg17 <= 14'd14000;
		main_afe5808a4_shifter39_reg18 <= 14'd14000;
		main_afe5808a4_shifter39_reg19 <= 14'd14000;
		main_afe5808a4_shifter39_reg20 <= 14'd14000;
		main_afe5808a4_shifter39_reg21 <= 14'd14000;
		main_afe5808a4_shifter39_reg22 <= 14'd14000;
		main_afe5808a4_shifter39_reg23 <= 14'd14000;
		main_afe5808a4_shifter39_reg24 <= 14'd14000;
		main_afe5808a4_shifter39_reg25 <= 14'd14000;
		main_afe5808a4_shifter39_reg26 <= 14'd14000;
		main_afe5808a4_shifter39_reg27 <= 14'd14000;
		main_afe5808a4_shifter39_reg28 <= 14'd14000;
		main_afe5808a4_shifter39_reg29 <= 14'd14000;
		main_afe5808a4_shifter39_reg30 <= 14'd14000;
		main_afe5808a4_shifter39_reg31 <= 14'd14000;
		main_afe5808a4_shifter39_reg32 <= 14'd14000;
		main_afe5808a4_shifter39_reg33 <= 14'd14000;
		main_afe5808a4_shifter39_reg34 <= 14'd14000;
		main_afe5808a4_shifter39_reg35 <= 14'd14000;
		main_afe5808a4_shifter39_reg36 <= 14'd14000;
		main_afe5808a4_shifter39_reg37 <= 14'd14000;
		main_afe5808a4_shifter39_reg38 <= 14'd14000;
		main_afe5808a4_shifter39_reg39 <= 14'd14000;
		main_afe5808a4_shifter39_reg40 <= 14'd14000;
		main_afe5808a4_shifter39_reg41 <= 14'd14000;
		main_afe5808a4_shifter39_reg42 <= 14'd14000;
		main_afe5808a4_shifter39_reg43 <= 14'd14000;
		main_afe5808a4_shifter39_reg44 <= 14'd14000;
		main_afe5808a4_shifter39_reg45 <= 14'd14000;
		main_afe5808a4_shifter39_reg46 <= 14'd14000;
		main_afe5808a4_shifter39_reg47 <= 14'd14000;
		main_afe5808a4_shifter39_reg48 <= 14'd14000;
		main_afe5808a4_shifter39_reg49 <= 14'd14000;
		main_afe5808a4_shifter39_reg50 <= 14'd14000;
		main_afe5808a4_shifter39_reg51 <= 14'd14000;
		main_afe5808a4_shifter39_reg52 <= 14'd14000;
		main_afe5808a4_shifter39_reg53 <= 14'd14000;
		main_afe5808a4_shifter39_reg54 <= 14'd14000;
		main_afe5808a4_shifter39_reg55 <= 14'd14000;
		main_afe5808a4_shifter39_reg56 <= 14'd14000;
		main_afe5808a4_shifter39_reg57 <= 14'd14000;
		main_afe5808a4_shifter39_reg58 <= 14'd14000;
		main_afe5808a4_shifter39_reg59 <= 14'd14000;
		main_afe5808a4_shifter39_reg60 <= 14'd14000;
		main_afe5808a4_shifter39_reg61 <= 14'd14000;
		main_afe5808a4_shifter39_reg62 <= 14'd14000;
		main_afe5808a4_shifter39_reg63 <= 14'd14000;
		builder_afe5808a4_clockdomainsrenamer32_state <= 1'd0;
		builder_afe5808a4_clockdomainsrenamer33_state <= 1'd0;
		builder_afe5808a4_clockdomainsrenamer34_state <= 1'd0;
		builder_afe5808a4_clockdomainsrenamer35_state <= 1'd0;
		builder_afe5808a4_clockdomainsrenamer36_state <= 1'd0;
		builder_afe5808a4_clockdomainsrenamer37_state <= 1'd0;
		builder_afe5808a4_clockdomainsrenamer38_state <= 1'd0;
		builder_afe5808a4_clockdomainsrenamer39_state <= 1'd0;
	end
end

always @(posedge clk200_clk) begin
	if ((main_crg_reset_counter != 1'd0)) begin
		main_crg_reset_counter <= (main_crg_reset_counter - 1'd1);
	end else begin
		main_crg_ic_reset <= 1'd0;
	end
	if (clk200_rst) begin
		main_crg_reset_counter <= 4'd15;
		main_crg_ic_reset <= 1'd1;
	end
end

always @(posedge sys_clk) begin
	if ((main_bus_errors != 32'd4294967295)) begin
		if (main_bus_error) begin
			main_bus_errors <= (main_bus_errors + 1'd1);
		end
	end
	main_ram_bus_ack <= 1'd0;
	if (((main_ram_bus_cyc & main_ram_bus_stb) & (~main_ram_bus_ack))) begin
		main_ram_bus_ack <= 1'd1;
	end
	{main_tx_tick, main_tx_phase} <= 22'd2473901;
	if (main_tx_enable) begin
		{main_tx_tick, main_tx_phase} <= (main_tx_phase + 22'd2473901);
	end
	builder_rs232phytx_state <= builder_rs232phytx_next_state;
	if (main_tx_count_rs232phytx_next_value_ce0) begin
		main_tx_count <= main_tx_count_rs232phytx_next_value0;
	end
	if (main_serial_tx_rs232phytx_next_value_ce1) begin
		serial_tx <= main_serial_tx_rs232phytx_next_value1;
	end
	if (main_tx_data_rs232phytx_next_value_ce2) begin
		main_tx_data <= main_tx_data_rs232phytx_next_value2;
	end
	main_rx_rx_d <= main_rx_rx;
	{main_rx_tick, main_rx_phase} <= 32'd2147483648;
	if (main_rx_enable) begin
		{main_rx_tick, main_rx_phase} <= (main_rx_phase + 22'd2473901);
	end
	builder_rs232phyrx_state <= builder_rs232phyrx_next_state;
	if (main_rx_count_rs232phyrx_next_value_ce0) begin
		main_rx_count <= main_rx_count_rs232phyrx_next_value0;
	end
	if (main_rx_data_rs232phyrx_next_value_ce1) begin
		main_rx_data <= main_rx_data_rs232phyrx_next_value1;
	end
	main_flush_count <= (main_flush_count + 1'd1);
	if (main_uart_tx_clear) begin
		main_uart_tx_pending <= 1'd0;
	end
	main_uart_tx_trigger_d <= main_uart_tx_trigger;
	if ((main_uart_tx_trigger & (~main_uart_tx_trigger_d))) begin
		main_uart_tx_pending <= 1'd1;
	end
	if (main_uart_rx_clear) begin
		main_uart_rx_pending <= 1'd0;
	end
	main_uart_rx_trigger_d <= main_uart_rx_trigger;
	if ((main_uart_rx_trigger & (~main_uart_rx_trigger_d))) begin
		main_uart_rx_pending <= 1'd1;
	end
	if (main_uart_tx_fifo_syncfifo_re) begin
		main_uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (main_uart_tx_fifo_re) begin
			main_uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((main_uart_tx_fifo_syncfifo_we & main_uart_tx_fifo_syncfifo_writable) & (~main_uart_tx_fifo_replace))) begin
		main_uart_tx_fifo_produce <= (main_uart_tx_fifo_produce + 1'd1);
	end
	if (main_uart_tx_fifo_do_read) begin
		main_uart_tx_fifo_consume <= (main_uart_tx_fifo_consume + 1'd1);
	end
	if (((main_uart_tx_fifo_syncfifo_we & main_uart_tx_fifo_syncfifo_writable) & (~main_uart_tx_fifo_replace))) begin
		if ((~main_uart_tx_fifo_do_read)) begin
			main_uart_tx_fifo_level0 <= (main_uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_uart_tx_fifo_do_read) begin
			main_uart_tx_fifo_level0 <= (main_uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (main_uart_rx_fifo_syncfifo_re) begin
		main_uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (main_uart_rx_fifo_re) begin
			main_uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((main_uart_rx_fifo_syncfifo_we & main_uart_rx_fifo_syncfifo_writable) & (~main_uart_rx_fifo_replace))) begin
		main_uart_rx_fifo_produce <= (main_uart_rx_fifo_produce + 1'd1);
	end
	if (main_uart_rx_fifo_do_read) begin
		main_uart_rx_fifo_consume <= (main_uart_rx_fifo_consume + 1'd1);
	end
	if (((main_uart_rx_fifo_syncfifo_we & main_uart_rx_fifo_syncfifo_writable) & (~main_uart_rx_fifo_replace))) begin
		if ((~main_uart_rx_fifo_do_read)) begin
			main_uart_rx_fifo_level0 <= (main_uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (main_uart_rx_fifo_do_read) begin
			main_uart_rx_fifo_level0 <= (main_uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (main_wait) begin
		if ((~main_done)) begin
			main_count <= (main_count - 1'd1);
		end
	end else begin
		main_count <= 28'd200000000;
	end
	if (main_timer_en_storage) begin
		if ((main_timer_value == 1'd0)) begin
			main_timer_value <= main_timer_reload_storage;
		end else begin
			main_timer_value <= (main_timer_value - 1'd1);
		end
	end else begin
		main_timer_value <= main_timer_load_storage;
	end
	if (main_timer_update_value_re) begin
		main_timer_value_status <= main_timer_value;
	end
	if (main_timer_zero_clear) begin
		main_timer_zero_pending <= 1'd0;
	end
	main_timer_zero_trigger_d <= main_timer_zero_trigger;
	if ((main_timer_zero_trigger & (~main_timer_zero_trigger_d))) begin
		main_timer_zero_pending <= 1'd1;
	end
	main_crg_s7pll0_den_pipe <= (main_crg_s7pll0_drp_read_re | main_crg_s7pll0_drp_write_re);
	main_crg_s7pll0_dwe_pipe <= main_crg_s7pll0_drp_write_re;
	if ((main_crg_s7pll0_drp_read_re | main_crg_s7pll0_drp_write_re)) begin
		main_crg_s7pll0_drp_drdy_status <= 1'd0;
	end else begin
		if (main_crg_s7pll0_drp_drdy) begin
			main_crg_s7pll0_drp_drdy_status <= 1'd1;
		end
	end
	builder_state <= builder_next_state;
	builder_interface0_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank0_sel) begin
		case (builder_interface0_bank_bus_adr[8:0])
			1'd0: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_reset0_w;
			end
			1'd1: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_scratch0_w;
			end
			2'd2: begin
				builder_interface0_bank_bus_dat_r <= builder_csrbank0_bus_errors_w;
			end
		endcase
	end
	if (builder_csrbank0_reset0_re) begin
		main_reset_storage[1:0] <= builder_csrbank0_reset0_r;
	end
	main_reset_re <= builder_csrbank0_reset0_re;
	if (builder_csrbank0_scratch0_re) begin
		main_scratch_storage[31:0] <= builder_csrbank0_scratch0_r;
	end
	main_scratch_re <= builder_csrbank0_scratch0_re;
	main_bus_errors_re <= builder_csrbank0_bus_errors_re;
	builder_interface1_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank1_sel) begin
		case (builder_interface1_bank_bus_adr[8:0])
			1'd0: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_load0_w;
			end
			1'd1: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_reload0_w;
			end
			2'd2: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_en0_w;
			end
			2'd3: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_update_value0_w;
			end
			3'd4: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_value_w;
			end
			3'd5: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_ev_status_w;
			end
			3'd6: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_ev_pending_w;
			end
			3'd7: begin
				builder_interface1_bank_bus_dat_r <= builder_csrbank1_ev_enable0_w;
			end
		endcase
	end
	if (builder_csrbank1_load0_re) begin
		main_timer_load_storage[31:0] <= builder_csrbank1_load0_r;
	end
	main_timer_load_re <= builder_csrbank1_load0_re;
	if (builder_csrbank1_reload0_re) begin
		main_timer_reload_storage[31:0] <= builder_csrbank1_reload0_r;
	end
	main_timer_reload_re <= builder_csrbank1_reload0_re;
	if (builder_csrbank1_en0_re) begin
		main_timer_en_storage <= builder_csrbank1_en0_r;
	end
	main_timer_en_re <= builder_csrbank1_en0_re;
	if (builder_csrbank1_update_value0_re) begin
		main_timer_update_value_storage <= builder_csrbank1_update_value0_r;
	end
	main_timer_update_value_re <= builder_csrbank1_update_value0_re;
	main_timer_value_re <= builder_csrbank1_value_re;
	main_timer_status_re <= builder_csrbank1_ev_status_re;
	if (builder_csrbank1_ev_pending_re) begin
		main_timer_pending_r <= builder_csrbank1_ev_pending_r;
	end
	main_timer_pending_re <= builder_csrbank1_ev_pending_re;
	if (builder_csrbank1_ev_enable0_re) begin
		main_timer_enable_storage <= builder_csrbank1_ev_enable0_r;
	end
	main_timer_enable_re <= builder_csrbank1_ev_enable0_re;
	builder_interface2_bank_bus_dat_r <= 1'd0;
	if (builder_csrbank2_sel) begin
		case (builder_interface2_bank_bus_adr[8:0])
			1'd0: begin
				builder_interface2_bank_bus_dat_r <= main_uart_rxtx_w;
			end
			1'd1: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_txfull_w;
			end
			2'd2: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_rxempty_w;
			end
			2'd3: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_ev_status_w;
			end
			3'd4: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_ev_pending_w;
			end
			3'd5: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_ev_enable0_w;
			end
			3'd6: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_txempty_w;
			end
			3'd7: begin
				builder_interface2_bank_bus_dat_r <= builder_csrbank2_rxfull_w;
			end
		endcase
	end
	main_uart_txfull_re <= builder_csrbank2_txfull_re;
	main_uart_rxempty_re <= builder_csrbank2_rxempty_re;
	main_uart_status_re <= builder_csrbank2_ev_status_re;
	if (builder_csrbank2_ev_pending_re) begin
		main_uart_pending_r[1:0] <= builder_csrbank2_ev_pending_r;
	end
	main_uart_pending_re <= builder_csrbank2_ev_pending_re;
	if (builder_csrbank2_ev_enable0_re) begin
		main_uart_enable_storage[1:0] <= builder_csrbank2_ev_enable0_r;
	end
	main_uart_enable_re <= builder_csrbank2_ev_enable0_re;
	main_uart_txempty_re <= builder_csrbank2_txempty_re;
	main_uart_rxfull_re <= builder_csrbank2_rxfull_re;
	if (sys_rst) begin
		main_reset_storage <= 2'd0;
		main_reset_re <= 1'd0;
		main_scratch_storage <= 32'd305419896;
		main_scratch_re <= 1'd0;
		main_bus_errors_re <= 1'd0;
		main_bus_errors <= 32'd0;
		main_ram_bus_ack <= 1'd0;
		serial_tx <= 1'd0;
		main_tx_tick <= 32'd0;
		main_tx_phase <= 32'd0;
		main_rx_tick <= 32'd0;
		main_rx_phase <= 32'd0;
		main_rx_rx_d <= 1'd0;
		main_uart_txfull_re <= 1'd0;
		main_uart_rxempty_re <= 1'd0;
		main_uart_tx_pending <= 1'd0;
		main_uart_tx_trigger_d <= 1'd0;
		main_uart_rx_pending <= 1'd0;
		main_uart_rx_trigger_d <= 1'd0;
		main_uart_status_re <= 1'd0;
		main_uart_pending_re <= 1'd0;
		main_uart_pending_r <= 2'd0;
		main_uart_enable_storage <= 2'd0;
		main_uart_enable_re <= 1'd0;
		main_uart_txempty_re <= 1'd0;
		main_uart_rxfull_re <= 1'd0;
		main_uart_tx_fifo_readable <= 1'd0;
		main_uart_tx_fifo_level0 <= 5'd0;
		main_uart_tx_fifo_produce <= 4'd0;
		main_uart_tx_fifo_consume <= 4'd0;
		main_uart_rx_fifo_readable <= 1'd0;
		main_uart_rx_fifo_level0 <= 5'd0;
		main_uart_rx_fifo_produce <= 4'd0;
		main_uart_rx_fifo_consume <= 4'd0;
		main_timer_load_storage <= 32'd0;
		main_timer_load_re <= 1'd0;
		main_timer_reload_storage <= 32'd0;
		main_timer_reload_re <= 1'd0;
		main_timer_en_storage <= 1'd0;
		main_timer_en_re <= 1'd0;
		main_timer_update_value_storage <= 1'd0;
		main_timer_update_value_re <= 1'd0;
		main_timer_value_status <= 32'd0;
		main_timer_value_re <= 1'd0;
		main_timer_zero_pending <= 1'd0;
		main_timer_zero_trigger_d <= 1'd0;
		main_timer_status_re <= 1'd0;
		main_timer_pending_re <= 1'd0;
		main_timer_pending_r <= 1'd0;
		main_timer_enable_storage <= 1'd0;
		main_timer_enable_re <= 1'd0;
		main_timer_value <= 32'd0;
		main_flush_count <= 7'd0;
		main_count <= 28'd200000000;
		main_crg_s7pll0_drp_drdy_status <= 1'd0;
		main_crg_s7pll0_den_pipe <= 1'd0;
		main_crg_s7pll0_dwe_pipe <= 1'd0;
		builder_rs232phytx_state <= 1'd0;
		builder_rs232phyrx_state <= 1'd0;
		builder_state <= 1'd0;
	end
	builder_regs0 <= serial_rx;
	builder_regs1 <= builder_regs0;
end

reg [31:0] mem[0:2047];
reg [10:0] memadr;
always @(posedge sys_clk) begin
	if (main_we[0])
		mem[main_adr][7:0] <= main_dat_w[7:0];
	if (main_we[1])
		mem[main_adr][15:8] <= main_dat_w[15:8];
	if (main_we[2])
		mem[main_adr][23:16] <= main_dat_w[23:16];
	if (main_we[3])
		mem[main_adr][31:24] <= main_dat_w[31:24];
	memadr <= main_adr;
end

assign main_dat_r = mem[memadr];

initial begin
	$readmemh("mem.init", mem);
end

reg [9:0] storage[0:15];
reg [9:0] memdat;
reg [9:0] memdat_1;
always @(posedge sys_clk) begin
	if (main_uart_tx_fifo_wrport_we)
		storage[main_uart_tx_fifo_wrport_adr] <= main_uart_tx_fifo_wrport_dat_w;
	memdat <= storage[main_uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_uart_tx_fifo_rdport_re)
		memdat_1 <= storage[main_uart_tx_fifo_rdport_adr];
end

assign main_uart_tx_fifo_wrport_dat_r = memdat;
assign main_uart_tx_fifo_rdport_dat_r = memdat_1;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_2;
reg [9:0] memdat_3;
always @(posedge sys_clk) begin
	if (main_uart_rx_fifo_wrport_we)
		storage_1[main_uart_rx_fifo_wrport_adr] <= main_uart_rx_fifo_wrport_dat_w;
	memdat_2 <= storage_1[main_uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (main_uart_rx_fifo_rdport_re)
		memdat_3 <= storage_1[main_uart_rx_fifo_rdport_adr];
end

assign main_uart_rx_fifo_wrport_dat_r = memdat_2;
assign main_uart_rx_fifo_rdport_dat_r = memdat_3;

BUFG BUFG(
	.I(main_crg_s7pll0_clkout0),
	.O(main_crg_s7pll0_clkout_buf0)
);

BUFG BUFG_1(
	.I(main_crg_s7pll0_clkout1),
	.O(main_crg_s7pll0_clkout_buf1)
);

BUFG BUFG_2(
	.I(main_crg_s7pll0_clkout2),
	.O(main_crg_s7pll0_clkout_buf2)
);

IDELAYCTRL IDELAYCTRL(
	.REFCLK(clk200_clk),
	.RST(main_crg_ic_reset)
);

BUFG BUFG_3(
	.I(main_crg_s7pll1_clkout),
	.O(main_crg_s7pll1_clkout_buf)
);

BUFG BUFG_4(
	.I(main_crg_od_ibufds),
	.O(main_crg_clk)
);

BUFG BUFG_5(
	.I(main_crg_s7pll2_clkout),
	.O(main_crg_s7pll2_clkout_buf)
);

//BUFG BUFG_6(
//	.I(main_crg_gtp_od_ibufds),
//	.O(main_crg_gtp_clk_o)
//);

BUFG BUFG_7(
	.I(main_afe5808a0_clkout0),
	.O(main_afe5808a0_clkout_buf0)
);

BUFG BUFG_8(
	.I(main_afe5808a0_clkout1),
	.O(main_afe5808a0_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_frame_do[0]),
	.Q2(main_afe5808a0_frame_do[1]),
	.Q3(main_afe5808a0_frame_do[2]),
	.Q4(main_afe5808a0_frame_do[3]),
	.Q5(main_afe5808a0_frame_do[4]),
	.Q6(main_afe5808a0_frame_do[5]),
	.Q7(main_afe5808a0_frame_do[6]),
	.Q8(main_afe5808a0_frame_do[7]),
	.SHIFTOUT1(main_afe5808a0_frame_cascade1),
	.SHIFTOUT2(main_afe5808a0_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_1 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_frame_do[8]),
	.Q4(main_afe5808a0_frame_do[9]),
	.Q5(main_afe5808a0_frame_do[10]),
	.Q6(main_afe5808a0_frame_do[11]),
	.Q7(main_afe5808a0_frame_do[12]),
	.Q8(main_afe5808a0_frame_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_frame_cascade1),
	.SHIFTIN2(main_afe5808a0_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_2 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes0_do[0]),
	.Q2(main_afe5808a0_serdes0_do[1]),
	.Q3(main_afe5808a0_serdes0_do[2]),
	.Q4(main_afe5808a0_serdes0_do[3]),
	.Q5(main_afe5808a0_serdes0_do[4]),
	.Q6(main_afe5808a0_serdes0_do[5]),
	.Q7(main_afe5808a0_serdes0_do[6]),
	.Q8(main_afe5808a0_serdes0_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes0_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes0_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_3 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes0_do[8]),
	.Q4(main_afe5808a0_serdes0_do[9]),
	.Q5(main_afe5808a0_serdes0_do[10]),
	.Q6(main_afe5808a0_serdes0_do[11]),
	.Q7(main_afe5808a0_serdes0_do[12]),
	.Q8(main_afe5808a0_serdes0_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes0_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes0_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_4 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes1_do[0]),
	.Q2(main_afe5808a0_serdes1_do[1]),
	.Q3(main_afe5808a0_serdes1_do[2]),
	.Q4(main_afe5808a0_serdes1_do[3]),
	.Q5(main_afe5808a0_serdes1_do[4]),
	.Q6(main_afe5808a0_serdes1_do[5]),
	.Q7(main_afe5808a0_serdes1_do[6]),
	.Q8(main_afe5808a0_serdes1_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes1_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes1_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_5 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes1_do[8]),
	.Q4(main_afe5808a0_serdes1_do[9]),
	.Q5(main_afe5808a0_serdes1_do[10]),
	.Q6(main_afe5808a0_serdes1_do[11]),
	.Q7(main_afe5808a0_serdes1_do[12]),
	.Q8(main_afe5808a0_serdes1_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes1_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes1_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_6 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes2_do[0]),
	.Q2(main_afe5808a0_serdes2_do[1]),
	.Q3(main_afe5808a0_serdes2_do[2]),
	.Q4(main_afe5808a0_serdes2_do[3]),
	.Q5(main_afe5808a0_serdes2_do[4]),
	.Q6(main_afe5808a0_serdes2_do[5]),
	.Q7(main_afe5808a0_serdes2_do[6]),
	.Q8(main_afe5808a0_serdes2_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes2_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes2_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_7 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes2_do[8]),
	.Q4(main_afe5808a0_serdes2_do[9]),
	.Q5(main_afe5808a0_serdes2_do[10]),
	.Q6(main_afe5808a0_serdes2_do[11]),
	.Q7(main_afe5808a0_serdes2_do[12]),
	.Q8(main_afe5808a0_serdes2_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes2_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes2_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_8 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes3_do[0]),
	.Q2(main_afe5808a0_serdes3_do[1]),
	.Q3(main_afe5808a0_serdes3_do[2]),
	.Q4(main_afe5808a0_serdes3_do[3]),
	.Q5(main_afe5808a0_serdes3_do[4]),
	.Q6(main_afe5808a0_serdes3_do[5]),
	.Q7(main_afe5808a0_serdes3_do[6]),
	.Q8(main_afe5808a0_serdes3_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes3_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes3_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_9 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes3_do[8]),
	.Q4(main_afe5808a0_serdes3_do[9]),
	.Q5(main_afe5808a0_serdes3_do[10]),
	.Q6(main_afe5808a0_serdes3_do[11]),
	.Q7(main_afe5808a0_serdes3_do[12]),
	.Q8(main_afe5808a0_serdes3_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes3_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes3_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_10 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes4_do[0]),
	.Q2(main_afe5808a0_serdes4_do[1]),
	.Q3(main_afe5808a0_serdes4_do[2]),
	.Q4(main_afe5808a0_serdes4_do[3]),
	.Q5(main_afe5808a0_serdes4_do[4]),
	.Q6(main_afe5808a0_serdes4_do[5]),
	.Q7(main_afe5808a0_serdes4_do[6]),
	.Q8(main_afe5808a0_serdes4_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes4_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes4_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_11 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes4_do[8]),
	.Q4(main_afe5808a0_serdes4_do[9]),
	.Q5(main_afe5808a0_serdes4_do[10]),
	.Q6(main_afe5808a0_serdes4_do[11]),
	.Q7(main_afe5808a0_serdes4_do[12]),
	.Q8(main_afe5808a0_serdes4_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes4_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes4_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_12 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes5_do[0]),
	.Q2(main_afe5808a0_serdes5_do[1]),
	.Q3(main_afe5808a0_serdes5_do[2]),
	.Q4(main_afe5808a0_serdes5_do[3]),
	.Q5(main_afe5808a0_serdes5_do[4]),
	.Q6(main_afe5808a0_serdes5_do[5]),
	.Q7(main_afe5808a0_serdes5_do[6]),
	.Q8(main_afe5808a0_serdes5_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes5_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes5_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_13 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes5_do[8]),
	.Q4(main_afe5808a0_serdes5_do[9]),
	.Q5(main_afe5808a0_serdes5_do[10]),
	.Q6(main_afe5808a0_serdes5_do[11]),
	.Q7(main_afe5808a0_serdes5_do[12]),
	.Q8(main_afe5808a0_serdes5_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes5_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes5_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_14 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes6_do[0]),
	.Q2(main_afe5808a0_serdes6_do[1]),
	.Q3(main_afe5808a0_serdes6_do[2]),
	.Q4(main_afe5808a0_serdes6_do[3]),
	.Q5(main_afe5808a0_serdes6_do[4]),
	.Q6(main_afe5808a0_serdes6_do[5]),
	.Q7(main_afe5808a0_serdes6_do[6]),
	.Q8(main_afe5808a0_serdes6_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes6_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes6_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_15 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes6_do[8]),
	.Q4(main_afe5808a0_serdes6_do[9]),
	.Q5(main_afe5808a0_serdes6_do[10]),
	.Q6(main_afe5808a0_serdes6_do[11]),
	.Q7(main_afe5808a0_serdes6_do[12]),
	.Q8(main_afe5808a0_serdes6_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes6_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes6_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_16 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a0_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a0_serdes7_do[0]),
	.Q2(main_afe5808a0_serdes7_do[1]),
	.Q3(main_afe5808a0_serdes7_do[2]),
	.Q4(main_afe5808a0_serdes7_do[3]),
	.Q5(main_afe5808a0_serdes7_do[4]),
	.Q6(main_afe5808a0_serdes7_do[5]),
	.Q7(main_afe5808a0_serdes7_do[6]),
	.Q8(main_afe5808a0_serdes7_do[7]),
	.SHIFTOUT1(main_afe5808a0_serdes7_cascade1),
	.SHIFTOUT2(main_afe5808a0_serdes7_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_17 (
	.BITSLIP(main_afe5808a0_bitslip),
	.CE1(1'd1),
	.CLK(adc0_adc_clk),
	.CLKB((~adc0_adc_clk)),
	.CLKDIV(adc0_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a0_serdes7_do[8]),
	.Q4(main_afe5808a0_serdes7_do[9]),
	.Q5(main_afe5808a0_serdes7_do[10]),
	.Q6(main_afe5808a0_serdes7_do[11]),
	.Q7(main_afe5808a0_serdes7_do[12]),
	.Q8(main_afe5808a0_serdes7_do[13]),
	.RST(adc0_adc_frame_rst),
	.SHIFTIN1(main_afe5808a0_serdes7_cascade1),
	.SHIFTIN2(main_afe5808a0_serdes7_cascade2)
);

BUFG BUFG_9(
	.I(main_afe5808a1_clkout0),
	.O(main_afe5808a1_clkout_buf0)
);

BUFG BUFG_10(
	.I(main_afe5808a1_clkout1),
	.O(main_afe5808a1_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_18 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_frame_do[0]),
	.Q2(main_afe5808a1_frame_do[1]),
	.Q3(main_afe5808a1_frame_do[2]),
	.Q4(main_afe5808a1_frame_do[3]),
	.Q5(main_afe5808a1_frame_do[4]),
	.Q6(main_afe5808a1_frame_do[5]),
	.Q7(main_afe5808a1_frame_do[6]),
	.Q8(main_afe5808a1_frame_do[7]),
	.SHIFTOUT1(main_afe5808a1_frame_cascade1),
	.SHIFTOUT2(main_afe5808a1_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_19 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_frame_do[8]),
	.Q4(main_afe5808a1_frame_do[9]),
	.Q5(main_afe5808a1_frame_do[10]),
	.Q6(main_afe5808a1_frame_do[11]),
	.Q7(main_afe5808a1_frame_do[12]),
	.Q8(main_afe5808a1_frame_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_frame_cascade1),
	.SHIFTIN2(main_afe5808a1_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_20 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes8_do[0]),
	.Q2(main_afe5808a1_serdes8_do[1]),
	.Q3(main_afe5808a1_serdes8_do[2]),
	.Q4(main_afe5808a1_serdes8_do[3]),
	.Q5(main_afe5808a1_serdes8_do[4]),
	.Q6(main_afe5808a1_serdes8_do[5]),
	.Q7(main_afe5808a1_serdes8_do[6]),
	.Q8(main_afe5808a1_serdes8_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes8_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes8_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_21 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes8_do[8]),
	.Q4(main_afe5808a1_serdes8_do[9]),
	.Q5(main_afe5808a1_serdes8_do[10]),
	.Q6(main_afe5808a1_serdes8_do[11]),
	.Q7(main_afe5808a1_serdes8_do[12]),
	.Q8(main_afe5808a1_serdes8_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes8_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes8_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_22 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes9_do[0]),
	.Q2(main_afe5808a1_serdes9_do[1]),
	.Q3(main_afe5808a1_serdes9_do[2]),
	.Q4(main_afe5808a1_serdes9_do[3]),
	.Q5(main_afe5808a1_serdes9_do[4]),
	.Q6(main_afe5808a1_serdes9_do[5]),
	.Q7(main_afe5808a1_serdes9_do[6]),
	.Q8(main_afe5808a1_serdes9_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes9_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes9_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_23 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes9_do[8]),
	.Q4(main_afe5808a1_serdes9_do[9]),
	.Q5(main_afe5808a1_serdes9_do[10]),
	.Q6(main_afe5808a1_serdes9_do[11]),
	.Q7(main_afe5808a1_serdes9_do[12]),
	.Q8(main_afe5808a1_serdes9_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes9_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes9_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_24 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes10_do[0]),
	.Q2(main_afe5808a1_serdes10_do[1]),
	.Q3(main_afe5808a1_serdes10_do[2]),
	.Q4(main_afe5808a1_serdes10_do[3]),
	.Q5(main_afe5808a1_serdes10_do[4]),
	.Q6(main_afe5808a1_serdes10_do[5]),
	.Q7(main_afe5808a1_serdes10_do[6]),
	.Q8(main_afe5808a1_serdes10_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes10_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes10_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_25 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes10_do[8]),
	.Q4(main_afe5808a1_serdes10_do[9]),
	.Q5(main_afe5808a1_serdes10_do[10]),
	.Q6(main_afe5808a1_serdes10_do[11]),
	.Q7(main_afe5808a1_serdes10_do[12]),
	.Q8(main_afe5808a1_serdes10_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes10_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes10_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_26 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes11_do[0]),
	.Q2(main_afe5808a1_serdes11_do[1]),
	.Q3(main_afe5808a1_serdes11_do[2]),
	.Q4(main_afe5808a1_serdes11_do[3]),
	.Q5(main_afe5808a1_serdes11_do[4]),
	.Q6(main_afe5808a1_serdes11_do[5]),
	.Q7(main_afe5808a1_serdes11_do[6]),
	.Q8(main_afe5808a1_serdes11_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes11_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes11_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_27 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes11_do[8]),
	.Q4(main_afe5808a1_serdes11_do[9]),
	.Q5(main_afe5808a1_serdes11_do[10]),
	.Q6(main_afe5808a1_serdes11_do[11]),
	.Q7(main_afe5808a1_serdes11_do[12]),
	.Q8(main_afe5808a1_serdes11_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes11_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes11_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_28 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes12_do[0]),
	.Q2(main_afe5808a1_serdes12_do[1]),
	.Q3(main_afe5808a1_serdes12_do[2]),
	.Q4(main_afe5808a1_serdes12_do[3]),
	.Q5(main_afe5808a1_serdes12_do[4]),
	.Q6(main_afe5808a1_serdes12_do[5]),
	.Q7(main_afe5808a1_serdes12_do[6]),
	.Q8(main_afe5808a1_serdes12_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes12_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes12_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_29 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes12_do[8]),
	.Q4(main_afe5808a1_serdes12_do[9]),
	.Q5(main_afe5808a1_serdes12_do[10]),
	.Q6(main_afe5808a1_serdes12_do[11]),
	.Q7(main_afe5808a1_serdes12_do[12]),
	.Q8(main_afe5808a1_serdes12_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes12_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes12_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_30 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes13_do[0]),
	.Q2(main_afe5808a1_serdes13_do[1]),
	.Q3(main_afe5808a1_serdes13_do[2]),
	.Q4(main_afe5808a1_serdes13_do[3]),
	.Q5(main_afe5808a1_serdes13_do[4]),
	.Q6(main_afe5808a1_serdes13_do[5]),
	.Q7(main_afe5808a1_serdes13_do[6]),
	.Q8(main_afe5808a1_serdes13_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes13_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes13_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_31 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes13_do[8]),
	.Q4(main_afe5808a1_serdes13_do[9]),
	.Q5(main_afe5808a1_serdes13_do[10]),
	.Q6(main_afe5808a1_serdes13_do[11]),
	.Q7(main_afe5808a1_serdes13_do[12]),
	.Q8(main_afe5808a1_serdes13_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes13_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes13_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_32 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes14_do[0]),
	.Q2(main_afe5808a1_serdes14_do[1]),
	.Q3(main_afe5808a1_serdes14_do[2]),
	.Q4(main_afe5808a1_serdes14_do[3]),
	.Q5(main_afe5808a1_serdes14_do[4]),
	.Q6(main_afe5808a1_serdes14_do[5]),
	.Q7(main_afe5808a1_serdes14_do[6]),
	.Q8(main_afe5808a1_serdes14_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes14_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes14_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_33 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes14_do[8]),
	.Q4(main_afe5808a1_serdes14_do[9]),
	.Q5(main_afe5808a1_serdes14_do[10]),
	.Q6(main_afe5808a1_serdes14_do[11]),
	.Q7(main_afe5808a1_serdes14_do[12]),
	.Q8(main_afe5808a1_serdes14_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes14_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes14_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_34 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a1_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a1_serdes15_do[0]),
	.Q2(main_afe5808a1_serdes15_do[1]),
	.Q3(main_afe5808a1_serdes15_do[2]),
	.Q4(main_afe5808a1_serdes15_do[3]),
	.Q5(main_afe5808a1_serdes15_do[4]),
	.Q6(main_afe5808a1_serdes15_do[5]),
	.Q7(main_afe5808a1_serdes15_do[6]),
	.Q8(main_afe5808a1_serdes15_do[7]),
	.SHIFTOUT1(main_afe5808a1_serdes15_cascade1),
	.SHIFTOUT2(main_afe5808a1_serdes15_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_35 (
	.BITSLIP(main_afe5808a1_bitslip),
	.CE1(1'd1),
	.CLK(adc1_adc_clk),
	.CLKB((~adc1_adc_clk)),
	.CLKDIV(adc1_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a1_serdes15_do[8]),
	.Q4(main_afe5808a1_serdes15_do[9]),
	.Q5(main_afe5808a1_serdes15_do[10]),
	.Q6(main_afe5808a1_serdes15_do[11]),
	.Q7(main_afe5808a1_serdes15_do[12]),
	.Q8(main_afe5808a1_serdes15_do[13]),
	.RST(adc1_adc_frame_rst),
	.SHIFTIN1(main_afe5808a1_serdes15_cascade1),
	.SHIFTIN2(main_afe5808a1_serdes15_cascade2)
);

BUFG BUFG_11(
	.I(main_afe5808a2_clkout0),
	.O(main_afe5808a2_clkout_buf0)
);

BUFG BUFG_12(
	.I(main_afe5808a2_clkout1),
	.O(main_afe5808a2_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_36 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_frame_do[0]),
	.Q2(main_afe5808a2_frame_do[1]),
	.Q3(main_afe5808a2_frame_do[2]),
	.Q4(main_afe5808a2_frame_do[3]),
	.Q5(main_afe5808a2_frame_do[4]),
	.Q6(main_afe5808a2_frame_do[5]),
	.Q7(main_afe5808a2_frame_do[6]),
	.Q8(main_afe5808a2_frame_do[7]),
	.SHIFTOUT1(main_afe5808a2_frame_cascade1),
	.SHIFTOUT2(main_afe5808a2_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_37 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_frame_do[8]),
	.Q4(main_afe5808a2_frame_do[9]),
	.Q5(main_afe5808a2_frame_do[10]),
	.Q6(main_afe5808a2_frame_do[11]),
	.Q7(main_afe5808a2_frame_do[12]),
	.Q8(main_afe5808a2_frame_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_frame_cascade1),
	.SHIFTIN2(main_afe5808a2_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_38 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes16_do[0]),
	.Q2(main_afe5808a2_serdes16_do[1]),
	.Q3(main_afe5808a2_serdes16_do[2]),
	.Q4(main_afe5808a2_serdes16_do[3]),
	.Q5(main_afe5808a2_serdes16_do[4]),
	.Q6(main_afe5808a2_serdes16_do[5]),
	.Q7(main_afe5808a2_serdes16_do[6]),
	.Q8(main_afe5808a2_serdes16_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes16_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes16_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_39 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes16_do[8]),
	.Q4(main_afe5808a2_serdes16_do[9]),
	.Q5(main_afe5808a2_serdes16_do[10]),
	.Q6(main_afe5808a2_serdes16_do[11]),
	.Q7(main_afe5808a2_serdes16_do[12]),
	.Q8(main_afe5808a2_serdes16_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes16_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes16_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_40 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes17_do[0]),
	.Q2(main_afe5808a2_serdes17_do[1]),
	.Q3(main_afe5808a2_serdes17_do[2]),
	.Q4(main_afe5808a2_serdes17_do[3]),
	.Q5(main_afe5808a2_serdes17_do[4]),
	.Q6(main_afe5808a2_serdes17_do[5]),
	.Q7(main_afe5808a2_serdes17_do[6]),
	.Q8(main_afe5808a2_serdes17_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes17_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes17_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_41 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes17_do[8]),
	.Q4(main_afe5808a2_serdes17_do[9]),
	.Q5(main_afe5808a2_serdes17_do[10]),
	.Q6(main_afe5808a2_serdes17_do[11]),
	.Q7(main_afe5808a2_serdes17_do[12]),
	.Q8(main_afe5808a2_serdes17_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes17_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes17_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_42 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes18_do[0]),
	.Q2(main_afe5808a2_serdes18_do[1]),
	.Q3(main_afe5808a2_serdes18_do[2]),
	.Q4(main_afe5808a2_serdes18_do[3]),
	.Q5(main_afe5808a2_serdes18_do[4]),
	.Q6(main_afe5808a2_serdes18_do[5]),
	.Q7(main_afe5808a2_serdes18_do[6]),
	.Q8(main_afe5808a2_serdes18_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes18_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes18_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_43 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes18_do[8]),
	.Q4(main_afe5808a2_serdes18_do[9]),
	.Q5(main_afe5808a2_serdes18_do[10]),
	.Q6(main_afe5808a2_serdes18_do[11]),
	.Q7(main_afe5808a2_serdes18_do[12]),
	.Q8(main_afe5808a2_serdes18_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes18_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes18_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_44 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes19_do[0]),
	.Q2(main_afe5808a2_serdes19_do[1]),
	.Q3(main_afe5808a2_serdes19_do[2]),
	.Q4(main_afe5808a2_serdes19_do[3]),
	.Q5(main_afe5808a2_serdes19_do[4]),
	.Q6(main_afe5808a2_serdes19_do[5]),
	.Q7(main_afe5808a2_serdes19_do[6]),
	.Q8(main_afe5808a2_serdes19_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes19_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes19_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_45 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes19_do[8]),
	.Q4(main_afe5808a2_serdes19_do[9]),
	.Q5(main_afe5808a2_serdes19_do[10]),
	.Q6(main_afe5808a2_serdes19_do[11]),
	.Q7(main_afe5808a2_serdes19_do[12]),
	.Q8(main_afe5808a2_serdes19_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes19_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes19_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_46 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes20_do[0]),
	.Q2(main_afe5808a2_serdes20_do[1]),
	.Q3(main_afe5808a2_serdes20_do[2]),
	.Q4(main_afe5808a2_serdes20_do[3]),
	.Q5(main_afe5808a2_serdes20_do[4]),
	.Q6(main_afe5808a2_serdes20_do[5]),
	.Q7(main_afe5808a2_serdes20_do[6]),
	.Q8(main_afe5808a2_serdes20_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes20_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes20_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_47 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes20_do[8]),
	.Q4(main_afe5808a2_serdes20_do[9]),
	.Q5(main_afe5808a2_serdes20_do[10]),
	.Q6(main_afe5808a2_serdes20_do[11]),
	.Q7(main_afe5808a2_serdes20_do[12]),
	.Q8(main_afe5808a2_serdes20_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes20_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes20_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_48 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes21_do[0]),
	.Q2(main_afe5808a2_serdes21_do[1]),
	.Q3(main_afe5808a2_serdes21_do[2]),
	.Q4(main_afe5808a2_serdes21_do[3]),
	.Q5(main_afe5808a2_serdes21_do[4]),
	.Q6(main_afe5808a2_serdes21_do[5]),
	.Q7(main_afe5808a2_serdes21_do[6]),
	.Q8(main_afe5808a2_serdes21_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes21_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes21_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_49 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes21_do[8]),
	.Q4(main_afe5808a2_serdes21_do[9]),
	.Q5(main_afe5808a2_serdes21_do[10]),
	.Q6(main_afe5808a2_serdes21_do[11]),
	.Q7(main_afe5808a2_serdes21_do[12]),
	.Q8(main_afe5808a2_serdes21_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes21_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes21_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_50 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes22_do[0]),
	.Q2(main_afe5808a2_serdes22_do[1]),
	.Q3(main_afe5808a2_serdes22_do[2]),
	.Q4(main_afe5808a2_serdes22_do[3]),
	.Q5(main_afe5808a2_serdes22_do[4]),
	.Q6(main_afe5808a2_serdes22_do[5]),
	.Q7(main_afe5808a2_serdes22_do[6]),
	.Q8(main_afe5808a2_serdes22_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes22_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes22_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_51 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes22_do[8]),
	.Q4(main_afe5808a2_serdes22_do[9]),
	.Q5(main_afe5808a2_serdes22_do[10]),
	.Q6(main_afe5808a2_serdes22_do[11]),
	.Q7(main_afe5808a2_serdes22_do[12]),
	.Q8(main_afe5808a2_serdes22_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes22_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes22_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_52 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a2_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a2_serdes23_do[0]),
	.Q2(main_afe5808a2_serdes23_do[1]),
	.Q3(main_afe5808a2_serdes23_do[2]),
	.Q4(main_afe5808a2_serdes23_do[3]),
	.Q5(main_afe5808a2_serdes23_do[4]),
	.Q6(main_afe5808a2_serdes23_do[5]),
	.Q7(main_afe5808a2_serdes23_do[6]),
	.Q8(main_afe5808a2_serdes23_do[7]),
	.SHIFTOUT1(main_afe5808a2_serdes23_cascade1),
	.SHIFTOUT2(main_afe5808a2_serdes23_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_53 (
	.BITSLIP(main_afe5808a2_bitslip),
	.CE1(1'd1),
	.CLK(adc2_adc_clk),
	.CLKB((~adc2_adc_clk)),
	.CLKDIV(adc2_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a2_serdes23_do[8]),
	.Q4(main_afe5808a2_serdes23_do[9]),
	.Q5(main_afe5808a2_serdes23_do[10]),
	.Q6(main_afe5808a2_serdes23_do[11]),
	.Q7(main_afe5808a2_serdes23_do[12]),
	.Q8(main_afe5808a2_serdes23_do[13]),
	.RST(adc2_adc_frame_rst),
	.SHIFTIN1(main_afe5808a2_serdes23_cascade1),
	.SHIFTIN2(main_afe5808a2_serdes23_cascade2)
);

BUFG BUFG_13(
	.I(main_afe5808a3_clkout0),
	.O(main_afe5808a3_clkout_buf0)
);

BUFG BUFG_14(
	.I(main_afe5808a3_clkout1),
	.O(main_afe5808a3_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_54 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_frame_do[0]),
	.Q2(main_afe5808a3_frame_do[1]),
	.Q3(main_afe5808a3_frame_do[2]),
	.Q4(main_afe5808a3_frame_do[3]),
	.Q5(main_afe5808a3_frame_do[4]),
	.Q6(main_afe5808a3_frame_do[5]),
	.Q7(main_afe5808a3_frame_do[6]),
	.Q8(main_afe5808a3_frame_do[7]),
	.SHIFTOUT1(main_afe5808a3_frame_cascade1),
	.SHIFTOUT2(main_afe5808a3_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_55 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_frame_do[8]),
	.Q4(main_afe5808a3_frame_do[9]),
	.Q5(main_afe5808a3_frame_do[10]),
	.Q6(main_afe5808a3_frame_do[11]),
	.Q7(main_afe5808a3_frame_do[12]),
	.Q8(main_afe5808a3_frame_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_frame_cascade1),
	.SHIFTIN2(main_afe5808a3_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_56 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes24_do[0]),
	.Q2(main_afe5808a3_serdes24_do[1]),
	.Q3(main_afe5808a3_serdes24_do[2]),
	.Q4(main_afe5808a3_serdes24_do[3]),
	.Q5(main_afe5808a3_serdes24_do[4]),
	.Q6(main_afe5808a3_serdes24_do[5]),
	.Q7(main_afe5808a3_serdes24_do[6]),
	.Q8(main_afe5808a3_serdes24_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes24_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes24_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_57 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes24_do[8]),
	.Q4(main_afe5808a3_serdes24_do[9]),
	.Q5(main_afe5808a3_serdes24_do[10]),
	.Q6(main_afe5808a3_serdes24_do[11]),
	.Q7(main_afe5808a3_serdes24_do[12]),
	.Q8(main_afe5808a3_serdes24_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes24_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes24_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_58 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes25_do[0]),
	.Q2(main_afe5808a3_serdes25_do[1]),
	.Q3(main_afe5808a3_serdes25_do[2]),
	.Q4(main_afe5808a3_serdes25_do[3]),
	.Q5(main_afe5808a3_serdes25_do[4]),
	.Q6(main_afe5808a3_serdes25_do[5]),
	.Q7(main_afe5808a3_serdes25_do[6]),
	.Q8(main_afe5808a3_serdes25_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes25_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes25_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_59 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes25_do[8]),
	.Q4(main_afe5808a3_serdes25_do[9]),
	.Q5(main_afe5808a3_serdes25_do[10]),
	.Q6(main_afe5808a3_serdes25_do[11]),
	.Q7(main_afe5808a3_serdes25_do[12]),
	.Q8(main_afe5808a3_serdes25_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes25_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes25_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_60 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes26_do[0]),
	.Q2(main_afe5808a3_serdes26_do[1]),
	.Q3(main_afe5808a3_serdes26_do[2]),
	.Q4(main_afe5808a3_serdes26_do[3]),
	.Q5(main_afe5808a3_serdes26_do[4]),
	.Q6(main_afe5808a3_serdes26_do[5]),
	.Q7(main_afe5808a3_serdes26_do[6]),
	.Q8(main_afe5808a3_serdes26_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes26_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes26_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_61 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes26_do[8]),
	.Q4(main_afe5808a3_serdes26_do[9]),
	.Q5(main_afe5808a3_serdes26_do[10]),
	.Q6(main_afe5808a3_serdes26_do[11]),
	.Q7(main_afe5808a3_serdes26_do[12]),
	.Q8(main_afe5808a3_serdes26_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes26_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes26_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_62 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes27_do[0]),
	.Q2(main_afe5808a3_serdes27_do[1]),
	.Q3(main_afe5808a3_serdes27_do[2]),
	.Q4(main_afe5808a3_serdes27_do[3]),
	.Q5(main_afe5808a3_serdes27_do[4]),
	.Q6(main_afe5808a3_serdes27_do[5]),
	.Q7(main_afe5808a3_serdes27_do[6]),
	.Q8(main_afe5808a3_serdes27_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes27_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes27_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_63 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes27_do[8]),
	.Q4(main_afe5808a3_serdes27_do[9]),
	.Q5(main_afe5808a3_serdes27_do[10]),
	.Q6(main_afe5808a3_serdes27_do[11]),
	.Q7(main_afe5808a3_serdes27_do[12]),
	.Q8(main_afe5808a3_serdes27_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes27_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes27_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_64 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes28_do[0]),
	.Q2(main_afe5808a3_serdes28_do[1]),
	.Q3(main_afe5808a3_serdes28_do[2]),
	.Q4(main_afe5808a3_serdes28_do[3]),
	.Q5(main_afe5808a3_serdes28_do[4]),
	.Q6(main_afe5808a3_serdes28_do[5]),
	.Q7(main_afe5808a3_serdes28_do[6]),
	.Q8(main_afe5808a3_serdes28_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes28_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes28_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_65 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes28_do[8]),
	.Q4(main_afe5808a3_serdes28_do[9]),
	.Q5(main_afe5808a3_serdes28_do[10]),
	.Q6(main_afe5808a3_serdes28_do[11]),
	.Q7(main_afe5808a3_serdes28_do[12]),
	.Q8(main_afe5808a3_serdes28_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes28_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes28_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_66 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes29_do[0]),
	.Q2(main_afe5808a3_serdes29_do[1]),
	.Q3(main_afe5808a3_serdes29_do[2]),
	.Q4(main_afe5808a3_serdes29_do[3]),
	.Q5(main_afe5808a3_serdes29_do[4]),
	.Q6(main_afe5808a3_serdes29_do[5]),
	.Q7(main_afe5808a3_serdes29_do[6]),
	.Q8(main_afe5808a3_serdes29_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes29_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes29_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_67 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes29_do[8]),
	.Q4(main_afe5808a3_serdes29_do[9]),
	.Q5(main_afe5808a3_serdes29_do[10]),
	.Q6(main_afe5808a3_serdes29_do[11]),
	.Q7(main_afe5808a3_serdes29_do[12]),
	.Q8(main_afe5808a3_serdes29_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes29_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes29_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_68 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes30_do[0]),
	.Q2(main_afe5808a3_serdes30_do[1]),
	.Q3(main_afe5808a3_serdes30_do[2]),
	.Q4(main_afe5808a3_serdes30_do[3]),
	.Q5(main_afe5808a3_serdes30_do[4]),
	.Q6(main_afe5808a3_serdes30_do[5]),
	.Q7(main_afe5808a3_serdes30_do[6]),
	.Q8(main_afe5808a3_serdes30_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes30_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes30_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_69 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes30_do[8]),
	.Q4(main_afe5808a3_serdes30_do[9]),
	.Q5(main_afe5808a3_serdes30_do[10]),
	.Q6(main_afe5808a3_serdes30_do[11]),
	.Q7(main_afe5808a3_serdes30_do[12]),
	.Q8(main_afe5808a3_serdes30_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes30_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes30_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_70 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a3_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a3_serdes31_do[0]),
	.Q2(main_afe5808a3_serdes31_do[1]),
	.Q3(main_afe5808a3_serdes31_do[2]),
	.Q4(main_afe5808a3_serdes31_do[3]),
	.Q5(main_afe5808a3_serdes31_do[4]),
	.Q6(main_afe5808a3_serdes31_do[5]),
	.Q7(main_afe5808a3_serdes31_do[6]),
	.Q8(main_afe5808a3_serdes31_do[7]),
	.SHIFTOUT1(main_afe5808a3_serdes31_cascade1),
	.SHIFTOUT2(main_afe5808a3_serdes31_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_71 (
	.BITSLIP(main_afe5808a3_bitslip),
	.CE1(1'd1),
	.CLK(adc3_adc_clk),
	.CLKB((~adc3_adc_clk)),
	.CLKDIV(adc3_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a3_serdes31_do[8]),
	.Q4(main_afe5808a3_serdes31_do[9]),
	.Q5(main_afe5808a3_serdes31_do[10]),
	.Q6(main_afe5808a3_serdes31_do[11]),
	.Q7(main_afe5808a3_serdes31_do[12]),
	.Q8(main_afe5808a3_serdes31_do[13]),
	.RST(adc3_adc_frame_rst),
	.SHIFTIN1(main_afe5808a3_serdes31_cascade1),
	.SHIFTIN2(main_afe5808a3_serdes31_cascade2)
);

BUFG BUFG_15(
	.I(main_afe5808a4_clkout0),
	.O(main_afe5808a4_clkout_buf0)
);

BUFG BUFG_16(
	.I(main_afe5808a4_clkout1),
	.O(main_afe5808a4_clkout_buf1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_72 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_f_clk),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_frame_do[0]),
	.Q2(main_afe5808a4_frame_do[1]),
	.Q3(main_afe5808a4_frame_do[2]),
	.Q4(main_afe5808a4_frame_do[3]),
	.Q5(main_afe5808a4_frame_do[4]),
	.Q6(main_afe5808a4_frame_do[5]),
	.Q7(main_afe5808a4_frame_do[6]),
	.Q8(main_afe5808a4_frame_do[7]),
	.SHIFTOUT1(main_afe5808a4_frame_cascade1),
	.SHIFTOUT2(main_afe5808a4_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_73 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_frame_do[8]),
	.Q4(main_afe5808a4_frame_do[9]),
	.Q5(main_afe5808a4_frame_do[10]),
	.Q6(main_afe5808a4_frame_do[11]),
	.Q7(main_afe5808a4_frame_do[12]),
	.Q8(main_afe5808a4_frame_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_frame_cascade1),
	.SHIFTIN2(main_afe5808a4_frame_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_74 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[0]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes32_do[0]),
	.Q2(main_afe5808a4_serdes32_do[1]),
	.Q3(main_afe5808a4_serdes32_do[2]),
	.Q4(main_afe5808a4_serdes32_do[3]),
	.Q5(main_afe5808a4_serdes32_do[4]),
	.Q6(main_afe5808a4_serdes32_do[5]),
	.Q7(main_afe5808a4_serdes32_do[6]),
	.Q8(main_afe5808a4_serdes32_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes32_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes32_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_75 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes32_do[8]),
	.Q4(main_afe5808a4_serdes32_do[9]),
	.Q5(main_afe5808a4_serdes32_do[10]),
	.Q6(main_afe5808a4_serdes32_do[11]),
	.Q7(main_afe5808a4_serdes32_do[12]),
	.Q8(main_afe5808a4_serdes32_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes32_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes32_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_76 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[1]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes33_do[0]),
	.Q2(main_afe5808a4_serdes33_do[1]),
	.Q3(main_afe5808a4_serdes33_do[2]),
	.Q4(main_afe5808a4_serdes33_do[3]),
	.Q5(main_afe5808a4_serdes33_do[4]),
	.Q6(main_afe5808a4_serdes33_do[5]),
	.Q7(main_afe5808a4_serdes33_do[6]),
	.Q8(main_afe5808a4_serdes33_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes33_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes33_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_77 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes33_do[8]),
	.Q4(main_afe5808a4_serdes33_do[9]),
	.Q5(main_afe5808a4_serdes33_do[10]),
	.Q6(main_afe5808a4_serdes33_do[11]),
	.Q7(main_afe5808a4_serdes33_do[12]),
	.Q8(main_afe5808a4_serdes33_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes33_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes33_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_78 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[2]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes34_do[0]),
	.Q2(main_afe5808a4_serdes34_do[1]),
	.Q3(main_afe5808a4_serdes34_do[2]),
	.Q4(main_afe5808a4_serdes34_do[3]),
	.Q5(main_afe5808a4_serdes34_do[4]),
	.Q6(main_afe5808a4_serdes34_do[5]),
	.Q7(main_afe5808a4_serdes34_do[6]),
	.Q8(main_afe5808a4_serdes34_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes34_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes34_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_79 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes34_do[8]),
	.Q4(main_afe5808a4_serdes34_do[9]),
	.Q5(main_afe5808a4_serdes34_do[10]),
	.Q6(main_afe5808a4_serdes34_do[11]),
	.Q7(main_afe5808a4_serdes34_do[12]),
	.Q8(main_afe5808a4_serdes34_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes34_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes34_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_80 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[3]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes35_do[0]),
	.Q2(main_afe5808a4_serdes35_do[1]),
	.Q3(main_afe5808a4_serdes35_do[2]),
	.Q4(main_afe5808a4_serdes35_do[3]),
	.Q5(main_afe5808a4_serdes35_do[4]),
	.Q6(main_afe5808a4_serdes35_do[5]),
	.Q7(main_afe5808a4_serdes35_do[6]),
	.Q8(main_afe5808a4_serdes35_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes35_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes35_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_81 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes35_do[8]),
	.Q4(main_afe5808a4_serdes35_do[9]),
	.Q5(main_afe5808a4_serdes35_do[10]),
	.Q6(main_afe5808a4_serdes35_do[11]),
	.Q7(main_afe5808a4_serdes35_do[12]),
	.Q8(main_afe5808a4_serdes35_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes35_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes35_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_82 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[4]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes36_do[0]),
	.Q2(main_afe5808a4_serdes36_do[1]),
	.Q3(main_afe5808a4_serdes36_do[2]),
	.Q4(main_afe5808a4_serdes36_do[3]),
	.Q5(main_afe5808a4_serdes36_do[4]),
	.Q6(main_afe5808a4_serdes36_do[5]),
	.Q7(main_afe5808a4_serdes36_do[6]),
	.Q8(main_afe5808a4_serdes36_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes36_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes36_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_83 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes36_do[8]),
	.Q4(main_afe5808a4_serdes36_do[9]),
	.Q5(main_afe5808a4_serdes36_do[10]),
	.Q6(main_afe5808a4_serdes36_do[11]),
	.Q7(main_afe5808a4_serdes36_do[12]),
	.Q8(main_afe5808a4_serdes36_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes36_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes36_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_84 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[5]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes37_do[0]),
	.Q2(main_afe5808a4_serdes37_do[1]),
	.Q3(main_afe5808a4_serdes37_do[2]),
	.Q4(main_afe5808a4_serdes37_do[3]),
	.Q5(main_afe5808a4_serdes37_do[4]),
	.Q6(main_afe5808a4_serdes37_do[5]),
	.Q7(main_afe5808a4_serdes37_do[6]),
	.Q8(main_afe5808a4_serdes37_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes37_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes37_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_85 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes37_do[8]),
	.Q4(main_afe5808a4_serdes37_do[9]),
	.Q5(main_afe5808a4_serdes37_do[10]),
	.Q6(main_afe5808a4_serdes37_do[11]),
	.Q7(main_afe5808a4_serdes37_do[12]),
	.Q8(main_afe5808a4_serdes37_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes37_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes37_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_86 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[6]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes38_do[0]),
	.Q2(main_afe5808a4_serdes38_do[1]),
	.Q3(main_afe5808a4_serdes38_do[2]),
	.Q4(main_afe5808a4_serdes38_do[3]),
	.Q5(main_afe5808a4_serdes38_do[4]),
	.Q6(main_afe5808a4_serdes38_do[5]),
	.Q7(main_afe5808a4_serdes38_do[6]),
	.Q8(main_afe5808a4_serdes38_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes38_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes38_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_87 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes38_do[8]),
	.Q4(main_afe5808a4_serdes38_do[9]),
	.Q5(main_afe5808a4_serdes38_do[10]),
	.Q6(main_afe5808a4_serdes38_do[11]),
	.Q7(main_afe5808a4_serdes38_do[12]),
	.Q8(main_afe5808a4_serdes38_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes38_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes38_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("MASTER")
) ISERDESE2_88 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(main_afe5808a4_data_int[7]),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(1'd0),
	.SHIFTIN2(1'd0),
	.Q1(main_afe5808a4_serdes39_do[0]),
	.Q2(main_afe5808a4_serdes39_do[1]),
	.Q3(main_afe5808a4_serdes39_do[2]),
	.Q4(main_afe5808a4_serdes39_do[3]),
	.Q5(main_afe5808a4_serdes39_do[4]),
	.Q6(main_afe5808a4_serdes39_do[5]),
	.Q7(main_afe5808a4_serdes39_do[6]),
	.Q8(main_afe5808a4_serdes39_do[7]),
	.SHIFTOUT1(main_afe5808a4_serdes39_cascade1),
	.SHIFTOUT2(main_afe5808a4_serdes39_cascade2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd14),
	.DYN_CLKDIV_INV_EN("FALSE"),
	.DYN_CLK_INV_EN("FALSE"),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("NONE"),
	.NUM_CE(1'd1),
	.OFB_USED("FALSE"),
	.SERDES_MODE("SLAVE")
) ISERDESE2_89 (
	.BITSLIP(main_afe5808a4_bitslip),
	.CE1(1'd1),
	.CLK(adc4_adc_clk),
	.CLKB((~adc4_adc_clk)),
	.CLKDIV(adc4_adc_frame_clk),
	.CLKDIVP(1'd0),
	.D(1'd0),
	.DDLY(1'd0),
	.DYNCLKDIVSEL(1'd0),
	.DYNCLKSEL(1'd0),
	.OCLK(1'd0),
	.OCLKB(1'd0),
	.OFB(1'd0),
	.Q3(main_afe5808a4_serdes39_do[8]),
	.Q4(main_afe5808a4_serdes39_do[9]),
	.Q5(main_afe5808a4_serdes39_do[10]),
	.Q6(main_afe5808a4_serdes39_do[11]),
	.Q7(main_afe5808a4_serdes39_do[12]),
	.Q8(main_afe5808a4_serdes39_do[13]),
	.RST(adc4_adc_frame_rst),
	.SHIFTIN1(main_afe5808a4_serdes39_cascade1),
	.SHIFTIN2(main_afe5808a4_serdes39_cascade2)
);

FD FD(
	.C(main_crg_s7pll0_clkin),
	.D(main_crg_main_pll_reset),
	.Q(builder_s7pll0_reset0)
);

FD FD_1(
	.C(main_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset0),
	.Q(builder_s7pll0_reset1)
);

FD FD_2(
	.C(main_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset1),
	.Q(builder_s7pll0_reset2)
);

FD FD_3(
	.C(main_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset2),
	.Q(builder_s7pll0_reset3)
);

FD FD_4(
	.C(main_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset3),
	.Q(builder_s7pll0_reset4)
);

FD FD_5(
	.C(main_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset4),
	.Q(builder_s7pll0_reset5)
);

FD FD_6(
	.C(main_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset5),
	.Q(builder_s7pll0_reset6)
);

FD FD_7(
	.C(main_crg_s7pll0_clkin),
	.D(builder_s7pll0_reset6),
	.Q(builder_s7pll0_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(5'd20),
	.CLKIN1_PERIOD(10.0),
	.CLKOUT0_DIVIDE(5'd20),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(4'd10),
	.CLKOUT1_PHASE(1'd0),
	.CLKOUT2_DIVIDE(5'd20),
	.CLKOUT2_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV (
	.CLKFBIN(builder_s7pll0_pll_fb),
	.CLKIN1(main_crg_s7pll0_clkin),
	.DADDR(main_crg_s7pll0_drp_adr_storage),
	.DCLK(sys_clk),
	.DEN(main_crg_s7pll0_den_pipe),
	.DI(main_crg_s7pll0_drp_dat_w_storage),
	.DWE(main_crg_s7pll0_dwe_pipe),
	.PWRDWN(main_crg_main_pll_power_down),
	.RST(builder_s7pll0_reset7),
	.CLKFBOUT(builder_s7pll0_pll_fb),
	.CLKOUT0(main_crg_s7pll0_clkout0),
	.CLKOUT1(main_crg_s7pll0_clkout1),
	.CLKOUT2(main_crg_s7pll0_clkout2),
	.DO(main_crg_s7pll0_drp_dat_r_status),
	.DRDY(main_crg_s7pll0_drp_drdy),
	.LOCKED(main_crg_main_pll_locked)
);

FD FD_8(
	.C(main_crg_s7pll1_clkin),
	.D(main_crg_pll_reset),
	.Q(builder_s7pll1_reset0)
);

FD FD_9(
	.C(main_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset0),
	.Q(builder_s7pll1_reset1)
);

FD FD_10(
	.C(main_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset1),
	.Q(builder_s7pll1_reset2)
);

FD FD_11(
	.C(main_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset2),
	.Q(builder_s7pll1_reset3)
);

FD FD_12(
	.C(main_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset3),
	.Q(builder_s7pll1_reset4)
);

FD FD_13(
	.C(main_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset4),
	.Q(builder_s7pll1_reset5)
);

FD FD_14(
	.C(main_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset5),
	.Q(builder_s7pll1_reset6)
);

FD FD_15(
	.C(main_crg_s7pll1_clkin),
	.D(builder_s7pll1_reset6),
	.Q(builder_s7pll1_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(5'd20),
	.CLKIN1_PERIOD(10.0),
	.CLKOUT0_DIVIDE(4'd10),
	.CLKOUT0_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_1 (
	.CLKFBIN(builder_s7pll1_pll_fb),
	.CLKIN1(main_crg_s7pll1_clkin),
	.PWRDWN(main_crg_pll_power_down),
	.RST(builder_s7pll1_reset7),
	.CLKFBOUT(builder_s7pll1_pll_fb),
	.CLKOUT0(main_crg_s7pll1_clkout),
	.LOCKED(main_crg_pll_locked)
);

FD FD_16(
	.C(main_crg_s7pll2_clkin),
	.D(main_crg_pll_ff_reset),
	.Q(builder_s7pll2_reset0)
);

FD FD_17(
	.C(main_crg_s7pll2_clkin),
	.D(builder_s7pll2_reset0),
	.Q(builder_s7pll2_reset1)
);

FD FD_18(
	.C(main_crg_s7pll2_clkin),
	.D(builder_s7pll2_reset1),
	.Q(builder_s7pll2_reset2)
);

FD FD_19(
	.C(main_crg_s7pll2_clkin),
	.D(builder_s7pll2_reset2),
	.Q(builder_s7pll2_reset3)
);

FD FD_20(
	.C(main_crg_s7pll2_clkin),
	.D(builder_s7pll2_reset3),
	.Q(builder_s7pll2_reset4)
);

FD FD_21(
	.C(main_crg_s7pll2_clkin),
	.D(builder_s7pll2_reset4),
	.Q(builder_s7pll2_reset5)
);

FD FD_22(
	.C(main_crg_s7pll2_clkin),
	.D(builder_s7pll2_reset5),
	.Q(builder_s7pll2_reset6)
);

FD FD_23(
	.C(main_crg_s7pll2_clkin),
	.D(builder_s7pll2_reset6),
	.Q(builder_s7pll2_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(6'd34),
	.CLKIN1_PERIOD(16.0),
	.CLKOUT0_DIVIDE(6'd34),
	.CLKOUT0_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_2 (
	.CLKFBIN(builder_s7pll2_pll_fb),
	.CLKIN1(main_crg_s7pll2_clkin),
	.PWRDWN(main_crg_pll_ff_power_down),
	.RST(builder_s7pll2_reset7),
	.CLKFBOUT(builder_s7pll2_pll_fb),
	.CLKOUT0(main_crg_s7pll2_clkout),
	.LOCKED(main_crg_pll_ff_locked)
);

FD FD_24(
	.C(main_afe5808a0_clkin),
	.D(main_afe5808a0_reset),
	.Q(builder_afe5808a0_reset0)
);

FD FD_25(
	.C(main_afe5808a0_clkin),
	.D(builder_afe5808a0_reset0),
	.Q(builder_afe5808a0_reset1)
);

FD FD_26(
	.C(main_afe5808a0_clkin),
	.D(builder_afe5808a0_reset1),
	.Q(builder_afe5808a0_reset2)
);

FD FD_27(
	.C(main_afe5808a0_clkin),
	.D(builder_afe5808a0_reset2),
	.Q(builder_afe5808a0_reset3)
);

FD FD_28(
	.C(main_afe5808a0_clkin),
	.D(builder_afe5808a0_reset3),
	.Q(builder_afe5808a0_reset4)
);

FD FD_29(
	.C(main_afe5808a0_clkin),
	.D(builder_afe5808a0_reset4),
	.Q(builder_afe5808a0_reset5)
);

FD FD_30(
	.C(main_afe5808a0_clkin),
	.D(builder_afe5808a0_reset5),
	.Q(builder_afe5808a0_reset6)
);

FD FD_31(
	.C(main_afe5808a0_clkin),
	.D(builder_afe5808a0_reset6),
	.Q(builder_afe5808a0_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_3 (
	.CLKFBIN(builder_afe5808a0_pll_fb),
	.CLKIN1(main_afe5808a0_clkin),
	.PWRDWN(main_afe5808a0_power_down),
	.RST(builder_afe5808a0_reset7),
	.CLKFBOUT(builder_afe5808a0_pll_fb),
	.CLKOUT0(main_afe5808a0_clkout0),
	.CLKOUT1(main_afe5808a0_clkout1),
	.LOCKED(main_afe5808a0_locked)
);

FD FD_32(
	.C(main_afe5808a1_clkin),
	.D(main_afe5808a1_reset),
	.Q(builder_afe5808a1_reset0)
);

FD FD_33(
	.C(main_afe5808a1_clkin),
	.D(builder_afe5808a1_reset0),
	.Q(builder_afe5808a1_reset1)
);

FD FD_34(
	.C(main_afe5808a1_clkin),
	.D(builder_afe5808a1_reset1),
	.Q(builder_afe5808a1_reset2)
);

FD FD_35(
	.C(main_afe5808a1_clkin),
	.D(builder_afe5808a1_reset2),
	.Q(builder_afe5808a1_reset3)
);

FD FD_36(
	.C(main_afe5808a1_clkin),
	.D(builder_afe5808a1_reset3),
	.Q(builder_afe5808a1_reset4)
);

FD FD_37(
	.C(main_afe5808a1_clkin),
	.D(builder_afe5808a1_reset4),
	.Q(builder_afe5808a1_reset5)
);

FD FD_38(
	.C(main_afe5808a1_clkin),
	.D(builder_afe5808a1_reset5),
	.Q(builder_afe5808a1_reset6)
);

FD FD_39(
	.C(main_afe5808a1_clkin),
	.D(builder_afe5808a1_reset6),
	.Q(builder_afe5808a1_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_4 (
	.CLKFBIN(builder_afe5808a1_pll_fb),
	.CLKIN1(main_afe5808a1_clkin),
	.PWRDWN(main_afe5808a1_power_down),
	.RST(builder_afe5808a1_reset7),
	.CLKFBOUT(builder_afe5808a1_pll_fb),
	.CLKOUT0(main_afe5808a1_clkout0),
	.CLKOUT1(main_afe5808a1_clkout1),
	.LOCKED(main_afe5808a1_locked)
);

FD FD_40(
	.C(main_afe5808a2_clkin),
	.D(main_afe5808a2_reset),
	.Q(builder_afe5808a2_reset0)
);

FD FD_41(
	.C(main_afe5808a2_clkin),
	.D(builder_afe5808a2_reset0),
	.Q(builder_afe5808a2_reset1)
);

FD FD_42(
	.C(main_afe5808a2_clkin),
	.D(builder_afe5808a2_reset1),
	.Q(builder_afe5808a2_reset2)
);

FD FD_43(
	.C(main_afe5808a2_clkin),
	.D(builder_afe5808a2_reset2),
	.Q(builder_afe5808a2_reset3)
);

FD FD_44(
	.C(main_afe5808a2_clkin),
	.D(builder_afe5808a2_reset3),
	.Q(builder_afe5808a2_reset4)
);

FD FD_45(
	.C(main_afe5808a2_clkin),
	.D(builder_afe5808a2_reset4),
	.Q(builder_afe5808a2_reset5)
);

FD FD_46(
	.C(main_afe5808a2_clkin),
	.D(builder_afe5808a2_reset5),
	.Q(builder_afe5808a2_reset6)
);

FD FD_47(
	.C(main_afe5808a2_clkin),
	.D(builder_afe5808a2_reset6),
	.Q(builder_afe5808a2_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_5 (
	.CLKFBIN(builder_afe5808a2_pll_fb),
	.CLKIN1(main_afe5808a2_clkin),
	.PWRDWN(main_afe5808a2_power_down),
	.RST(builder_afe5808a2_reset7),
	.CLKFBOUT(builder_afe5808a2_pll_fb),
	.CLKOUT0(main_afe5808a2_clkout0),
	.CLKOUT1(main_afe5808a2_clkout1),
	.LOCKED(main_afe5808a2_locked)
);

FD FD_48(
	.C(main_afe5808a3_clkin),
	.D(main_afe5808a3_reset),
	.Q(builder_afe5808a3_reset0)
);

FD FD_49(
	.C(main_afe5808a3_clkin),
	.D(builder_afe5808a3_reset0),
	.Q(builder_afe5808a3_reset1)
);

FD FD_50(
	.C(main_afe5808a3_clkin),
	.D(builder_afe5808a3_reset1),
	.Q(builder_afe5808a3_reset2)
);

FD FD_51(
	.C(main_afe5808a3_clkin),
	.D(builder_afe5808a3_reset2),
	.Q(builder_afe5808a3_reset3)
);

FD FD_52(
	.C(main_afe5808a3_clkin),
	.D(builder_afe5808a3_reset3),
	.Q(builder_afe5808a3_reset4)
);

FD FD_53(
	.C(main_afe5808a3_clkin),
	.D(builder_afe5808a3_reset4),
	.Q(builder_afe5808a3_reset5)
);

FD FD_54(
	.C(main_afe5808a3_clkin),
	.D(builder_afe5808a3_reset5),
	.Q(builder_afe5808a3_reset6)
);

FD FD_55(
	.C(main_afe5808a3_clkin),
	.D(builder_afe5808a3_reset6),
	.Q(builder_afe5808a3_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_6 (
	.CLKFBIN(builder_afe5808a3_pll_fb),
	.CLKIN1(main_afe5808a3_clkin),
	.PWRDWN(main_afe5808a3_power_down),
	.RST(builder_afe5808a3_reset7),
	.CLKFBOUT(builder_afe5808a3_pll_fb),
	.CLKOUT0(main_afe5808a3_clkout0),
	.CLKOUT1(main_afe5808a3_clkout1),
	.LOCKED(main_afe5808a3_locked)
);

FD FD_56(
	.C(main_afe5808a4_clkin),
	.D(main_afe5808a4_reset),
	.Q(builder_afe5808a4_reset0)
);

FD FD_57(
	.C(main_afe5808a4_clkin),
	.D(builder_afe5808a4_reset0),
	.Q(builder_afe5808a4_reset1)
);

FD FD_58(
	.C(main_afe5808a4_clkin),
	.D(builder_afe5808a4_reset1),
	.Q(builder_afe5808a4_reset2)
);

FD FD_59(
	.C(main_afe5808a4_clkin),
	.D(builder_afe5808a4_reset2),
	.Q(builder_afe5808a4_reset3)
);

FD FD_60(
	.C(main_afe5808a4_clkin),
	.D(builder_afe5808a4_reset3),
	.Q(builder_afe5808a4_reset4)
);

FD FD_61(
	.C(main_afe5808a4_clkin),
	.D(builder_afe5808a4_reset4),
	.Q(builder_afe5808a4_reset5)
);

FD FD_62(
	.C(main_afe5808a4_clkin),
	.D(builder_afe5808a4_reset5),
	.Q(builder_afe5808a4_reset6)
);

FD FD_63(
	.C(main_afe5808a4_clkin),
	.D(builder_afe5808a4_reset6),
	.Q(builder_afe5808a4_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd4),
	.CLKIN1_PERIOD(2.2857142857142856),
	.CLKOUT0_DIVIDE(5'd28),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(3'd4),
	.CLKOUT1_PHASE(7'd90),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV_7 (
	.CLKFBIN(builder_afe5808a4_pll_fb),
	.CLKIN1(main_afe5808a4_clkin),
	.PWRDWN(main_afe5808a4_power_down),
	.RST(builder_afe5808a4_reset7),
	.CLKFBOUT(builder_afe5808a4_pll_fb),
	.CLKOUT0(main_afe5808a4_clkout0),
	.CLKOUT1(main_afe5808a4_clkout1),
	.LOCKED(main_afe5808a4_locked)
);

IBUFDS IBUFDS(
	.I(clk100_p),
	.IB(clk100_n),
	.O(main_crg_s7pll0_clkin)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(sys_pll_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0),
	.Q(builder_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(sys_pll_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0),
	.Q(sys_pll_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(clk200_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1),
	.Q(builder_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(clk200_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1),
	.Q(clk200_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(uart_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2),
	.Q(builder_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(uart_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2),
	.Q(uart_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_6 (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl3),
	.Q(builder_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_7 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl3),
	.Q(sys_rst)
);

IBUFDS IBUFDS_1(
	.I(clk625_p),
	.IB(clk625_n),
	.O(main_crg_od_ibufds)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_8 (
	.C(s625_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl4),
	.Q(builder_xilinxasyncresetsynchronizerimpl4_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_9 (
	.C(s625_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl4_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl4),
	.Q(s625_rst)
);

ODDR #(
	.DDR_CLK_EDGE("SAME_EDGE")
) ODDR (
	.C(s625_clk),
	.CE(1'd1),
	.D1(1'd1),
	.D2(1'd0),
	.R(1'd0),
	.S(1'd0),
	.Q(main_crg_mclk)
);

OBUFDS OBUFDS(
	.I(main_crg_mclk),
	.O(mclk_p),
	.OB(mclk_n)
);

//IBUFDS IBUFDS_2(
//	.I(gtp_clk0_p),
//	.IB(gtp_clk0_n),
//	.O(main_crg_gtp_od_ibufds)
//);

IBUFDS IBUFDS_3(
	.I(afe0_dclkp),
	.IB(afe0_dclkn),
	.O(main_afe5808a0_d_clk)
);

IBUFDS IBUFDS_4(
	.I(afe0_fclkp),
	.IB(afe0_fclkn),
	.O(main_afe5808a0_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_10 (
	.C(adc0_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl5),
	.Q(builder_xilinxasyncresetsynchronizerimpl5_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_11 (
	.C(adc0_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl5_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl5),
	.Q(adc0_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_12 (
	.C(adc0_adc_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl6),
	.Q(builder_xilinxasyncresetsynchronizerimpl6_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_13 (
	.C(adc0_adc_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl6_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl6),
	.Q(adc0_adc_rst)
);

IBUFDS IBUFDS_5(
	.I(afe0_datap[0]),
	.IB(afe0_datan[0]),
	.O(main_afe5808a0_data_int[0])
);

IBUFDS IBUFDS_6(
	.I(afe0_datap[1]),
	.IB(afe0_datan[1]),
	.O(main_afe5808a0_data_int[1])
);

IBUFDS IBUFDS_7(
	.I(afe0_datap[2]),
	.IB(afe0_datan[2]),
	.O(main_afe5808a0_data_int[2])
);

IBUFDS IBUFDS_8(
	.I(afe0_datap[3]),
	.IB(afe0_datan[3]),
	.O(main_afe5808a0_data_int[3])
);

IBUFDS IBUFDS_9(
	.I(afe0_datap[4]),
	.IB(afe0_datan[4]),
	.O(main_afe5808a0_data_int[4])
);

IBUFDS IBUFDS_10(
	.I(afe0_datap[5]),
	.IB(afe0_datan[5]),
	.O(main_afe5808a0_data_int[5])
);

IBUFDS IBUFDS_11(
	.I(afe0_datap[6]),
	.IB(afe0_datan[6]),
	.O(main_afe5808a0_data_int[6])
);

IBUFDS IBUFDS_12(
	.I(afe0_datap[7]),
	.IB(afe0_datan[7]),
	.O(main_afe5808a0_data_int[7])
);

IBUFDS IBUFDS_13(
	.I(afe1_dclkp),
	.IB(afe1_dclkn),
	.O(main_afe5808a1_d_clk)
);

IBUFDS IBUFDS_14(
	.I(afe1_fclkp),
	.IB(afe1_fclkn),
	.O(main_afe5808a1_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_14 (
	.C(adc1_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl7),
	.Q(builder_xilinxasyncresetsynchronizerimpl7_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_15 (
	.C(adc1_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl7_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl7),
	.Q(adc1_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_16 (
	.C(adc1_adc_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl8),
	.Q(builder_xilinxasyncresetsynchronizerimpl8_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_17 (
	.C(adc1_adc_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl8_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl8),
	.Q(adc1_adc_rst)
);

IBUFDS IBUFDS_15(
	.I(afe1_datap[0]),
	.IB(afe1_datan[0]),
	.O(main_afe5808a1_data_int[0])
);

IBUFDS IBUFDS_16(
	.I(afe1_datap[1]),
	.IB(afe1_datan[1]),
	.O(main_afe5808a1_data_int[1])
);

IBUFDS IBUFDS_17(
	.I(afe1_datap[2]),
	.IB(afe1_datan[2]),
	.O(main_afe5808a1_data_int[2])
);

IBUFDS IBUFDS_18(
	.I(afe1_datap[3]),
	.IB(afe1_datan[3]),
	.O(main_afe5808a1_data_int[3])
);

IBUFDS IBUFDS_19(
	.I(afe1_datap[4]),
	.IB(afe1_datan[4]),
	.O(main_afe5808a1_data_int[4])
);

IBUFDS IBUFDS_20(
	.I(afe1_datap[5]),
	.IB(afe1_datan[5]),
	.O(main_afe5808a1_data_int[5])
);

IBUFDS IBUFDS_21(
	.I(afe1_datap[6]),
	.IB(afe1_datan[6]),
	.O(main_afe5808a1_data_int[6])
);

IBUFDS IBUFDS_22(
	.I(afe1_datap[7]),
	.IB(afe1_datan[7]),
	.O(main_afe5808a1_data_int[7])
);

IBUFDS IBUFDS_23(
	.I(afe2_dclkp),
	.IB(afe2_dclkn),
	.O(main_afe5808a2_d_clk)
);

IBUFDS IBUFDS_24(
	.I(afe2_fclkp),
	.IB(afe2_fclkn),
	.O(main_afe5808a2_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_18 (
	.C(adc2_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl9),
	.Q(builder_xilinxasyncresetsynchronizerimpl9_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_19 (
	.C(adc2_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl9_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl9),
	.Q(adc2_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_20 (
	.C(adc2_adc_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl10),
	.Q(builder_xilinxasyncresetsynchronizerimpl10_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_21 (
	.C(adc2_adc_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl10_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl10),
	.Q(adc2_adc_rst)
);

IBUFDS IBUFDS_25(
	.I(afe2_datap[0]),
	.IB(afe2_datan[0]),
	.O(main_afe5808a2_data_int[0])
);

IBUFDS IBUFDS_26(
	.I(afe2_datap[1]),
	.IB(afe2_datan[1]),
	.O(main_afe5808a2_data_int[1])
);

IBUFDS IBUFDS_27(
	.I(afe2_datap[2]),
	.IB(afe2_datan[2]),
	.O(main_afe5808a2_data_int[2])
);

IBUFDS IBUFDS_28(
	.I(afe2_datap[3]),
	.IB(afe2_datan[3]),
	.O(main_afe5808a2_data_int[3])
);

IBUFDS IBUFDS_29(
	.I(afe2_datap[4]),
	.IB(afe2_datan[4]),
	.O(main_afe5808a2_data_int[4])
);

IBUFDS IBUFDS_30(
	.I(afe2_datap[5]),
	.IB(afe2_datan[5]),
	.O(main_afe5808a2_data_int[5])
);

IBUFDS IBUFDS_31(
	.I(afe2_datap[6]),
	.IB(afe2_datan[6]),
	.O(main_afe5808a2_data_int[6])
);

IBUFDS IBUFDS_32(
	.I(afe2_datap[7]),
	.IB(afe2_datan[7]),
	.O(main_afe5808a2_data_int[7])
);

IBUFDS IBUFDS_33(
	.I(afe3_dclkp),
	.IB(afe3_dclkn),
	.O(main_afe5808a3_d_clk)
);

IBUFDS IBUFDS_34(
	.I(afe3_fclkp),
	.IB(afe3_fclkn),
	.O(main_afe5808a3_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_22 (
	.C(adc3_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl11),
	.Q(builder_xilinxasyncresetsynchronizerimpl11_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_23 (
	.C(adc3_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl11_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl11),
	.Q(adc3_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_24 (
	.C(adc3_adc_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl12),
	.Q(builder_xilinxasyncresetsynchronizerimpl12_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_25 (
	.C(adc3_adc_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl12_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl12),
	.Q(adc3_adc_rst)
);

IBUFDS IBUFDS_35(
	.I(afe3_datap[0]),
	.IB(afe3_datan[0]),
	.O(main_afe5808a3_data_int[0])
);

IBUFDS IBUFDS_36(
	.I(afe3_datap[1]),
	.IB(afe3_datan[1]),
	.O(main_afe5808a3_data_int[1])
);

IBUFDS IBUFDS_37(
	.I(afe3_datap[2]),
	.IB(afe3_datan[2]),
	.O(main_afe5808a3_data_int[2])
);

IBUFDS IBUFDS_38(
	.I(afe3_datap[3]),
	.IB(afe3_datan[3]),
	.O(main_afe5808a3_data_int[3])
);

IBUFDS IBUFDS_39(
	.I(afe3_datap[4]),
	.IB(afe3_datan[4]),
	.O(main_afe5808a3_data_int[4])
);

IBUFDS IBUFDS_40(
	.I(afe3_datap[5]),
	.IB(afe3_datan[5]),
	.O(main_afe5808a3_data_int[5])
);

IBUFDS IBUFDS_41(
	.I(afe3_datap[6]),
	.IB(afe3_datan[6]),
	.O(main_afe5808a3_data_int[6])
);

IBUFDS IBUFDS_42(
	.I(afe3_datap[7]),
	.IB(afe3_datan[7]),
	.O(main_afe5808a3_data_int[7])
);

IBUFDS IBUFDS_43(
	.I(afe4_dclkp),
	.IB(afe4_dclkn),
	.O(main_afe5808a4_d_clk)
);

IBUFDS IBUFDS_44(
	.I(afe4_fclkp),
	.IB(afe4_fclkn),
	.O(main_afe5808a4_f_clk)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_26 (
	.C(adc4_adc_frame_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl13),
	.Q(builder_xilinxasyncresetsynchronizerimpl13_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_27 (
	.C(adc4_adc_frame_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl13_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl13),
	.Q(adc4_adc_frame_rst)
);

(* ars_ff1 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_28 (
	.C(adc4_adc_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl14),
	.Q(builder_xilinxasyncresetsynchronizerimpl14_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *) FDPE #(
	.INIT(1'd1)
) FDPE_29 (
	.C(adc4_adc_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl14_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl14),
	.Q(adc4_adc_rst)
);

IBUFDS IBUFDS_45(
	.I(afe4_datap[0]),
	.IB(afe4_datan[0]),
	.O(main_afe5808a4_data_int[0])
);

IBUFDS IBUFDS_46(
	.I(afe4_datap[1]),
	.IB(afe4_datan[1]),
	.O(main_afe5808a4_data_int[1])
);

IBUFDS IBUFDS_47(
	.I(afe4_datap[2]),
	.IB(afe4_datan[2]),
	.O(main_afe5808a4_data_int[2])
);

IBUFDS IBUFDS_48(
	.I(afe4_datap[3]),
	.IB(afe4_datan[3]),
	.O(main_afe5808a4_data_int[3])
);

IBUFDS IBUFDS_49(
	.I(afe4_datap[4]),
	.IB(afe4_datan[4]),
	.O(main_afe5808a4_data_int[4])
);

IBUFDS IBUFDS_50(
	.I(afe4_datap[5]),
	.IB(afe4_datan[5]),
	.O(main_afe5808a4_data_int[5])
);

IBUFDS IBUFDS_51(
	.I(afe4_datap[6]),
	.IB(afe4_datan[6]),
	.O(main_afe5808a4_data_int[6])
);

IBUFDS IBUFDS_52(
	.I(afe4_datap[7]),
	.IB(afe4_datan[7]),
	.O(main_afe5808a4_data_int[7])
);

//*******************//
//Copiar tal cual//
assign fifo_dout_0 = main_afe5808a0_clockdomaincrossing0_sink_payload_data;
assign fifo_dout_1 = main_afe5808a0_clockdomaincrossing1_sink_payload_data;
assign fifo_dout_2 = main_afe5808a0_clockdomaincrossing2_sink_payload_data;
assign fifo_dout_3 = main_afe5808a0_clockdomaincrossing3_sink_payload_data;
assign fifo_dout_4 = main_afe5808a0_clockdomaincrossing4_sink_payload_data;
assign fifo_dout_5 = main_afe5808a0_clockdomaincrossing5_sink_payload_data;
assign fifo_dout_6 = main_afe5808a0_clockdomaincrossing6_sink_payload_data;
assign fifo_dout_7 = main_afe5808a0_clockdomaincrossing7_sink_payload_data;
assign fifo_dout_8 = main_afe5808a1_clockdomaincrossing8_sink_payload_data;
assign fifo_dout_9 = main_afe5808a1_clockdomaincrossing9_sink_payload_data;
assign fifo_dout_10 = main_afe5808a1_clockdomaincrossing10_sink_payload_data;
assign fifo_dout_11 = main_afe5808a1_clockdomaincrossing11_sink_payload_data;
assign fifo_dout_12 = main_afe5808a1_clockdomaincrossing12_sink_payload_data;
assign fifo_dout_13 = main_afe5808a1_clockdomaincrossing13_sink_payload_data;
assign fifo_dout_14 = main_afe5808a1_clockdomaincrossing14_sink_payload_data;
assign fifo_dout_15 = main_afe5808a1_clockdomaincrossing15_sink_payload_data;
assign fifo_dout_16 = main_afe5808a2_clockdomaincrossing16_sink_payload_data;
assign fifo_dout_17 = main_afe5808a2_clockdomaincrossing17_sink_payload_data;
assign fifo_dout_18 = main_afe5808a2_clockdomaincrossing18_sink_payload_data;
assign fifo_dout_19 = main_afe5808a2_clockdomaincrossing19_sink_payload_data;
assign fifo_dout_20 = main_afe5808a2_clockdomaincrossing20_sink_payload_data;
assign fifo_dout_21 = main_afe5808a2_clockdomaincrossing21_sink_payload_data;
assign fifo_dout_22 = main_afe5808a2_clockdomaincrossing22_sink_payload_data;
assign fifo_dout_23 = main_afe5808a2_clockdomaincrossing23_sink_payload_data;
assign fifo_dout_24 = main_afe5808a3_clockdomaincrossing24_sink_payload_data;
assign fifo_dout_25 = main_afe5808a3_clockdomaincrossing25_sink_payload_data;
assign fifo_dout_26 = main_afe5808a3_clockdomaincrossing26_sink_payload_data;
assign fifo_dout_27 = main_afe5808a3_clockdomaincrossing27_sink_payload_data;
assign fifo_dout_28 = main_afe5808a3_clockdomaincrossing28_sink_payload_data;
assign fifo_dout_29 = main_afe5808a3_clockdomaincrossing29_sink_payload_data;
assign fifo_dout_30 = main_afe5808a3_clockdomaincrossing30_sink_payload_data;
assign fifo_dout_31 = main_afe5808a3_clockdomaincrossing31_sink_payload_data;
assign fifo_dout_32 = main_afe5808a4_clockdomaincrossing32_sink_payload_data;
assign fifo_dout_33 = main_afe5808a4_clockdomaincrossing33_sink_payload_data;
assign fifo_dout_34 = main_afe5808a4_clockdomaincrossing34_sink_payload_data;
assign fifo_dout_35 = main_afe5808a4_clockdomaincrossing35_sink_payload_data;
assign fifo_dout_36 = main_afe5808a4_clockdomaincrossing36_sink_payload_data;
assign fifo_dout_37 = main_afe5808a4_clockdomaincrossing37_sink_payload_data;
assign fifo_dout_38 = main_afe5808a4_clockdomaincrossing38_sink_payload_data;
assign fifo_dout_39 = main_afe5808a4_clockdomaincrossing39_sink_payload_data;

assign re[0]=main_afe5808a0_clockdomaincrossing0_sink_ready;
assign re[1]=main_afe5808a0_clockdomaincrossing1_sink_ready;
assign re[2]=main_afe5808a0_clockdomaincrossing2_sink_ready;
assign re[3]=main_afe5808a0_clockdomaincrossing3_sink_ready;
assign re[4]=main_afe5808a0_clockdomaincrossing4_sink_ready;
assign re[5]=main_afe5808a0_clockdomaincrossing5_sink_ready;
assign re[6]=main_afe5808a0_clockdomaincrossing6_sink_ready;
assign re[7]=main_afe5808a0_clockdomaincrossing7_sink_ready;
assign re[8]=main_afe5808a1_clockdomaincrossing8_sink_ready;
assign re[9]=main_afe5808a1_clockdomaincrossing9_sink_ready;
assign re[10]=main_afe5808a1_clockdomaincrossing10_sink_ready;
assign re[11]=main_afe5808a1_clockdomaincrossing11_sink_ready;
assign re[12]=main_afe5808a1_clockdomaincrossing12_sink_ready;
assign re[13]=main_afe5808a1_clockdomaincrossing13_sink_ready;
assign re[14]=main_afe5808a1_clockdomaincrossing14_sink_ready;
assign re[15]=main_afe5808a1_clockdomaincrossing15_sink_ready;
assign re[16]=main_afe5808a2_clockdomaincrossing16_sink_ready;
assign re[17]=main_afe5808a2_clockdomaincrossing17_sink_ready;
assign re[18]=main_afe5808a2_clockdomaincrossing18_sink_ready;
assign re[19]=main_afe5808a2_clockdomaincrossing19_sink_ready;
assign re[20]=main_afe5808a2_clockdomaincrossing20_sink_ready;
assign re[21]=main_afe5808a2_clockdomaincrossing21_sink_ready;
assign re[22]=main_afe5808a2_clockdomaincrossing22_sink_ready;
assign re[23]=main_afe5808a2_clockdomaincrossing23_sink_ready;
assign re[24]=main_afe5808a3_clockdomaincrossing24_sink_ready;
assign re[25]=main_afe5808a3_clockdomaincrossing25_sink_ready;
assign re[26]=main_afe5808a3_clockdomaincrossing26_sink_ready;
assign re[27]=main_afe5808a3_clockdomaincrossing27_sink_ready;
assign re[28]=main_afe5808a3_clockdomaincrossing28_sink_ready;
assign re[29]=main_afe5808a3_clockdomaincrossing29_sink_ready;
assign re[30]=main_afe5808a3_clockdomaincrossing30_sink_ready;
assign re[31]=main_afe5808a3_clockdomaincrossing31_sink_ready;
assign re[32]=main_afe5808a4_clockdomaincrossing32_sink_ready;
assign re[33]=main_afe5808a4_clockdomaincrossing33_sink_ready;
assign re[34]=main_afe5808a4_clockdomaincrossing34_sink_ready;
assign re[35]=main_afe5808a4_clockdomaincrossing35_sink_ready;
assign re[36]=main_afe5808a4_clockdomaincrossing36_sink_ready;
assign re[37]=main_afe5808a4_clockdomaincrossing37_sink_ready;
assign re[38]=main_afe5808a4_clockdomaincrossing38_sink_ready;
assign re[39]=main_afe5808a4_clockdomaincrossing39_sink_ready;


assign fifo_empty[0] = main_afe5808a0_clockdomaincrossing0_sink_valid;
assign fifo_empty[1] = main_afe5808a0_clockdomaincrossing1_sink_valid;
assign fifo_empty[2] = main_afe5808a0_clockdomaincrossing2_sink_valid;
assign fifo_empty[3] = main_afe5808a0_clockdomaincrossing3_sink_valid;
assign fifo_empty[4] = main_afe5808a0_clockdomaincrossing4_sink_valid;
assign fifo_empty[5] = main_afe5808a0_clockdomaincrossing5_sink_valid;
assign fifo_empty[6] = main_afe5808a0_clockdomaincrossing6_sink_valid;
assign fifo_empty[7] = main_afe5808a0_clockdomaincrossing7_sink_valid;
assign fifo_empty[8] = main_afe5808a1_clockdomaincrossing8_sink_valid;
assign fifo_empty[9] = main_afe5808a1_clockdomaincrossing9_sink_valid;
assign fifo_empty[10] = main_afe5808a1_clockdomaincrossing10_sink_valid;
assign fifo_empty[11] = main_afe5808a1_clockdomaincrossing11_sink_valid;
assign fifo_empty[12] = main_afe5808a1_clockdomaincrossing12_sink_valid;
assign fifo_empty[13] = main_afe5808a1_clockdomaincrossing13_sink_valid;
assign fifo_empty[14] = main_afe5808a1_clockdomaincrossing14_sink_valid;
assign fifo_empty[15] = main_afe5808a1_clockdomaincrossing15_sink_valid;
assign fifo_empty[16] = main_afe5808a2_clockdomaincrossing16_sink_valid;
assign fifo_empty[17] = main_afe5808a2_clockdomaincrossing17_sink_valid;
assign fifo_empty[18] = main_afe5808a2_clockdomaincrossing18_sink_valid;
assign fifo_empty[19] = main_afe5808a2_clockdomaincrossing19_sink_valid;
assign fifo_empty[20] = main_afe5808a2_clockdomaincrossing20_sink_valid;
assign fifo_empty[21] = main_afe5808a2_clockdomaincrossing21_sink_valid;
assign fifo_empty[22] = main_afe5808a2_clockdomaincrossing22_sink_valid;
assign fifo_empty[23] = main_afe5808a2_clockdomaincrossing23_sink_valid;
assign fifo_empty[24] = main_afe5808a3_clockdomaincrossing24_sink_valid;
assign fifo_empty[25] = main_afe5808a3_clockdomaincrossing25_sink_valid;
assign fifo_empty[26] = main_afe5808a3_clockdomaincrossing26_sink_valid;
assign fifo_empty[27] = main_afe5808a3_clockdomaincrossing27_sink_valid;
assign fifo_empty[28] = main_afe5808a3_clockdomaincrossing28_sink_valid;
assign fifo_empty[29] = main_afe5808a3_clockdomaincrossing29_sink_valid;
assign fifo_empty[30] = main_afe5808a3_clockdomaincrossing30_sink_valid;
assign fifo_empty[31] = main_afe5808a3_clockdomaincrossing31_sink_valid;
assign fifo_empty[32] = main_afe5808a4_clockdomaincrossing32_sink_valid;
assign fifo_empty[33] = main_afe5808a4_clockdomaincrossing33_sink_valid;
assign fifo_empty[34] = main_afe5808a4_clockdomaincrossing34_sink_valid;
assign fifo_empty[35] = main_afe5808a4_clockdomaincrossing35_sink_valid;
assign fifo_empty[36] = main_afe5808a4_clockdomaincrossing36_sink_valid;
assign fifo_empty[37] = main_afe5808a4_clockdomaincrossing37_sink_valid;
assign fifo_empty[38] = main_afe5808a4_clockdomaincrossing38_sink_valid;
assign fifo_empty[39] = main_afe5808a4_clockdomaincrossing39_sink_valid;

//assign clk_200 =


endmodule
