/dts-v1/;

/memreserve/	0x0000000000000000 0x0000000000001000;
/memreserve/	0x00000000ac1c0000 0x0000000000001000;
/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "SoMC Sumire-ROW";
	compatible = "somc,sumire-row", "qcom,msm8994";
	qcom,msm-id = <0xcf 0x20001>;
	qcom,pmic-id = <0x10009 0x1000a 0x00 0x00>;
	interrupt-parent = <0x01>;
	qcom,board-id = <0x08 0x00>;

	sony-sumire {
		model = "SoMC Sumire-ROW";
		compatible = "somc,sumire-row", "qcom,msm8994", "lk2nd,device";
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x02>;
				};

				core1 {
					cpu = <0x03>;
				};

				core2 {
					cpu = <0x04>;
				};

				core3 {
					cpu = <0x05>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x06>;
				};

				core1 {
					cpu = <0x07>;
				};

				core2 {
					cpu = <0x08>;
				};

				core3 {
					cpu = <0x09>;
				};
			};
		};

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x00>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x0a>;
			qcom,ldo = <0x0b>;
			next-level-cache = <0x0c>;
			linux,phandle = <0x02>;
			phandle = <0x02>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				power-domain = <0x0d>;
				qcom,dump-size = <0x00>;
				linux,phandle = <0x0c>;
				phandle = <0x0c>;

				l2-tlb {
					qcom,dump-size = <0x4000>;
					linux,phandle = <0x17c>;
					phandle = <0x17c>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x17e>;
				phandle = <0x17e>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x186>;
				phandle = <0x186>;
			};
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x01>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x0e>;
			qcom,ldo = <0x0f>;
			next-level-cache = <0x0c>;
			linux,phandle = <0x03>;
			phandle = <0x03>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x17f>;
				phandle = <0x17f>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x187>;
				phandle = <0x187>;
			};
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x02>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x10>;
			qcom,ldo = <0x11>;
			next-level-cache = <0x0c>;
			linux,phandle = <0x04>;
			phandle = <0x04>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x180>;
				phandle = <0x180>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x188>;
				phandle = <0x188>;
			};
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x03>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x12>;
			qcom,ldo = <0x13>;
			next-level-cache = <0x0c>;
			linux,phandle = <0x05>;
			phandle = <0x05>;

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x181>;
				phandle = <0x181>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x189>;
				phandle = <0x189>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x100>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x14>;
			qcom,ldo = <0x15>;
			next-level-cache = <0x16>;
			linux,phandle = <0x06>;
			phandle = <0x06>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				qcom,dump-size = <0x280040>;
				power-domain = <0x17>;
				linux,phandle = <0x16>;
				phandle = <0x16>;

				l2-tlb {
					qcom,dump-size = <0x4000>;
					linux,phandle = <0x17d>;
					phandle = <0x17d>;
				};
			};

			l1-itlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x174>;
				phandle = <0x174>;
			};

			l1-dtlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x178>;
				phandle = <0x178>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xd840>;
				linux,phandle = <0x182>;
				phandle = <0x182>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x18a>;
				phandle = <0x18a>;
			};
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x101>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x18>;
			qcom,ldo = <0x19>;
			next-level-cache = <0x16>;
			linux,phandle = <0x07>;
			phandle = <0x07>;

			l1-itlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x175>;
				phandle = <0x175>;
			};

			l1-dtlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x179>;
				phandle = <0x179>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xd840>;
				linux,phandle = <0x183>;
				phandle = <0x183>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x18b>;
				phandle = <0x18b>;
			};
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x102>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x1a>;
			qcom,ldo = <0x1b>;
			next-level-cache = <0x16>;
			linux,phandle = <0x08>;
			phandle = <0x08>;

			l1-itlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x176>;
				phandle = <0x176>;
			};

			l1-dtlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x17a>;
				phandle = <0x17a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xd840>;
				linux,phandle = <0x184>;
				phandle = <0x184>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x18c>;
				phandle = <0x18c>;
			};
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x103>;
			enable-method = "qcom,8994-arm-cortex-acc";
			qcom,acc = <0x1c>;
			qcom,ldo = <0x1d>;
			next-level-cache = <0x16>;
			linux,phandle = <0x09>;
			phandle = <0x09>;

			l1-itlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x177>;
				phandle = <0x177>;
			};

			l1-dtlb {
				qcom,dump-size = <0x400>;
				linux,phandle = <0x17b>;
				phandle = <0x17b>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0xd840>;
				linux,phandle = <0x185>;
				phandle = <0x185>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9040>;
				linux,phandle = <0x18d>;
				phandle = <0x18d>;
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";

		qcom,gdsc@fd8c1024 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus";
			reg = <0xfd8c1024 0x04>;
			status = "ok";
			clock-names = "ocmem_clk\0bus_clk\0core_clk";
			clocks = <0x1e 0x590416b8 0x1e 0x34fecbbe 0x1e 0xaf0dbde4>;
			linux,phandle = <0x103>;
			phandle = <0x103>;
		};

		qcom,gdsc@fd8c1040 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core0";
			reg = <0xfd8c1040 0x04>;
			status = "ok";
			qcom,support-hw-trigger;
			clock-names = "core0_clk";
			clocks = <0x1e 0xbe6e61f9>;
			linux,phandle = <0x112>;
			phandle = <0x112>;
		};

		qcom,gdsc@fd8c1044 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core1";
			reg = <0xfd8c1044 0x04>;
			status = "ok";
			qcom,support-hw-trigger;
			clock-names = "core1_clk";
			clocks = <0x1e 0x6324869c>;
			linux,phandle = <0x113>;
			phandle = <0x113>;
		};

		qcom,gdsc@fd8c1050 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core2";
			reg = <0xfd8c1050 0x04>;
			status = "ok";
			qcom,support-hw-trigger;
			clock-names = "core2_clk";
			clocks = <0x1e 0x24fa20a3>;
			linux,phandle = <0x114>;
			phandle = <0x114>;
		};

		qcom,gdsc@fd8c1404 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vpu";
			reg = <0xfd8c1404 0x04>;
			status = "disabled";
		};

		qcom,gdsc@fd8c34a0 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_camss_top";
			reg = <0xfd8c34a0 0x04>;
			status = "ok";
			clock-names = "csi0_clk\0csi1_clk\0bus_clk";
			clocks = <0x1e 0x3023937a 0x1e 0xe66fa522 0x1e 0x33a23277>;
			linux,phandle = <0x1f>;
			phandle = <0x1f>;
		};

		qcom,gdsc@fd8c2304 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_mdss";
			reg = <0xfd8c2304 0x04>;
			status = "ok";
			clock-names = "bus_clk\0core_clk";
			clocks = <0x1e 0xcc07d687 0x1e 0x618336ac>;
			linux,phandle = <0x27>;
			phandle = <0x27>;
		};

		qcom,gdsc@fd8c35a4 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_jpeg";
			reg = <0xfd8c35a4 0x04>;
			status = "ok";
			clock-names = "bus_clk\0core0_clk\0core1_clk\0core2_clk";
			clocks = <0x1e 0x7eeae7b 0x1e 0xa1f09a89 0x1e 0x32952078 0x1e 0xd3a2ff99>;
			parent-supply = <0x1f>;
			linux,phandle = <0x195>;
			phandle = <0x195>;
		};

		qcom,gdsc@fd8c36a4 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vfe";
			reg = <0xfd8c36a4 0x04>;
			status = "ok";
			clock-names = "bus_clk";
			clocks = <0x1e 0x8412c7db>;
			parent-supply = <0x1f>;
			linux,phandle = <0x198>;
			phandle = <0x198>;
		};

		qcom,gdsc@fd8c36d4 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_cpp";
			reg = <0xfd8c36d4 0x04>;
			status = "ok";
			clock-names = "bus_clk\0core_clk";
			clocks = <0x1e 0xccfc9229 0x1e 0x3ca47975>;
			parent-supply = <0x1f>;
			linux,phandle = <0x19a>;
			phandle = <0x19a>;
		};

		qcom,gdsc@fd8c4024 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_oxili_gx";
			reg = <0xfd8c4024 0x04>;
			status = "ok";
			clock-names = "core_clk";
			clocks = <0x1e 0x40c75e70>;
			parent-supply = <0x20>;
			linux,phandle = <0x197>;
			phandle = <0x197>;
		};

		qcom,gdsc@fd8c4034 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_oxili_cx";
			reg = <0xfd8c4034 0x04>;
			status = "ok";
			linux,phandle = <0x196>;
			phandle = <0x196>;
		};

		qcom,gdsc@fc400404 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_usb_hsic";
			reg = <0xfc400404 0x04>;
			status = "disabled";
		};

		qcom,gdsc@0xfc401e18 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_pcie";
			reg = <0xfc401e18 0x04>;
			status = "disabled";
		};

		qcom,gdsc@fc401ac4 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_pcie_0";
			reg = <0xfc401ac4 0x04>;
			status = "ok";
			linux,phandle = <0xba>;
			phandle = <0xba>;
		};

		qcom,gdsc@fc401b44 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_pcie_1";
			reg = <0xfc401b44 0x04>;
			status = "ok";
			linux,phandle = <0xc0>;
			phandle = <0xc0>;
		};

		qcom,gdsc@fc401e84 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_usb30";
			reg = <0xfc4003c4 0x04>;
			status = "ok";
			linux,phandle = <0xf9>;
			phandle = <0xf9>;
		};

		qcom,gdsc@fc401ec0 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_usb30_sec";
			reg = <0xfc401ec0 0x04>;
			status = "disabled";
		};

		qcom,gdsc@fd8c1804 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vcap";
			reg = <0xfd8c1804 0x04>;
			status = "disabled";
		};

		qcom,gdsc@fc744128 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_bcss";
			reg = <0xfc744128 0x04>;
			status = "disabled";
		};

		qcom,gdsc@fc401d44 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_ufs";
			reg = <0xfc401d44 0x04>;
			status = "ok";
			linux,phandle = <0xd9>;
			phandle = <0xd9>;
		};

		qcom,gdsc@fd8c3b64 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_fd";
			reg = <0xfd8c3b64 0x04>;
			status = "ok";
			clock-names = "bus_clk\0core_clk";
			clocks = <0x1e 0x60d01d11 0x1e 0x3badcae4>;
			linux,phandle = <0x199>;
			phandle = <0x199>;
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			reg = <0xf900d008 0x04>;
			qcom,remote-pid = <0x01>;
			qcom,irq-bitmask = <0x4000>;
			interrupts = <0x00 0x1b 0x01>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			reg = <0xf900d008 0x04>;
			qcom,remote-pid = <0x02>;
			qcom,irq-bitmask = <0x400>;
			interrupts = <0x00 0x9e 0x01>;
		};

		qcom,smp2pgpio-smp2p-7-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x07>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x21>;
			phandle = <0x21>;
		};

		qcom,smp2pgpio_test_smp2p_7_in {
			compatible = "qcom,smp2pgpio_test_smp2p_7_in";
			gpios = <0x21 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-7-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x07>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x22>;
			phandle = <0x22>;
		};

		qcom,smp2pgpio_test_smp2p_7_out {
			compatible = "qcom,smp2pgpio_test_smp2p_7_out";
			gpios = <0x22 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x01>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x23>;
			phandle = <0x23>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x23 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x01>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x24>;
			phandle = <0x24>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x24 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x02>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x25>;
			phandle = <0x25>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0x25 0x00 0x00>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x26>;
			phandle = <0x26>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0x26 0x00 0x00>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x02>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x109>;
			phandle = <0x109>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x10a>;
			phandle = <0x10a>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x01>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x106>;
			phandle = <0x106>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x01>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			linux,phandle = <0x107>;
			phandle = <0x107>;
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x01>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_smd_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "modem";
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-version = <0x01>;
			qcom,fragmented-data;
			qcom,disable-pil-loading;
		};

		qcom,ipc_router_q6_xprt {
			compatible = "qcom,ipc_router_smd_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "adsp";
			qcom,xprt-linkid = <0x01>;
			qcom,xprt-version = <0x01>;
			qcom,fragmented-data;
		};

		qcom,mdss_mdp@fd900000 {
			compatible = "qcom,mdss_mdp";
			reg = <0xfd900000 0x90000 0xfd9c8000 0x4d4>;
			reg-names = "mdp_phys\0vbif_phys";
			interrupts = <0x00 0x53 0x00>;
			vdd-supply = <0x27>;
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800>;
			qcom,mdss-ab-factor = <0x01 0x01>;
			qcom,mdss-ib-factor = <0x01 0x01>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,max-mixer-width = <0x800>;
			qcom,mdss-vbif-qos-rt-setting = <0x01 0x02 0x02 0x02>;
			qcom,mdss-vbif-qos-nrt-setting = <0x01 0x01 0x01 0x01>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,max-bandwidth-low-kbps = <0x6f63a0>;
			qcom,max-bandwidth-high-kbps = <0x6f63a0>;
			qcom,max-bandwidth-per-pipe-kbps = <0x1b7740>;
			qcom,max-clk-rate = <0x17d78400>;
			qcom,mdss-dram-channels = <0x02>;
			qcom,mdss-default-ot-wr-limit = <0x10>;
			qcom,mdss-default-ot-rd-limit = <0x10>;
			qcom,mdss-pipe-vig-off = <0x5000 0x7000 0x9000 0xb000>;
			qcom,mdss-pipe-rgb-off = <0x15000 0x17000 0x19000 0x1b000>;
			qcom,mdss-pipe-dma-off = <0x25000 0x27000>;
			qcom,mdss-pipe-cursor-off = <0x35000 0x37000>;
			qcom,mdss-pipe-vig-fetch-id = <0x01 0x04 0x07 0x13>;
			qcom,mdss-pipe-rgb-fetch-id = <0x10 0x11 0x12 0x16>;
			qcom,mdss-pipe-dma-fetch-id = <0x0a 0x0d>;
			qcom,mdss-pipe-vig-xin-id = <0x00 0x04 0x08 0x0c>;
			qcom,mdss-pipe-rgb-xin-id = <0x01 0x05 0x09 0x0d>;
			qcom,mdss-pipe-dma-xin-id = <0x02 0x0a>;
			qcom,mdss-pipe-cursor-xin-id = <0x07 0x07>;
			qcom,mdss-en-svs-high;
			qcom,mdss-has-panic-ctrl;
			qcom,mdss-pipe-vig-panic-ctrl-offsets = <0x00 0x01 0x02 0x03>;
			qcom,mdss-pipe-rgb-panic-ctrl-offsets = <0x04 0x05 0x06 0x07>;
			qcom,mdss-pipe-dma-panic-ctrl-offsets = <0x08 0x09>;
			qcom,mdss-pipe-rgb-fixed-mmb = <0x05 0x00 0x01 0x08 0x09 0x0a 0x05 0x02 0x03 0x0b 0x0c 0x0d 0x05 0x04 0x05 0x0e 0x0f 0x10 0x05 0x06 0x07 0x11 0x12 0x13>;
			qcom,mdss-pipe-vig-fixed-mmb = <0x02 0x14 0x18 0x02 0x15 0x19 0x02 0x16 0x1a 0x02 0x17 0x1b>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x00 0x00 0x2b4 0x00 0x00 0x2bc 0x00 0x00 0x2c4 0x00 0x00>;
			qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 0x04 0x08 0x2b4 0x04 0x08 0x2bc 0x04 0x08 0x2c4 0x04 0x08>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x08 0x0c 0x2b4 0x08 0x0c>;
			qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0x0f 0x3b0 0x10 0x0f>;
			qcom,mdss-pipe-sw-reset-off = <0x28>;
			qcom,mdss-pipe-vig-sw-reset-map = <0x05 0x06 0x07 0x08>;
			qcom,mdss-pipe-rgb-sw-reset-map = <0x09 0x0a 0x0b 0x0c>;
			qcom,mdss-pipe-dma-sw-reset-map = <0x0d 0x0e>;
			qcom,mdss-smp-data = <0x2c 0x2000>;
			qcom,mdss-sspp-len = <0x2000>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,mdss-mixer-intf-off = <0x45000 0x46000 0x47000 0x4a000>;
			qcom,mdss-mixer-wb-off = <0x48000 0x49000>;
			qcom,mdss-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,mdss-wb-off = <0x65000 0x65800 0x66000 0x66800 0x67000>;
			qcom,mdss-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800 0x6d000>;
			qcom,mdss-pingpong-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,mdss-ad-off = <0x79000 0x79800 0x7a000>;
			qcom,mdss-highest-bank-bit = <0x03>;
			qcom,mdss-has-decimation;
			qcom,mdss-has-rotator-downscale;
			qcom,mdss-has-bwc;
			qcom,mdss-wfd-mode = "intf";
			qcom,mdss-has-source-split;
			qcom,mdss-ctl-len = <0x200>;
			clocks = <0x1e 0x684ccb41 0x1e 0xcc07d687 0x1e 0x6dc1f8f1 0x1e 0x618336ac 0x1e 0x42a022d3>;
			clock-names = "iface_clk\0bus_clk\0core_clk_src\0core_clk\0vsync_clk";
			qcom,mdp-settings = <0x117c 0xffff 0x1184 0xc000ff00 0x11e0 0xa4 0x11e4 0x00 0x12ac 0xc0000ccc 0x12b4 0xc0000ccc 0x12bc 0xcccccc 0x12c4 0xcc 0x13a8 0xcccc0c0 0x13b0 0xccccc0c0 0x13b8 0xccccc0c0 0x13d0 0xccc000>;
			qcom,regs-dump-mdp = <0x1000 0x1408 0x2000 0x2064 0x2200 0x2264 0x2400 0x2464 0x2600 0x2664 0x2800 0x2864 0x5000 0x5130 0x5200 0x5230 0x7000 0x7130 0x7200 0x7230 0x9000 0x9130 0x9200 0x9230 0xb000 0xb130 0xb200 0xb230 0x15000 0x15130 0x15200 0x15230 0x17000 0x17130 0x17200 0x17230 0x19000 0x19130 0x19200 0x19230 0x1b000 0x1b130 0x1b200 0x1b230 0x25000 0x2512c 0x27000 0x2712c 0x45000 0x4538c 0x46000 0x4638c 0x47000 0x4738c 0x48000 0x4838c 0x49000 0x4938c 0x4a000 0x4a38c 0x55000 0x5522c 0x57000 0x5722c 0x59000 0x5922c 0x5b000 0x5b22c 0x65000 0x652b4 0x65800 0x65ab4 0x66000 0x662b4 0x66800 0x66ab4 0x67000 0x672b4 0x6b800 0x6ba54 0x6c000 0x6c254 0x6c800 0x6ca54 0x71000 0x710d0 0x71800 0x718d0>;
			qcom,regs-dump-names-mdp = "MDP\0CTL_0\0CTL_1\0CTL_2\0CTL_3\0CTL_4\0VIG0_SSPP\0VIG0\0VIG1_SSPP\0VIG1\0VIG2_SSPP\0VIG2\0VIG3_SSPP\0VIG3\0RGB0_SSPP\0RGB0\0RGB1_SSPP\0RGB1\0RGB2_SSPP\0RGB2\0RGB3_SSPP\0RGB3\0DMA0_SSPP\0DMA1_SSPP\0LAYER_0\0LAYER_1\0LAYER_2\0LAYER_3\0LAYER_4\0LAYER_5\0DSPP_0\0DSPP_1\0DSPP_2\0DSPP_3\0WB_0\0WB_1\0WB_2\0WB_3\0WB_4\0INTF_1\0INTF_2\0INTF_3\0PP_0\0PP_1";
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x800>;
			qcom,mdss-prefill-y-buffer-bytes = <0x1000>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x02>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x04>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0x800>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1400>;
			qcom,mdss-prefill-fbc-lines = <0x02>;
			qcom,mdss-pref-prim-intf = "dsi";
			somc,dric-gpio = <0x28 0x38 0x00>;
			somc,mul-channel-scaling = <0x03>;
			linux,phandle = <0x32>;
			phandle = <0x32>;

			qcom,mdss_fb_primary {
				cell-index = <0x00>;
				compatible = "qcom,mdss-fb";
				linux,contiguous-region = <0x29>;
				linux,phandle = <0x31>;
				phandle = <0x31>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0x2a>;
				};
			};

			qcom,mdss_fb_external {
				cell-index = <0x01>;
				compatible = "qcom,mdss-fb";
				linux,phandle = <0x41>;
				phandle = <0x41>;
			};

			qcom,mdss_fb_wfd {
				cell-index = <0x02>;
				compatible = "qcom,mdss-fb";
				linux,phandle = <0x3e>;
				phandle = <0x3e>;
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x280>;
				qcom,mdss-dsi-panel-height = <0x1e0>;
				qcom,mdss-dsi-h-front-porch = <0x06>;
				qcom,mdss-dsi-h-back-porch = <0x06>;
				qcom,mdss-dsi-h-pulse-width = <0x02>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x06>;
				qcom,mdss-dsi-v-front-porch = <0x06>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
				qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,panel-ack-disabled;
			};

			qcom,mdss_dsi_sim_video_0 {
				qcom,mdss-dsi-panel-name = "Sim dual 0 video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x500>;
				qcom,mdss-dsi-panel-height = <0x5a0>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x2c>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x04>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,panel-ack-disabled;
			};

			qcom,mdss_dsi_sim_video_1 {
				qcom,mdss-dsi-panel-name = "Sim dual 1 video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2c>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-destination = "display_2";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x500>;
				qcom,mdss-dsi-panel-height = <0x5a0>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x2c>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x04>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,panel-ack-disabled;
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x60>;
				qcom,mdss-dsi-h-back-porch = <0x40>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x10>;
				qcom,mdss-dsi-v-front-porch = <0x04>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,panel-ack-disabled;
			};

			qcom,mdss_dsi_sim_cmd_0 {
				qcom,mdss-dsi-panel-name = "Sim dual 0 cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x500>;
				qcom,mdss-dsi-panel-height = <0x5a0>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x2c>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x04>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,panel-ack-disabled;
			};

			qcom,mdss_dsi_sim_cmd_1 {
				qcom,mdss-dsi-panel-name = "Sim dual 1 cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2c>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_2";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x500>;
				qcom,mdss-dsi-panel-height = <0x5a0>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x2c>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x04>;
				qcom,mdss-dsi-v-front-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x04>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,cmd-sync-wait-trigger;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,panel-ack-disabled;
			};

			qcom,mdss_dsi_sharp_wqxga_video_0 {
				qcom,mdss-dsi-panel-name = "Dual 0 SHARP video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x320>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-h-front-porch = <0x4c>;
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x0b>;
				qcom,mdss-dsi-v-front-porch = <0x02>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00 05 01 00 00 02 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 a0 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-panel-timings = <0xe2362400 0x666a2838 0x2a030400>;
				qcom,mdss-dsi-t-clk-post = <0x02>;
				qcom,mdss-dsi-t-clk-pre = <0x2a>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-pmic-pwm-frequency = <0x32>;
				qcom,mdss-dsi-bl-pmic-bank-select = <0x02>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x02 0x00 0x05 0x01 0x78>;
				qcom,mdss-pan-physical-width-dimension = <0x53>;
				qcom,mdss-pan-physical-height-dimension = <0x85>;
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-panel-status-check-mode = "bta_check";
				qcom,mdss-dsi-tx-eot-append;
				qcom,esd-check-enabled;
				qcom,cont-splash-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
			};

			qcom,mdss_dsi_sharp_wqxga_video_1 {
				qcom,mdss-dsi-panel-name = "Dual 1 SHARP video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2c>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-destination = "display_2";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x320>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-h-front-porch = <0x4c>;
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x0b>;
				qcom,mdss-dsi-v-front-porch = <0x02>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00 05 01 00 00 02 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 a0 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,cmd-sync-wait-broadcast;
				qcom,cmd-sync-wait-trigger;
				qcom,mdss-dsi-panel-timings = <0xe2362400 0x666a2838 0x2a030400>;
				qcom,mdss-dsi-t-clk-post = <0x02>;
				qcom,mdss-dsi-t-clk-pre = <0x2a>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x02 0x00 0x05 0x01 0x78>;
				qcom,mdss-pan-physical-width-dimension = <0x53>;
				qcom,mdss-pan-physical-height-dimension = <0x85>;
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-panel-status-check-mode = "bta_check";
				qcom,mdss-dsi-tx-eot-append;
				qcom,esd-check-enabled;
				qcom,cont-splash-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				linux,phandle = <0x3d>;
				phandle = <0x3d>;
			};

			qcom,mdss_dsi_jdi_1080p_video {
				qcom,mdss-dsi-panel-name = "jdi 1080p video mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x60>;
				qcom,mdss-dsi-h-back-porch = <0x40>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x10>;
				qcom,mdss-dsi-v-front-porch = <0x04>;
				qcom,mdss-dsi-v-pulse-width = <0x01>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 55 00 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 29 00 05 01 00 00 78 00 02 11 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 79 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe7362400 0x666a2a3a 0x2d030400>;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x3d>;
				qcom,mdss-pan-physical-height-dimension = <0x6e>;
				qcom,cont-splash-enabled;
			};

			qcom,mdss_dsi_sharp_1080p_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x46>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x00>;
				qcom,mdss-dsi-h-back-porch = <0x00>;
				qcom,mdss-dsi-h-pulse-width = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x00>;
				qcom,mdss-dsi-v-front-porch = <0x00>;
				qcom,mdss-dsi-v-pulse-width = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 b0 03 05 01 00 00 78 00 01 11 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 24 15 01 00 00 00 00 02 ff 23 15 01 00 00 00 00 02 08 05 15 01 00 00 00 00 02 46 90 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 92 01 15 01 00 00 00 00 02 ff 10 05 01 00 00 28 00 01 29];
				qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe7362400 0x666a2a3a 0x2d030400>;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,cont-splash-enabled;
			};

			somc,jdi_novatek_fullhd_cmd_panel {
				qcom,mdss-dsi-panel-name = [37 00];
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-v-back-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0xe9>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x72>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				somc,mdss-dsi-init-command = [23 01 00 00 00 00 02 ff 10 05 01 00 00 14 00 01 01 23 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 00 39 01 00 00 00 00 04 3b 03 08 08 23 01 00 00 00 00 02 ff e0 23 01 00 00 00 00 02 b5 86 23 01 00 00 00 00 02 b6 77 23 01 00 00 00 00 02 b8 ad 23 01 00 00 00 00 02 fb 01 23 01 00 00 00 00 02 ff 24 23 01 00 00 00 00 02 fb 01 23 01 00 00 00 00 02 92 8e 23 01 00 00 00 00 02 ff 10 23 01 00 00 01 00 02 fb 01 05 01 00 00 00 00 01 29];
				qcom,mdss-dsi-on-command = <0x5010000 0xa000111>;
				qcom,mdss-dsi-off-command = <0x5010000 0x14000128 0x5010000 0x50000110>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x6866323c 0x2c030400>;
				qcom,mdss-dsi-t-clk-post = <0x21>;
				qcom,mdss-dsi-t-clk-pre = <0x2b>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,qpnp-lab-limit-maximum-current = <0xc8>;
				qcom,qpnp-ibb-limit-maximum-current = <0x320>;
				somc,mdss-dsi-disp-on-in-hs = <0x00>;
				somc,mdss-dsi-wait-time-before-on-cmd = <0x00>;
				somc,platform-regulator-settings = [03 03 03 00 20 00 01];
				somc,mdss-dsi-lane-config = [02 00 ef 00 20 00 00 01 ff 02 00 ef 00 40 00 00 01 ff 02 00 ef 40 20 00 00 01 ff 02 00 ef 40 00 00 00 01 ff 00 00 45 80 00 00 00 01 97];
				somc,pw-on-rst-seq = <0x00 0x14 0x01 0x0f>;
				somc,disp-en-off-post = <0x46>;
				somc,pw-off-rst-seq = <0x00 0x00>;
				somc,pw-down-period = <0x64>;
				somc,lab-output-voltage = <0x5265c0>;
				somc,ibb-output-voltage = <0x5265c0>;
				somc,lcd-id = <0x01>;
				somc,lcd-id-adc = <0x562e8 0x65130>;
				somc,mdss-dsi-master;
				somc,change-fps-enable;
				somc,change-fps-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 92 8e 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 03 44 03 00];
				somc,display-clock = <0xfe3620>;
				somc,driver-ic-vbp = <0x08>;
				somc,driver-ic-vfp = <0x08>;
				somc,change-fps-rtn-adj;
				somc,change-fps-rtn-pos = <0x01 0x01>;
				somc,fps-threshold = <0xb928>;
				somc,te-c-mode-60fps = <0x03 0x00>;
				somc,te-c-mode-45fps = <0x04 0xff>;
				somc,te-c-mode-pos = <0x03 0x01>;
				somc,mdss-dsi-lock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 55 15 01 00 00 00 00 02 f1 aa 15 01 00 00 01 00 02 f2 66];
				somc,mdss-dsi-unlock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 aa 15 01 00 00 00 00 02 f1 55 15 01 00 00 01 00 02 f2 99];
				somc,mdss-dsi-pcc-enable;
				somc,mdss-dsi-uv-command = <0x6010000 0x1da 0x6010000 0x1db>;
				somc,mdss-dsi-uv-param-type = <0x04>;
				somc,mdss-dsi-pcc-table-size = <0xe1>;
				somc,mdss-dsi-pcc-table = <0x00 0x01 0x38 0x3b 0x38 0x3b 0x5180 0x7000 0x8000 0x00 0x02 0x34 0x37 0x38 0x3b 0x5500 0x7000 0x8000 0x00 0x03 0x30 0x33 0x38 0x3b 0x5880 0x6f80 0x8000 0x00 0x04 0x2c 0x2f 0x38 0x3b 0x5d00 0x6f00 0x8000 0x00 0x05 0x28 0x2b 0x38 0x3b 0x6080 0x6e80 0x8000 0x00 0x06 0x24 0x27 0x38 0x3b 0x6500 0x6e80 0x8000 0x00 0x07 0x20 0x23 0x38 0x3b 0x6880 0x6e00 0x8000 0x00 0x08 0x1c 0x1f 0x38 0x3b 0x6b80 0x6d80 0x8000 0x00 0x09 0x18 0x1b 0x38 0x3b 0x6f00 0x6d80 0x8000 0x00 0x0a 0x14 0x17 0x38 0x3b 0x7400 0x6d00 0x8000 0x00 0x0b 0x10 0x13 0x38 0x3b 0x7b80 0x6d00 0x8000 0x00 0x0c 0x0c 0x0f 0x38 0x3b 0x8000 0x6c00 0x8000 0x00 0x0d 0x08 0x0b 0x38 0x3b 0x8000 0x6680 0x7900 0x00 0x0e 0x04 0x07 0x38 0x3b 0x8000 0x5f80 0x7200 0x00 0x0f 0x00 0x03 0x38 0x3b 0x8000 0x5780 0x6980 0x00 0x10 0x38 0x3b 0x34 0x37 0x5600 0x7380 0x8000 0x00 0x11 0x34 0x37 0x34 0x37 0x5980 0x7300 0x8000 0x00 0x12 0x30 0x33 0x34 0x37 0x5d80 0x7300 0x8000 0x00 0x13 0x2c 0x2f 0x34 0x37 0x6100 0x7280 0x8000 0x00 0x14 0x28 0x2b 0x34 0x37 0x6500 0x7200 0x8000 0x00 0x15 0x24 0x27 0x34 0x37 0x6880 0x7180 0x8000 0x00 0x16 0x20 0x23 0x34 0x37 0x6b80 0x7100 0x8000 0x00 0x17 0x1c 0x1f 0x34 0x37 0x6e80 0x7080 0x8000 0x00 0x18 0x18 0x1b 0x34 0x37 0x7300 0x7080 0x8000 0x00 0x19 0x14 0x17 0x34 0x37 0x7a00 0x7000 0x8000 0x00 0x1a 0x10 0x13 0x34 0x37 0x7e80 0x6f80 0x8000 0x00 0x1b 0x0c 0x0f 0x34 0x37 0x8000 0x6b00 0x7c80 0x00 0x1c 0x08 0x0b 0x34 0x37 0x8000 0x6500 0x7500 0x00 0x1d 0x04 0x07 0x34 0x37 0x8000 0x5d80 0x6d80 0x00 0x1e 0x00 0x03 0x34 0x37 0x8000 0x5500 0x6500 0x00 0x1f 0x38 0x3b 0x30 0x33 0x5a00 0x7700 0x8000 0x00 0x20 0x34 0x37 0x30 0x33 0x5e00 0x7600 0x8000 0x00 0x21 0x30 0x33 0x30 0x33 0x6100 0x7580 0x8000 0x00 0x22 0x2c 0x2f 0x30 0x33 0x6500 0x7500 0x8000 0x00 0x23 0x28 0x2b 0x30 0x33 0x6880 0x7480 0x8000 0x00 0x24 0x24 0x27 0x30 0x33 0x6b80 0x7400 0x8000 0x00 0x25 0x20 0x23 0x30 0x33 0x6e80 0x7380 0x8000 0x00 0x26 0x1c 0x1f 0x30 0x33 0x7200 0x7380 0x8000 0x00 0x27 0x18 0x1b 0x30 0x33 0x7880 0x7300 0x8000 0x00 0x28 0x14 0x17 0x30 0x33 0x7d80 0x7300 0x8000 0x00 0x29 0x10 0x13 0x30 0x33 0x8000 0x7080 0x7e80 0x00 0x2a 0x0c 0x0f 0x30 0x33 0x8000 0x6a80 0x7780 0x00 0x2b 0x08 0x0b 0x30 0x33 0x8000 0x6400 0x7180 0x00 0x2c 0x04 0x07 0x30 0x33 0x8000 0x5c00 0x6980 0x00 0x2d 0x00 0x03 0x30 0x33 0x8000 0x5280 0x6100 0x00 0x2e 0x38 0x3b 0x2c 0x2f 0x5e00 0x7a80 0x8000 0x00 0x2f 0x34 0x37 0x2c 0x2f 0x6180 0x7a00 0x8000 0x00 0x30 0x30 0x33 0x2c 0x2f 0x6580 0x7900 0x8000 0x00 0x31 0x2c 0x2f 0x2c 0x2f 0x6880 0x7880 0x8000 0x00 0x32 0x28 0x2b 0x2c 0x2f 0x6b00 0x7800 0x8000 0x00 0x33 0x24 0x27 0x2c 0x2f 0x6e00 0x7780 0x8000 0x00 0x34 0x20 0x23 0x2c 0x2f 0x7180 0x7700 0x8000 0x00 0x35 0x1c 0x1f 0x2c 0x2f 0x7780 0x7680 0x8000 0x00 0x36 0x18 0x1b 0x2c 0x2f 0x7c80 0x7600 0x8000 0x00 0x37 0x14 0x17 0x2c 0x2f 0x8000 0x7500 0x7f80 0x00 0x38 0x10 0x13 0x2c 0x2f 0x8000 0x7000 0x7a80 0x00 0x39 0x0c 0x0f 0x2c 0x2f 0x8000 0x6980 0x7400 0x00 0x3a 0x08 0x0b 0x2c 0x2f 0x8000 0x6280 0x6d80 0x00 0x3b 0x04 0x07 0x2c 0x2f 0x8000 0x5980 0x6600 0x00 0x3c 0x00 0x03 0x2c 0x2f 0x8000 0x5000 0x5d80 0x00 0x3d 0x38 0x3b 0x28 0x2b 0x6180 0x7e80 0x8000 0x00 0x3e 0x34 0x37 0x28 0x2b 0x6580 0x7e00 0x8000 0x00 0x3f 0x30 0x33 0x28 0x2b 0x6800 0x7d00 0x8000 0x00 0x40 0x2c 0x2f 0x28 0x2b 0x6a80 0x7c80 0x8000 0x00 0x41 0x28 0x2b 0x28 0x2b 0x6d80 0x7c00 0x8000 0x00 0x42 0x24 0x27 0x28 0x2b 0x7100 0x7b00 0x8000 0x00 0x43 0x20 0x23 0x28 0x2b 0x7600 0x7a80 0x8000 0x00 0x44 0x1c 0x1f 0x28 0x2b 0x7b80 0x7900 0x8000 0x00 0x45 0x18 0x1b 0x28 0x2b 0x7f80 0x7880 0x8000 0x00 0x46 0x14 0x17 0x28 0x2b 0x8000 0x7480 0x7c80 0x00 0x47 0x10 0x13 0x28 0x2b 0x8000 0x6f00 0x7680 0x00 0x48 0x0c 0x0f 0x28 0x2b 0x8000 0x6880 0x7100 0x00 0x49 0x08 0x0b 0x28 0x2b 0x8000 0x6080 0x6a80 0x00 0x4a 0x04 0x07 0x28 0x2b 0x8000 0x5780 0x6300 0x00 0x4b 0x00 0x03 0x28 0x2b 0x8000 0x4d00 0x5a00 0x00 0x4c 0x38 0x3b 0x24 0x27 0x6300 0x8000 0x7e80 0x00 0x4d 0x34 0x37 0x24 0x27 0x6780 0x8000 0x7f80 0x00 0x4e 0x30 0x33 0x24 0x27 0x6a80 0x8000 0x8000 0x00 0x4f 0x2c 0x2f 0x24 0x27 0x6d00 0x7f80 0x8000 0x00 0x50 0x28 0x2b 0x24 0x27 0x7000 0x7f00 0x8000 0x00 0x51 0x24 0x27 0x24 0x27 0x7400 0x7e80 0x8000 0x00 0x52 0x20 0x23 0x24 0x27 0x7a80 0x7e00 0x8000 0x00 0x53 0x1c 0x1f 0x24 0x27 0x7e00 0x7d00 0x8000 0x00 0x54 0x18 0x1b 0x24 0x27 0x8000 0x7a00 0x7e00 0x00 0x55 0x14 0x17 0x24 0x27 0x8000 0x7400 0x7880 0x00 0x56 0x10 0x13 0x24 0x27 0x8000 0x6e80 0x7380 0x00 0x57 0x0c 0x0f 0x24 0x27 0x8000 0x6780 0x6e00 0x00 0x58 0x08 0x0b 0x24 0x27 0x8000 0x5f00 0x6700 0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x5580 0x5f80 0x00 0x5a 0x00 0x03 0x24 0x27 0x8000 0x4a00 0x5700 0x00 0x5b 0x38 0x3b 0x20 0x23 0x6180 0x8000 0x7b00 0x00 0x5c 0x34 0x37 0x20 0x23 0x6680 0x8000 0x7c80 0x00 0x5d 0x30 0x33 0x20 0x23 0x6a00 0x8000 0x7d00 0x00 0x5e 0x2c 0x2f 0x20 0x23 0x6d00 0x8000 0x7e00 0x00 0x5f 0x28 0x2b 0x20 0x23 0x7100 0x8000 0x7e80 0x00 0x60 0x24 0x27 0x20 0x23 0x7800 0x8000 0x7f00 0x00 0x61 0x20 0x23 0x20 0x23 0x7d00 0x8000 0x8000 0x00 0x62 0x1c 0x1f 0x20 0x23 0x8000 0x7f00 0x7f80 0x00 0x63 0x18 0x1b 0x20 0x23 0x8000 0x7900 0x7b00 0x00 0x64 0x14 0x17 0x20 0x23 0x8000 0x7380 0x7600 0x00 0x65 0x10 0x13 0x20 0x23 0x8000 0x6d80 0x7100 0x00 0x66 0x0c 0x0f 0x20 0x23 0x8000 0x6600 0x6b00 0x00 0x67 0x08 0x0b 0x20 0x23 0x8000 0x5d80 0x6400 0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x5400 0x5d00 0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x4680 0x5480 0x00 0x6a 0x38 0x3b 0x1c 0x1f 0x6080 0x8000 0x7780 0x00 0x6b 0x34 0x37 0x1c 0x1f 0x6580 0x8000 0x7880 0x00 0x6c 0x30 0x33 0x1c 0x1f 0x6900 0x8000 0x7980 0x00 0x6d 0x2c 0x2f 0x1c 0x1f 0x6d00 0x8000 0x7a80 0x00 0x6e 0x28 0x2b 0x1c 0x1f 0x7080 0x8000 0x7c00 0x00 0x6f 0x24 0x27 0x1c 0x1f 0x7780 0x8000 0x7c80 0x00 0x70 0x20 0x23 0x1c 0x1f 0x7d00 0x8000 0x7d00 0x00 0x71 0x18 0x1b 0x1c 0x1f 0x8000 0x7900 0x7800 0x00 0x72 0x14 0x17 0x1c 0x1f 0x8000 0x7300 0x7380 0x00 0x73 0x10 0x13 0x1c 0x1f 0x8000 0x6d00 0x6e80 0x00 0x74 0x0c 0x0f 0x1c 0x1f 0x8000 0x6500 0x6880 0x00 0x75 0x08 0x0b 0x1c 0x1f 0x8000 0x5c00 0x6200 0x00 0x76 0x04 0x07 0x1c 0x1f 0x8000 0x5180 0x5a00 0x00 0x77 0x00 0x03 0x1c 0x1f 0x8000 0x4300 0x5200 0x00 0x78 0x38 0x3b 0x18 0x1b 0x5f80 0x8000 0x7500 0x00 0x79 0x34 0x37 0x18 0x1b 0x6480 0x8000 0x7600 0x00 0x7a 0x30 0x33 0x18 0x1b 0x6900 0x8000 0x7680 0x00 0x7b 0x2c 0x2f 0x18 0x1b 0x6c00 0x8000 0x7780 0x00 0x7c 0x28 0x2b 0x18 0x1b 0x7000 0x8000 0x7880 0x00 0x7d 0x24 0x27 0x18 0x1b 0x7600 0x8000 0x7900 0x00 0x7e 0x20 0x23 0x18 0x1b 0x7c80 0x8000 0x7980 0x00 0x7f 0x1c 0x1f 0x18 0x1b 0x8000 0x7f00 0x7980 0x00 0x80 0x18 0x1b 0x18 0x1b 0x8000 0x7880 0x7580 0x00 0x81 0x14 0x17 0x18 0x1b 0x8000 0x7300 0x7100 0x00 0x82 0x10 0x13 0x18 0x1b 0x8000 0x6c00 0x6b80 0x00 0x83 0x0c 0x0f 0x18 0x1b 0x8000 0x6400 0x6600 0x00 0x84 0x08 0x0b 0x18 0x1b 0x8000 0x5a00 0x5f80 0x00 0x85 0x04 0x07 0x18 0x1b 0x8000 0x4f00 0x5800 0x00 0x86 0x00 0x03 0x18 0x1b 0x8000 0x3f80 0x4f80 0x00 0x87 0x38 0x3b 0x14 0x17 0x5e00 0x8000 0x7200 0x00 0x88 0x34 0x37 0x14 0x17 0x6300 0x8000 0x7300 0x00 0x89 0x30 0x33 0x14 0x17 0x6800 0x8000 0x7400 0x00 0x8a 0x2c 0x2f 0x14 0x17 0x6b80 0x8000 0x7500 0x00 0x8b 0x28 0x2b 0x14 0x17 0x6f80 0x8000 0x7600 0x00 0x8c 0x24 0x27 0x14 0x17 0x7500 0x8000 0x7680 0x00 0x8d 0x20 0x23 0x14 0x17 0x7c80 0x8000 0x7780 0x00 0x8e 0x1c 0x1f 0x14 0x17 0x8000 0x7f00 0x7780 0x00 0x8f 0x18 0x1b 0x14 0x17 0x8000 0x7880 0x7380 0x00 0x90 0x14 0x17 0x14 0x17 0x8000 0x7280 0x6f00 0x00 0x91 0x10 0x13 0x14 0x17 0x8000 0x6b00 0x6980 0x00 0x92 0x0c 0x0f 0x14 0x17 0x8000 0x6280 0x6380 0x00 0x93 0x08 0x0b 0x14 0x17 0x8000 0x5880 0x5d80 0x00 0x94 0x04 0x07 0x14 0x17 0x8000 0x4c00 0x5600 0x00 0x95 0x00 0x03 0x14 0x17 0x8000 0x3b00 0x4d00 0x00 0x96 0x38 0x3b 0x10 0x13 0x5d00 0x8000 0x7000 0x00 0x97 0x34 0x37 0x10 0x13 0x6200 0x8000 0x7100 0x00 0x98 0x30 0x33 0x10 0x13 0x6780 0x8000 0x7200 0x00 0x99 0x2c 0x2f 0x10 0x13 0x6b00 0x8000 0x7300 0x00 0x9a 0x28 0x2b 0x10 0x13 0x6f00 0x8000 0x7380 0x00 0x9b 0x24 0x27 0x10 0x13 0x7500 0x8000 0x7480 0x00 0x9c 0x20 0x23 0x10 0x13 0x7c80 0x8000 0x7580 0x00 0x9d 0x1c 0x1f 0x10 0x13 0x8000 0x7f80 0x7580 0x00 0x9e 0x18 0x1b 0x10 0x13 0x8000 0x7880 0x7180 0x00 0x9f 0x14 0x17 0x10 0x13 0x8000 0x7200 0x6c00 0x00 0xa0 0x10 0x13 0x10 0x13 0x8000 0x6a80 0x6780 0x00 0xa1 0x0c 0x0f 0x10 0x13 0x8000 0x6180 0x6200 0x00 0xa2 0x08 0x0b 0x10 0x13 0x8000 0x5680 0x5b00 0x00 0xa3 0x04 0x07 0x10 0x13 0x8000 0x4980 0x5400 0x00 0xa4 0x00 0x03 0x10 0x13 0x8000 0x3680 0x4a80 0x00 0xa5 0x38 0x3b 0x0c 0x0f 0x5b00 0x8000 0x6d80 0x00 0xa6 0x34 0x37 0x0c 0x0f 0x6080 0x8000 0x6e80 0x00 0xa7 0x30 0x33 0x0c 0x0f 0x6680 0x8000 0x6f80 0x00 0xa8 0x2c 0x2f 0x0c 0x0f 0x6a80 0x8000 0x7080 0x00 0xa9 0x28 0x2b 0x0c 0x0f 0x6e80 0x8000 0x7180 0x00 0xaa 0x24 0x27 0x0c 0x0f 0x7400 0x8000 0x7280 0x00 0xab 0x20 0x23 0x0c 0x0f 0x7c00 0x8000 0x7380 0x00 0xac 0x1c 0x1f 0x0c 0x0f 0x8000 0x7f80 0x7380 0x00 0xad 0x18 0x1b 0x0c 0x0f 0x8000 0x7800 0x6f80 0x00 0xae 0x14 0x17 0x0c 0x0f 0x8000 0x7180 0x6b00 0x00 0xaf 0x10 0x13 0x0c 0x0f 0x8000 0x6980 0x6580 0x00 0xb0 0x0c 0x0f 0x0c 0x0f 0x8000 0x6000 0x6000 0x00 0xb1 0x08 0x0b 0x0c 0x0f 0x8000 0x5480 0x5980 0x00 0xb2 0x04 0x07 0x0c 0x0f 0x8000 0x4680 0x5280 0x00 0xb3 0x00 0x03 0x0c 0x0f 0x8000 0x3100 0x4880 0x00 0xb4 0x38 0x3b 0x08 0x0b 0x5980 0x8000 0x6b00 0x00 0xb5 0x34 0x37 0x08 0x0b 0x5f80 0x8000 0x6c00 0x00 0xb6 0x30 0x33 0x08 0x0b 0x6580 0x8000 0x6d80 0x00 0xb7 0x2c 0x2f 0x08 0x0b 0x6a00 0x8000 0x6e80 0x00 0xb8 0x28 0x2b 0x08 0x0b 0x6e80 0x8000 0x6f80 0x00 0xb9 0x24 0x27 0x08 0x0b 0x7380 0x8000 0x7080 0x00 0xba 0x20 0x23 0x08 0x0b 0x7c00 0x8000 0x7180 0x00 0xbb 0x1c 0x1f 0x08 0x0b 0x8000 0x7f80 0x7180 0x00 0xbc 0x18 0x1b 0x08 0x0b 0x8000 0x7800 0x6d80 0x00 0xbd 0x14 0x17 0x08 0x0b 0x8000 0x7100 0x6900 0x00 0xbe 0x10 0x13 0x08 0x0b 0x8000 0x6880 0x6400 0x00 0xbf 0x0c 0x0f 0x08 0x0b 0x8000 0x5e80 0x5e80 0x00 0xc0 0x08 0x0b 0x08 0x0b 0x8000 0x5380 0x5780 0x00 0xc1 0x04 0x07 0x08 0x0b 0x8000 0x4400 0x5080 0x00 0xc2 0x00 0x03 0x08 0x0b 0x8000 0x2b00 0x4680 0x00 0xc3 0x38 0x3b 0x04 0x07 0x5800 0x8000 0x6900 0x00 0xc4 0x34 0x37 0x04 0x07 0x5e80 0x8000 0x6a80 0x00 0xc5 0x30 0x33 0x04 0x07 0x6480 0x8000 0x6b00 0x00 0xc6 0x2c 0x2f 0x04 0x07 0x6980 0x8000 0x6d00 0x00 0xc7 0x28 0x2b 0x04 0x07 0x6d80 0x8000 0x6e00 0x00 0xc8 0x24 0x27 0x04 0x07 0x7300 0x8000 0x6f00 0x00 0xc9 0x20 0x23 0x04 0x07 0x7b80 0x8000 0x6f80 0x00 0xca 0x1c 0x1f 0x04 0x07 0x8000 0x7f80 0x7000 0x00 0xcb 0x18 0x1b 0x04 0x07 0x8000 0x7800 0x6b80 0x00 0xcc 0x14 0x17 0x04 0x07 0x8000 0x7080 0x6780 0x00 0xcd 0x10 0x13 0x04 0x07 0x8000 0x6800 0x6280 0x00 0xce 0x0c 0x0f 0x04 0x07 0x8000 0x5d80 0x5d00 0x00 0xcf 0x08 0x0b 0x04 0x07 0x8000 0x5180 0x5680 0x00 0xd0 0x04 0x07 0x04 0x07 0x8000 0x4080 0x4f00 0x00 0xd1 0x00 0x03 0x04 0x07 0x8000 0x2800 0x4500 0x00 0xd2 0x38 0x3b 0x00 0x03 0x5600 0x8000 0x6780 0x00 0xd3 0x34 0x37 0x00 0x03 0x5d00 0x8000 0x6880 0x00 0xd4 0x30 0x33 0x00 0x03 0x6300 0x8000 0x6a00 0x00 0xd5 0x2c 0x2f 0x00 0x03 0x6900 0x8000 0x6b00 0x00 0xd6 0x28 0x2b 0x00 0x03 0x6d00 0x8000 0x6b80 0x00 0xd7 0x24 0x27 0x00 0x03 0x7280 0x8000 0x6d00 0x00 0xd8 0x20 0x23 0x00 0x03 0x7b80 0x8000 0x6e00 0x00 0xd9 0x1c 0x1f 0x00 0x03 0x8000 0x7f80 0x6e80 0x00 0xda 0x18 0x1b 0x00 0x03 0x8000 0x7780 0x6a80 0x00 0xdb 0x14 0x17 0x00 0x03 0x8000 0x7000 0x6600 0x00 0xdc 0x10 0x13 0x00 0x03 0x8000 0x6700 0x6100 0x00 0xdd 0x0c 0x0f 0x00 0x03 0x8000 0x5c00 0x5b80 0x00 0xde 0x08 0x0b 0x00 0x03 0x8000 0x4f80 0x5480 0x00 0xdf 0x04 0x07 0x00 0x03 0x8000 0x3d00 0x4d00 0x00 0xe0 0x00 0x03 0x00 0x03 0x8000 0x2800 0x4380 0xff 0x00 0x00 0x3b 0x00 0x3b 0x8000 0x8000 0x8000>;
			};

			somc,lgd_novatek_fullhd_cmd_panel_ID9 {
				qcom,mdss-dsi-panel-name = [39 00];
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-v-back-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0xe9>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x72>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 2d 94 15 01 00 00 00 00 02 60 05 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b8 ad 15 01 00 00 00 00 02 b5 86 15 01 00 00 00 00 02 b6 77 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 92 8e 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 00 05 01 00 00 1e 00 01 11];
				qcom,mdss-dsi-on-command = <0x5010000 0x129>;
				qcom,mdss-dsi-off-command = <0x5010000 0x14000128 0x5010000 0x64000110>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x6866323c 0x2c030400>;
				qcom,mdss-dsi-t-clk-post = <0x21>;
				qcom,mdss-dsi-t-clk-pre = <0x2b>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,qpnp-lab-limit-maximum-current = <0xc8>;
				qcom,qpnp-ibb-limit-maximum-current = <0x320>;
				somc,mdss-dsi-disp-on-in-hs = <0x00>;
				somc,mdss-dsi-wait-time-before-on-cmd = <0x00>;
				somc,platform-regulator-settings = [03 03 03 00 20 00 01];
				somc,mdss-dsi-lane-config = [02 00 ef 00 20 00 00 01 ff 02 00 ef 00 40 00 00 01 ff 02 00 ef 40 20 00 00 01 ff 02 00 ef 40 00 00 00 01 ff 00 00 45 80 00 00 00 01 97];
				somc,disp-en-on-pre = <0x01>;
				somc,pw-on-rst-seq = <0x00 0x14 0x01 0x0a 0x00 0x01 0x01 0x14>;
				somc,disp-en-off-post = <0x0a>;
				somc,pw-off-rst-seq = <0x00 0x01>;
				somc,pw-down-period = <0x64>;
				somc,lab-output-voltage = <0x56f9a0>;
				somc,ibb-output-voltage = <0x56f9a0>;
				somc,lcd-id = <0x01>;
				somc,lcd-id-adc = <0x00 0xdea8>;
				somc,mdss-dsi-master;
				somc,change-fps-enable;
				somc,change-fps-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 92 8e 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 03 44 03 00];
				somc,display-clock = <0xfe3620>;
				somc,driver-ic-vbp = <0x04>;
				somc,driver-ic-vfp = <0x0a>;
				somc,change-fps-rtn-adj;
				somc,change-fps-rtn-pos = <0x01 0x01>;
				somc,fps-threshold = <0xb928>;
				somc,te-c-mode-60fps = <0x03 0x00>;
				somc,te-c-mode-45fps = <0x04 0xff>;
				somc,te-c-mode-pos = <0x03 0x01>;
				somc,mdss-dsi-lock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 55 15 01 00 00 00 00 02 f1 aa 15 01 00 00 01 00 02 f2 66];
				somc,mdss-dsi-unlock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 aa 15 01 00 00 00 00 02 f1 55 15 01 00 00 01 00 02 f2 99];
				somc,mdss-dsi-pcc-enable;
				somc,mdss-dsi-uv-command = <0x6010000 0x1da 0x6010000 0x1db>;
				somc,mdss-dsi-uv-param-type = <0x04>;
				somc,mdss-dsi-pcc-table-size = <0xe1>;
				somc,mdss-dsi-pcc-table = <0x00 0x01 0x38 0x3b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x02 0x34 0x37 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x03 0x30 0x33 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x04 0x2c 0x2f 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x05 0x28 0x2b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x06 0x24 0x27 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x07 0x20 0x23 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x08 0x1c 0x1f 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x09 0x18 0x1b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0a 0x14 0x17 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0b 0x10 0x13 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0c 0x0c 0x0f 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0d 0x08 0x0b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0e 0x04 0x07 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0f 0x00 0x03 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x10 0x38 0x3b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x11 0x34 0x37 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x12 0x30 0x33 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x13 0x2c 0x2f 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x14 0x28 0x2b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x15 0x24 0x27 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x16 0x20 0x23 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x17 0x1c 0x1f 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x18 0x18 0x1b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x19 0x14 0x17 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1a 0x10 0x13 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1b 0x0c 0x0f 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1c 0x08 0x0b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1d 0x04 0x07 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1e 0x00 0x03 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1f 0x38 0x3b 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x20 0x34 0x37 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x21 0x30 0x33 0x30 0x33 0x6b80 0x7280 0x8000 0x00 0x22 0x2c 0x2f 0x30 0x33 0x6f80 0x7200 0x8000 0x00 0x23 0x28 0x2b 0x30 0x33 0x7380 0x7180 0x8000 0x00 0x24 0x24 0x27 0x30 0x33 0x7780 0x7100 0x8000 0x00 0x25 0x20 0x23 0x30 0x33 0x7300 0x7180 0x8000 0x00 0x26 0x1c 0x1f 0x30 0x33 0x7700 0x7100 0x8000 0x00 0x27 0x18 0x1b 0x30 0x33 0x7b80 0x7080 0x8000 0x00 0x28 0x14 0x17 0x30 0x33 0x7600 0x7180 0x8000 0x00 0x29 0x10 0x13 0x30 0x33 0x7b00 0x7100 0x8000 0x00 0x2a 0x0c 0x0f 0x30 0x33 0x7580 0x7180 0x8000 0x00 0x2b 0x08 0x0b 0x30 0x33 0x7a00 0x7100 0x8000 0x00 0x2c 0x04 0x07 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x2d 0x00 0x03 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x2e 0x38 0x3b 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x2f 0x34 0x37 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x30 0x30 0x33 0x2c 0x2f 0x6f80 0x7580 0x8000 0x00 0x31 0x2c 0x2f 0x2c 0x2f 0x7300 0x7500 0x8000 0x00 0x32 0x28 0x2b 0x2c 0x2f 0x7700 0x7480 0x8000 0x00 0x33 0x24 0x27 0x2c 0x2f 0x7b00 0x7400 0x8000 0x00 0x34 0x20 0x23 0x2c 0x2f 0x7600 0x7480 0x8000 0x00 0x35 0x1c 0x1f 0x2c 0x2f 0x7580 0x7480 0x8000 0x00 0x36 0x18 0x1b 0x2c 0x2f 0x7480 0x7480 0x8000 0x00 0x37 0x14 0x17 0x2c 0x2f 0x7900 0x7400 0x8000 0x00 0x38 0x10 0x13 0x2c 0x2f 0x7400 0x7500 0x8000 0x00 0x39 0x0c 0x0f 0x2c 0x2f 0x7800 0x7400 0x8000 0x00 0x3a 0x08 0x0b 0x2c 0x2f 0x7c80 0x7380 0x8000 0x00 0x3b 0x04 0x07 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x3c 0x00 0x03 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x3d 0x38 0x3b 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x3e 0x34 0x37 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x3f 0x30 0x33 0x28 0x2b 0x7300 0x7880 0x8000 0x00 0x40 0x2c 0x2f 0x28 0x2b 0x7600 0x7800 0x8000 0x00 0x41 0x28 0x2b 0x28 0x2b 0x7a80 0x7780 0x8000 0x00 0x42 0x24 0x27 0x28 0x2b 0x7500 0x7800 0x8000 0x00 0x43 0x20 0x23 0x28 0x2b 0x7900 0x7780 0x8000 0x00 0x44 0x1c 0x1f 0x28 0x2b 0x7880 0x7780 0x8000 0x00 0x45 0x18 0x1b 0x28 0x2b 0x7c00 0x7700 0x8000 0x00 0x46 0x14 0x17 0x28 0x2b 0x8000 0x7600 0x7f80 0x00 0x47 0x10 0x13 0x28 0x2b 0x8000 0x7680 0x8000 0x00 0x48 0x0c 0x0f 0x28 0x2b 0x7a80 0x7700 0x8000 0x00 0x49 0x08 0x0b 0x28 0x2b 0x7f00 0x7680 0x8000 0x00 0x4a 0x04 0x07 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x4b 0x00 0x03 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x4c 0x38 0x3b 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x4d 0x34 0x37 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x4e 0x30 0x33 0x24 0x27 0x7580 0x7b80 0x8000 0x00 0x4f 0x2c 0x2f 0x24 0x27 0x7980 0x7b00 0x8000 0x00 0x50 0x28 0x2b 0x24 0x27 0x7400 0x7b80 0x8000 0x00 0x51 0x24 0x27 0x24 0x27 0x7800 0x7b00 0x8000 0x00 0x52 0x20 0x23 0x24 0x27 0x7700 0x7b00 0x8000 0x00 0x53 0x1c 0x1f 0x24 0x27 0x7b80 0x7a80 0x8000 0x00 0x54 0x18 0x1b 0x24 0x27 0x7f00 0x7a00 0x8000 0x00 0x55 0x14 0x17 0x24 0x27 0x8000 0x7580 0x7c00 0x00 0x56 0x10 0x13 0x24 0x27 0x8000 0x7600 0x7d80 0x00 0x57 0x0c 0x0f 0x24 0x27 0x7c80 0x7a00 0x8000 0x00 0x58 0x08 0x0b 0x24 0x27 0x8000 0x7800 0x7f00 0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x5a 0x00 0x03 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x5b 0x38 0x3b 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x5c 0x34 0x37 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x5d 0x30 0x33 0x20 0x23 0x7900 0x7e80 0x8000 0x00 0x5e 0x2c 0x2f 0x20 0x23 0x7380 0x7f80 0x8000 0x00 0x5f 0x28 0x2b 0x20 0x23 0x7700 0x7e80 0x8000 0x00 0x60 0x24 0x27 0x20 0x23 0x7600 0x7e80 0x8000 0x00 0x61 0x20 0x23 0x20 0x23 0x7a00 0x7e00 0x8000 0x00 0x62 0x1c 0x1f 0x20 0x23 0x7d80 0x7d80 0x8000 0x00 0x63 0x18 0x1b 0x20 0x23 0x8000 0x7b00 0x7e80 0x00 0x64 0x14 0x17 0x20 0x23 0x8000 0x7500 0x7980 0x00 0x65 0x10 0x13 0x20 0x23 0x8000 0x7600 0x7a00 0x00 0x66 0x0c 0x0f 0x20 0x23 0x7f00 0x7d00 0x8000 0x00 0x67 0x08 0x0b 0x20 0x23 0x8000 0x7780 0x7b80 0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x6a 0x38 0x3b 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x6b 0x34 0x37 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x6c 0x30 0x33 0x1c 0x1f 0x7a80 0x8000 0x7f80 0x00 0x6d 0x2c 0x2f 0x1c 0x1f 0x7400 0x8000 0x7e80 0x00 0x6e 0x28 0x2b 0x1c 0x1f 0x7880 0x8000 0x7f00 0x00 0x6f 0x24 0x27 0x1c 0x1f 0x7700 0x8000 0x7f00 0x00 0x70 0x20 0x23 0x1c 0x1f 0x7c00 0x8000 0x7f80 0x00 0x71 0x18 0x1b 0x1c 0x1f 0x8000 0x7b00 0x7b80 0x00 0x72 0x14 0x17 0x1c 0x1f 0x8000 0x7500 0x7680 0x00 0x73 0x10 0x13 0x1c 0x1f 0x8000 0x7580 0x7700 0x00 0x74 0x0c 0x0f 0x1c 0x1f 0x8000 0x7e80 0x7f00 0x00 0x75 0x08 0x0b 0x1c 0x1f 0x8000 0x7700 0x7800 0x00 0x76 0x04 0x07 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x77 0x00 0x03 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x78 0x38 0x3b 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x79 0x34 0x37 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x7a 0x30 0x33 0x18 0x1b 0x7a00 0x8000 0x7c80 0x00 0x7b 0x2c 0x2f 0x18 0x1b 0x7e80 0x8000 0x7d80 0x00 0x7c 0x28 0x2b 0x18 0x1b 0x7780 0x8000 0x7c00 0x00 0x7d 0x24 0x27 0x18 0x1b 0x7680 0x8000 0x7c00 0x00 0x7e 0x20 0x23 0x18 0x1b 0x7b80 0x8000 0x7c80 0x00 0x7f 0x1c 0x1f 0x18 0x1b 0x8000 0x8000 0x7d80 0x00 0x80 0x18 0x1b 0x18 0x1b 0x8000 0x7b00 0x7980 0x00 0x81 0x14 0x17 0x18 0x1b 0x8000 0x7c00 0x7a00 0x00 0x82 0x10 0x13 0x18 0x1b 0x8000 0x7500 0x7480 0x00 0x83 0x0c 0x0f 0x18 0x1b 0x8000 0x7e80 0x7c00 0x00 0x84 0x08 0x0b 0x18 0x1b 0x8000 0x7680 0x7580 0x00 0x85 0x04 0x07 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x86 0x00 0x03 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x87 0x38 0x3b 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x88 0x34 0x37 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x89 0x30 0x33 0x14 0x17 0x7980 0x8000 0x7a00 0x00 0x8a 0x2c 0x2f 0x14 0x17 0x7e00 0x8000 0x7a80 0x00 0x8b 0x28 0x2b 0x14 0x17 0x7700 0x8000 0x7980 0x00 0x8c 0x24 0x27 0x14 0x17 0x7600 0x8000 0x7980 0x00 0x8d 0x20 0x23 0x14 0x17 0x7b00 0x8000 0x7a00 0x00 0x8e 0x1c 0x1f 0x14 0x17 0x8000 0x8000 0x7b00 0x00 0x8f 0x18 0x1b 0x14 0x17 0x8000 0x7b00 0x7680 0x00 0x90 0x14 0x17 0x14 0x17 0x8000 0x7c00 0x7780 0x00 0x91 0x10 0x13 0x14 0x17 0x7c80 0x8000 0x7a80 0x00 0x92 0x0c 0x0f 0x14 0x17 0x8000 0x7e00 0x7980 0x00 0x93 0x08 0x0b 0x14 0x17 0x8000 0x7580 0x7300 0x00 0x94 0x04 0x07 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x95 0x00 0x03 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x96 0x38 0x3b 0x10 0x13 0x8000 0x8000 0x8000 0x00 0x97 0x34 0x37 0x10 0x13 0x8000 0x8000 0x8000 0x00 0x98 0x30 0x33 0x10 0x13 0x7880 0x8000 0x7700 0x00 0x99 0x2c 0x2f 0x10 0x13 0x7d80 0x8000 0x7800 0x00 0x9a 0x28 0x2b 0x10 0x13 0x7680 0x8000 0x7680 0x00 0x9b 0x24 0x27 0x10 0x13 0x7580 0x8000 0x7680 0x00 0x9c 0x20 0x23 0x10 0x13 0x7b00 0x8000 0x7780 0x00 0x9d 0x1c 0x1f 0x10 0x13 0x7f80 0x8000 0x7800 0x00 0x9e 0x18 0x1b 0x10 0x13 0x8000 0x7b00 0x7480 0x00 0x9f 0x14 0x17 0x10 0x13 0x8000 0x7c00 0x7500 0x00 0xa0 0x10 0x13 0x10 0x13 0x7c80 0x8000 0x7800 0x00 0xa1 0x0c 0x0f 0x10 0x13 0x8000 0x7e00 0x7700 0x00 0xa2 0x08 0x0b 0x10 0x13 0x8000 0x7500 0x7080 0x00 0xa3 0x04 0x07 0x10 0x13 0x8000 0x8000 0x8000 0x00 0xa4 0x00 0x03 0x10 0x13 0x8000 0x8000 0x8000 0x00 0xa5 0x38 0x3b 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xa6 0x34 0x37 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xa7 0x30 0x33 0x0c 0x0f 0x7800 0x8000 0x7500 0x00 0xa8 0x2c 0x2f 0x0c 0x0f 0x7d00 0x8000 0x7580 0x00 0xa9 0x28 0x2b 0x0c 0x0f 0x7600 0x8000 0x7480 0x00 0xaa 0x24 0x27 0x0c 0x0f 0x7500 0x8000 0x7480 0x00 0xab 0x20 0x23 0x0c 0x0f 0x7a80 0x8000 0x7580 0x00 0xac 0x1c 0x1f 0x0c 0x0f 0x7f80 0x8000 0x7600 0x00 0xad 0x18 0x1b 0x0c 0x0f 0x7e80 0x8000 0x7600 0x00 0xae 0x14 0x17 0x0c 0x0f 0x7780 0x8000 0x7500 0x00 0xaf 0x10 0x13 0x0c 0x0f 0x7c80 0x8000 0x7600 0x00 0xb0 0x0c 0x0f 0x0c 0x0f 0x8000 0x7e00 0x7480 0x00 0xb1 0x08 0x0b 0x0c 0x0f 0x8000 0x7480 0x6e80 0x00 0xb2 0x04 0x07 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xb3 0x00 0x03 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xb4 0x38 0x3b 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xb5 0x34 0x37 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xb6 0x30 0x33 0x08 0x0b 0x7700 0x8000 0x7280 0x00 0xb7 0x2c 0x2f 0x08 0x0b 0x7c80 0x8000 0x7380 0x00 0xb8 0x28 0x2b 0x08 0x0b 0x8000 0x7e80 0x7380 0x00 0xb9 0x24 0x27 0x08 0x0b 0x7b00 0x8000 0x7380 0x00 0xba 0x20 0x23 0x08 0x0b 0x8000 0x8000 0x7480 0x00 0xbb 0x1c 0x1f 0x08 0x0b 0x7900 0x8000 0x7380 0x00 0xbc 0x18 0x1b 0x08 0x0b 0x7e00 0x8000 0x7400 0x00 0xbd 0x14 0x17 0x08 0x0b 0x7700 0x8000 0x7300 0x00 0xbe 0x10 0x13 0x08 0x0b 0x7c80 0x8000 0x7400 0x00 0xbf 0x0c 0x0f 0x08 0x0b 0x8000 0x7d80 0x7300 0x00 0xc0 0x08 0x0b 0x08 0x0b 0x8000 0x7400 0x6c80 0x00 0xc1 0x04 0x07 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xc2 0x00 0x03 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xc3 0x38 0x3b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc4 0x34 0x37 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc5 0x30 0x33 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc6 0x2c 0x2f 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc7 0x28 0x2b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc8 0x24 0x27 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc9 0x20 0x23 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xca 0x1c 0x1f 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcb 0x18 0x1b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcc 0x14 0x17 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcd 0x10 0x13 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xce 0x0c 0x0f 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcf 0x08 0x0b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xd0 0x04 0x07 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xd1 0x00 0x03 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xd2 0x38 0x3b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd3 0x34 0x37 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd4 0x30 0x33 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd5 0x2c 0x2f 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd6 0x28 0x2b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd7 0x24 0x27 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd8 0x20 0x23 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd9 0x1c 0x1f 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xda 0x18 0x1b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdb 0x14 0x17 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdc 0x10 0x13 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdd 0x0c 0x0f 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xde 0x08 0x0b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdf 0x04 0x07 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xe0 0x00 0x03 0x00 0x03 0x8000 0x8000 0x8000 0xff 0x00 0x00 0x3b 0x00 0x3b 0x8000 0x8000 0x8000>;
			};

			somc,lgd_novatek_fullhd_cmd_panel_ID2 {
				qcom,mdss-dsi-panel-name = [32 00];
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-v-back-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0xe9>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x72>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 2d 94 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b8 ad 15 01 00 00 00 00 02 b5 86 15 01 00 00 00 00 02 b6 77 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 92 8e 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 00 05 01 00 00 1e 00 01 11];
				qcom,mdss-dsi-on-command = <0x5010000 0x129>;
				qcom,mdss-dsi-off-command = <0x5010000 0x14000128 0x5010000 0x64000110>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x6866323c 0x2c030400>;
				qcom,mdss-dsi-t-clk-post = <0x21>;
				qcom,mdss-dsi-t-clk-pre = <0x2b>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,qpnp-lab-limit-maximum-current = <0xc8>;
				qcom,qpnp-ibb-limit-maximum-current = <0x320>;
				somc,mdss-dsi-disp-on-in-hs = <0x00>;
				somc,mdss-dsi-wait-time-before-on-cmd = <0x00>;
				somc,platform-regulator-settings = [03 03 03 00 20 00 01];
				somc,mdss-dsi-lane-config = [02 00 ef 00 20 00 00 01 ff 02 00 ef 00 40 00 00 01 ff 02 00 ef 40 20 00 00 01 ff 02 00 ef 40 00 00 00 01 ff 00 00 45 80 00 00 00 01 97];
				somc,disp-en-on-pre = <0x01>;
				somc,pw-on-rst-seq = <0x00 0x14 0x01 0x0a 0x00 0x01 0x01 0x14>;
				somc,disp-en-off-post = <0x0a>;
				somc,pw-off-rst-seq = <0x00 0x01>;
				somc,pw-down-period = <0x64>;
				somc,lab-output-voltage = <0x56f9a0>;
				somc,ibb-output-voltage = <0x56f9a0>;
				somc,lcd-id = <0x01>;
				somc,lcd-id-adc = <0x15aae0 0x185290>;
				somc,mdss-dsi-master;
				somc,change-fps-enable;
				somc,change-fps-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 92 8e 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 03 44 03 00];
				somc,display-clock = <0xfe3620>;
				somc,driver-ic-vbp = <0x04>;
				somc,driver-ic-vfp = <0x0a>;
				somc,change-fps-rtn-adj;
				somc,change-fps-rtn-pos = <0x01 0x01>;
				somc,fps-threshold = <0xb928>;
				somc,te-c-mode-60fps = <0x03 0x00>;
				somc,te-c-mode-45fps = <0x04 0xff>;
				somc,te-c-mode-pos = <0x03 0x01>;
				somc,mdss-dsi-pcc-enable;
				somc,mdss-dsi-uv-command = <0x6010000 0x1da 0x6010000 0x1db>;
				somc,mdss-dsi-uv-param-type = <0x04>;
				somc,mdss-dsi-pcc-table-size = <0xe1>;
				somc,mdss-dsi-pcc-table = <0x00 0x01 0x38 0x3b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x02 0x34 0x37 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x03 0x30 0x33 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x04 0x2c 0x2f 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x05 0x28 0x2b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x06 0x24 0x27 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x07 0x20 0x23 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x08 0x1c 0x1f 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x09 0x18 0x1b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0a 0x14 0x17 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0b 0x10 0x13 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0c 0x0c 0x0f 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0d 0x08 0x0b 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0e 0x04 0x07 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x0f 0x00 0x03 0x38 0x3b 0x8000 0x8000 0x8000 0x00 0x10 0x38 0x3b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x11 0x34 0x37 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x12 0x30 0x33 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x13 0x2c 0x2f 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x14 0x28 0x2b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x15 0x24 0x27 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x16 0x20 0x23 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x17 0x1c 0x1f 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x18 0x18 0x1b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x19 0x14 0x17 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1a 0x10 0x13 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1b 0x0c 0x0f 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1c 0x08 0x0b 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1d 0x04 0x07 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1e 0x00 0x03 0x34 0x37 0x8000 0x8000 0x8000 0x00 0x1f 0x38 0x3b 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x20 0x34 0x37 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x21 0x30 0x33 0x30 0x33 0x6b80 0x7280 0x8000 0x00 0x22 0x2c 0x2f 0x30 0x33 0x6f80 0x7200 0x8000 0x00 0x23 0x28 0x2b 0x30 0x33 0x7380 0x7180 0x8000 0x00 0x24 0x24 0x27 0x30 0x33 0x7780 0x7100 0x8000 0x00 0x25 0x20 0x23 0x30 0x33 0x7300 0x7180 0x8000 0x00 0x26 0x1c 0x1f 0x30 0x33 0x7700 0x7100 0x8000 0x00 0x27 0x18 0x1b 0x30 0x33 0x7b80 0x7080 0x8000 0x00 0x28 0x14 0x17 0x30 0x33 0x7600 0x7180 0x8000 0x00 0x29 0x10 0x13 0x30 0x33 0x7b00 0x7100 0x8000 0x00 0x2a 0x0c 0x0f 0x30 0x33 0x7580 0x7180 0x8000 0x00 0x2b 0x08 0x0b 0x30 0x33 0x7a00 0x7100 0x8000 0x00 0x2c 0x04 0x07 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x2d 0x00 0x03 0x30 0x33 0x8000 0x8000 0x8000 0x00 0x2e 0x38 0x3b 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x2f 0x34 0x37 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x30 0x30 0x33 0x2c 0x2f 0x6f80 0x7580 0x8000 0x00 0x31 0x2c 0x2f 0x2c 0x2f 0x7300 0x7500 0x8000 0x00 0x32 0x28 0x2b 0x2c 0x2f 0x7700 0x7480 0x8000 0x00 0x33 0x24 0x27 0x2c 0x2f 0x7b00 0x7400 0x8000 0x00 0x34 0x20 0x23 0x2c 0x2f 0x7600 0x7480 0x8000 0x00 0x35 0x1c 0x1f 0x2c 0x2f 0x7580 0x7480 0x8000 0x00 0x36 0x18 0x1b 0x2c 0x2f 0x7480 0x7480 0x8000 0x00 0x37 0x14 0x17 0x2c 0x2f 0x7900 0x7400 0x8000 0x00 0x38 0x10 0x13 0x2c 0x2f 0x7400 0x7500 0x8000 0x00 0x39 0x0c 0x0f 0x2c 0x2f 0x7800 0x7400 0x8000 0x00 0x3a 0x08 0x0b 0x2c 0x2f 0x7c80 0x7380 0x8000 0x00 0x3b 0x04 0x07 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x3c 0x00 0x03 0x2c 0x2f 0x8000 0x8000 0x8000 0x00 0x3d 0x38 0x3b 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x3e 0x34 0x37 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x3f 0x30 0x33 0x28 0x2b 0x7300 0x7880 0x8000 0x00 0x40 0x2c 0x2f 0x28 0x2b 0x7600 0x7800 0x8000 0x00 0x41 0x28 0x2b 0x28 0x2b 0x7a80 0x7780 0x8000 0x00 0x42 0x24 0x27 0x28 0x2b 0x7500 0x7800 0x8000 0x00 0x43 0x20 0x23 0x28 0x2b 0x7900 0x7780 0x8000 0x00 0x44 0x1c 0x1f 0x28 0x2b 0x7880 0x7780 0x8000 0x00 0x45 0x18 0x1b 0x28 0x2b 0x7c00 0x7700 0x8000 0x00 0x46 0x14 0x17 0x28 0x2b 0x8000 0x7600 0x7f80 0x00 0x47 0x10 0x13 0x28 0x2b 0x8000 0x7680 0x8000 0x00 0x48 0x0c 0x0f 0x28 0x2b 0x7a80 0x7700 0x8000 0x00 0x49 0x08 0x0b 0x28 0x2b 0x7f00 0x7680 0x8000 0x00 0x4a 0x04 0x07 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x4b 0x00 0x03 0x28 0x2b 0x8000 0x8000 0x8000 0x00 0x4c 0x38 0x3b 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x4d 0x34 0x37 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x4e 0x30 0x33 0x24 0x27 0x7580 0x7b80 0x8000 0x00 0x4f 0x2c 0x2f 0x24 0x27 0x7980 0x7b00 0x8000 0x00 0x50 0x28 0x2b 0x24 0x27 0x7400 0x7b80 0x8000 0x00 0x51 0x24 0x27 0x24 0x27 0x7800 0x7b00 0x8000 0x00 0x52 0x20 0x23 0x24 0x27 0x7700 0x7b00 0x8000 0x00 0x53 0x1c 0x1f 0x24 0x27 0x7b80 0x7a80 0x8000 0x00 0x54 0x18 0x1b 0x24 0x27 0x7f00 0x7a00 0x8000 0x00 0x55 0x14 0x17 0x24 0x27 0x8000 0x7580 0x7c00 0x00 0x56 0x10 0x13 0x24 0x27 0x8000 0x7600 0x7d80 0x00 0x57 0x0c 0x0f 0x24 0x27 0x7c80 0x7a00 0x8000 0x00 0x58 0x08 0x0b 0x24 0x27 0x8000 0x7800 0x7f00 0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x5a 0x00 0x03 0x24 0x27 0x8000 0x8000 0x8000 0x00 0x5b 0x38 0x3b 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x5c 0x34 0x37 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x5d 0x30 0x33 0x20 0x23 0x7900 0x7e80 0x8000 0x00 0x5e 0x2c 0x2f 0x20 0x23 0x7380 0x7f80 0x8000 0x00 0x5f 0x28 0x2b 0x20 0x23 0x7700 0x7e80 0x8000 0x00 0x60 0x24 0x27 0x20 0x23 0x7600 0x7e80 0x8000 0x00 0x61 0x20 0x23 0x20 0x23 0x7a00 0x7e00 0x8000 0x00 0x62 0x1c 0x1f 0x20 0x23 0x7d80 0x7d80 0x8000 0x00 0x63 0x18 0x1b 0x20 0x23 0x8000 0x7b00 0x7e80 0x00 0x64 0x14 0x17 0x20 0x23 0x8000 0x7500 0x7980 0x00 0x65 0x10 0x13 0x20 0x23 0x8000 0x7600 0x7a00 0x00 0x66 0x0c 0x0f 0x20 0x23 0x7f00 0x7d00 0x8000 0x00 0x67 0x08 0x0b 0x20 0x23 0x8000 0x7780 0x7b80 0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x8000 0x8000 0x00 0x6a 0x38 0x3b 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x6b 0x34 0x37 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x6c 0x30 0x33 0x1c 0x1f 0x7a80 0x8000 0x7f80 0x00 0x6d 0x2c 0x2f 0x1c 0x1f 0x7400 0x8000 0x7e80 0x00 0x6e 0x28 0x2b 0x1c 0x1f 0x7880 0x8000 0x7f00 0x00 0x6f 0x24 0x27 0x1c 0x1f 0x7700 0x8000 0x7f00 0x00 0x70 0x20 0x23 0x1c 0x1f 0x7c00 0x8000 0x7f80 0x00 0x71 0x18 0x1b 0x1c 0x1f 0x8000 0x7b00 0x7b80 0x00 0x72 0x14 0x17 0x1c 0x1f 0x8000 0x7500 0x7680 0x00 0x73 0x10 0x13 0x1c 0x1f 0x8000 0x7580 0x7700 0x00 0x74 0x0c 0x0f 0x1c 0x1f 0x8000 0x7e80 0x7f00 0x00 0x75 0x08 0x0b 0x1c 0x1f 0x8000 0x7700 0x7800 0x00 0x76 0x04 0x07 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x77 0x00 0x03 0x1c 0x1f 0x8000 0x8000 0x8000 0x00 0x78 0x38 0x3b 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x79 0x34 0x37 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x7a 0x30 0x33 0x18 0x1b 0x7a00 0x8000 0x7c80 0x00 0x7b 0x2c 0x2f 0x18 0x1b 0x7e80 0x8000 0x7d80 0x00 0x7c 0x28 0x2b 0x18 0x1b 0x7780 0x8000 0x7c00 0x00 0x7d 0x24 0x27 0x18 0x1b 0x7680 0x8000 0x7c00 0x00 0x7e 0x20 0x23 0x18 0x1b 0x7b80 0x8000 0x7c80 0x00 0x7f 0x1c 0x1f 0x18 0x1b 0x8000 0x8000 0x7d80 0x00 0x80 0x18 0x1b 0x18 0x1b 0x8000 0x7b00 0x7980 0x00 0x81 0x14 0x17 0x18 0x1b 0x8000 0x7c00 0x7a00 0x00 0x82 0x10 0x13 0x18 0x1b 0x8000 0x7500 0x7480 0x00 0x83 0x0c 0x0f 0x18 0x1b 0x8000 0x7e80 0x7c00 0x00 0x84 0x08 0x0b 0x18 0x1b 0x8000 0x7680 0x7580 0x00 0x85 0x04 0x07 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x86 0x00 0x03 0x18 0x1b 0x8000 0x8000 0x8000 0x00 0x87 0x38 0x3b 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x88 0x34 0x37 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x89 0x30 0x33 0x14 0x17 0x7980 0x8000 0x7a00 0x00 0x8a 0x2c 0x2f 0x14 0x17 0x7e00 0x8000 0x7a80 0x00 0x8b 0x28 0x2b 0x14 0x17 0x7700 0x8000 0x7980 0x00 0x8c 0x24 0x27 0x14 0x17 0x7600 0x8000 0x7980 0x00 0x8d 0x20 0x23 0x14 0x17 0x7b00 0x8000 0x7a00 0x00 0x8e 0x1c 0x1f 0x14 0x17 0x8000 0x8000 0x7b00 0x00 0x8f 0x18 0x1b 0x14 0x17 0x8000 0x7b00 0x7680 0x00 0x90 0x14 0x17 0x14 0x17 0x8000 0x7c00 0x7780 0x00 0x91 0x10 0x13 0x14 0x17 0x7c80 0x8000 0x7a80 0x00 0x92 0x0c 0x0f 0x14 0x17 0x8000 0x7e00 0x7980 0x00 0x93 0x08 0x0b 0x14 0x17 0x8000 0x7580 0x7300 0x00 0x94 0x04 0x07 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x95 0x00 0x03 0x14 0x17 0x8000 0x8000 0x8000 0x00 0x96 0x38 0x3b 0x10 0x13 0x8000 0x8000 0x8000 0x00 0x97 0x34 0x37 0x10 0x13 0x8000 0x8000 0x8000 0x00 0x98 0x30 0x33 0x10 0x13 0x7880 0x8000 0x7700 0x00 0x99 0x2c 0x2f 0x10 0x13 0x7d80 0x8000 0x7800 0x00 0x9a 0x28 0x2b 0x10 0x13 0x7680 0x8000 0x7680 0x00 0x9b 0x24 0x27 0x10 0x13 0x7580 0x8000 0x7680 0x00 0x9c 0x20 0x23 0x10 0x13 0x7b00 0x8000 0x7780 0x00 0x9d 0x1c 0x1f 0x10 0x13 0x7f80 0x8000 0x7800 0x00 0x9e 0x18 0x1b 0x10 0x13 0x8000 0x7b00 0x7480 0x00 0x9f 0x14 0x17 0x10 0x13 0x8000 0x7c00 0x7500 0x00 0xa0 0x10 0x13 0x10 0x13 0x7c80 0x8000 0x7800 0x00 0xa1 0x0c 0x0f 0x10 0x13 0x8000 0x7e00 0x7700 0x00 0xa2 0x08 0x0b 0x10 0x13 0x8000 0x7500 0x7080 0x00 0xa3 0x04 0x07 0x10 0x13 0x8000 0x8000 0x8000 0x00 0xa4 0x00 0x03 0x10 0x13 0x8000 0x8000 0x8000 0x00 0xa5 0x38 0x3b 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xa6 0x34 0x37 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xa7 0x30 0x33 0x0c 0x0f 0x7800 0x8000 0x7500 0x00 0xa8 0x2c 0x2f 0x0c 0x0f 0x7d00 0x8000 0x7580 0x00 0xa9 0x28 0x2b 0x0c 0x0f 0x7600 0x8000 0x7480 0x00 0xaa 0x24 0x27 0x0c 0x0f 0x7500 0x8000 0x7480 0x00 0xab 0x20 0x23 0x0c 0x0f 0x7a80 0x8000 0x7580 0x00 0xac 0x1c 0x1f 0x0c 0x0f 0x7f80 0x8000 0x7600 0x00 0xad 0x18 0x1b 0x0c 0x0f 0x7e80 0x8000 0x7600 0x00 0xae 0x14 0x17 0x0c 0x0f 0x7780 0x8000 0x7500 0x00 0xaf 0x10 0x13 0x0c 0x0f 0x7c80 0x8000 0x7600 0x00 0xb0 0x0c 0x0f 0x0c 0x0f 0x8000 0x7e00 0x7480 0x00 0xb1 0x08 0x0b 0x0c 0x0f 0x8000 0x7480 0x6e80 0x00 0xb2 0x04 0x07 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xb3 0x00 0x03 0x0c 0x0f 0x8000 0x8000 0x8000 0x00 0xb4 0x38 0x3b 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xb5 0x34 0x37 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xb6 0x30 0x33 0x08 0x0b 0x7700 0x8000 0x7280 0x00 0xb7 0x2c 0x2f 0x08 0x0b 0x7c80 0x8000 0x7380 0x00 0xb8 0x28 0x2b 0x08 0x0b 0x8000 0x7e80 0x7380 0x00 0xb9 0x24 0x27 0x08 0x0b 0x7b00 0x8000 0x7380 0x00 0xba 0x20 0x23 0x08 0x0b 0x8000 0x8000 0x7480 0x00 0xbb 0x1c 0x1f 0x08 0x0b 0x7900 0x8000 0x7380 0x00 0xbc 0x18 0x1b 0x08 0x0b 0x7e00 0x8000 0x7400 0x00 0xbd 0x14 0x17 0x08 0x0b 0x7700 0x8000 0x7300 0x00 0xbe 0x10 0x13 0x08 0x0b 0x7c80 0x8000 0x7400 0x00 0xbf 0x0c 0x0f 0x08 0x0b 0x8000 0x7d80 0x7300 0x00 0xc0 0x08 0x0b 0x08 0x0b 0x8000 0x7400 0x6c80 0x00 0xc1 0x04 0x07 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xc2 0x00 0x03 0x08 0x0b 0x8000 0x8000 0x8000 0x00 0xc3 0x38 0x3b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc4 0x34 0x37 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc5 0x30 0x33 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc6 0x2c 0x2f 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc7 0x28 0x2b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc8 0x24 0x27 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xc9 0x20 0x23 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xca 0x1c 0x1f 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcb 0x18 0x1b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcc 0x14 0x17 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcd 0x10 0x13 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xce 0x0c 0x0f 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xcf 0x08 0x0b 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xd0 0x04 0x07 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xd1 0x00 0x03 0x04 0x07 0x8000 0x8000 0x8000 0x00 0xd2 0x38 0x3b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd3 0x34 0x37 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd4 0x30 0x33 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd5 0x2c 0x2f 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd6 0x28 0x2b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd7 0x24 0x27 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd8 0x20 0x23 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xd9 0x1c 0x1f 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xda 0x18 0x1b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdb 0x14 0x17 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdc 0x10 0x13 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdd 0x0c 0x0f 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xde 0x08 0x0b 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xdf 0x04 0x07 0x00 0x03 0x8000 0x8000 0x8000 0x00 0xe0 0x00 0x03 0x00 0x03 0x8000 0x8000 0x8000 0xff 0x00 0x00 0x3b 0x00 0x3b 0x8000 0x8000 0x8000>;
			};

			somc,sharp_novatek_fullhd_cmd_panel {
				qcom,mdss-dsi-panel-name = [33 00];
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-v-back-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0xe9>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x72>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 39 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 78 64 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a 9b 15 01 00 00 00 00 02 7b 00 15 01 00 00 00 00 02 7c bd 15 01 00 00 00 00 02 7d 00 15 01 00 00 00 00 02 7e da 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 80 f1 15 01 00 00 00 00 02 81 01 15 01 00 00 00 00 02 82 03 15 01 00 00 00 00 02 83 01 15 01 00 00 00 00 02 84 10 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 1f 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 4e 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a 72 15 01 00 00 00 00 02 8b 01 15 01 00 00 00 00 02 8c b0 15 01 00 00 00 00 02 8d 01 15 01 00 00 00 00 02 8e e0 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 27 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 5a 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 5c 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 8c 15 01 00 00 00 00 02 97 02 15 01 00 00 00 00 02 98 b9 15 01 00 00 00 00 02 99 02 15 01 00 00 00 00 02 9a d9 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 0a 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e 23 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 7e 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 a6 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 ca 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 d7 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa da 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac dc 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae dc 15 01 00 00 00 00 02 af 03 15 01 00 00 00 00 02 b0 dc 15 01 00 00 00 00 02 b1 03 15 01 00 00 00 00 02 b2 dc 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 74 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 9e 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 d2 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba f1 15 01 00 00 00 00 02 bb 01 15 01 00 00 00 00 02 bc 0b 15 01 00 00 00 00 02 bd 01 15 01 00 00 00 00 02 be 20 15 01 00 00 00 00 02 bf 01 15 01 00 00 00 00 02 c0 2f 15 01 00 00 00 00 02 c1 01 15 01 00 00 00 00 02 c2 3b 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 48 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 6f 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 8c 15 01 00 00 00 00 02 c9 01 15 01 00 00 00 00 02 ca b9 15 01 00 00 00 00 02 cb 01 15 01 00 00 00 00 02 cc db 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 15 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 48 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 49 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 79 15 01 00 00 00 00 02 d5 02 15 01 00 00 00 00 02 d6 bf 15 01 00 00 00 00 02 d7 02 15 01 00 00 00 00 02 d8 ee 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 21 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc 39 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de 94 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 bb 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 e2 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 ee 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 f2 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 f3 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea f3 15 01 00 00 00 00 02 eb 03 15 01 00 00 00 00 02 ec f3 15 01 00 00 00 00 02 ed 03 15 01 00 00 00 00 02 ee f3 15 01 00 00 00 00 02 ef 00 15 01 00 00 00 00 02 f0 7c 15 01 00 00 00 00 02 f1 00 15 01 00 00 00 00 02 f2 8b 15 01 00 00 00 00 02 f3 00 15 01 00 00 00 00 02 f4 ab 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 f6 c7 15 01 00 00 00 00 02 f7 00 15 01 00 00 00 00 02 f8 de 15 01 00 00 00 00 02 f9 00 15 01 00 00 00 00 02 fa f0 15 01 00 00 00 00 02 ff 21 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 01 15 01 00 00 00 00 02 02 01 15 01 00 00 00 00 02 03 0e 15 01 00 00 00 00 02 04 01 15 01 00 00 00 00 02 05 1c 15 01 00 00 00 00 02 06 01 15 01 00 00 00 00 02 07 4c 15 01 00 00 00 00 02 08 01 15 01 00 00 00 00 02 09 70 15 01 00 00 00 00 02 0a 01 15 01 00 00 00 00 02 0b ad 15 01 00 00 00 00 02 0c 01 15 01 00 00 00 00 02 0d de 15 01 00 00 00 00 02 0e 02 15 01 00 00 00 00 02 0f 26 15 01 00 00 00 00 02 10 02 15 01 00 00 00 00 02 11 5a 15 01 00 00 00 00 02 12 02 15 01 00 00 00 00 02 13 5b 15 01 00 00 00 00 02 14 02 15 01 00 00 00 00 02 15 8b 15 01 00 00 00 00 02 16 02 15 01 00 00 00 00 02 17 b9 15 01 00 00 00 00 02 18 02 15 01 00 00 00 00 02 19 d6 15 01 00 00 00 00 02 1a 03 15 01 00 00 00 00 02 1b 02 15 01 00 00 00 00 02 1c 03 15 01 00 00 00 00 02 1d 1f 15 01 00 00 00 00 02 1e 03 15 01 00 00 00 00 02 1f 81 15 01 00 00 00 00 02 20 03 15 01 00 00 00 00 02 21 a9 15 01 00 00 00 00 02 22 03 15 01 00 00 00 00 02 23 cd 15 01 00 00 00 00 02 24 03 15 01 00 00 00 00 02 25 d8 15 01 00 00 00 00 02 26 03 15 01 00 00 00 00 02 27 da 15 01 00 00 00 00 02 28 03 15 01 00 00 00 00 02 29 dc 15 01 00 00 00 00 02 2a 03 15 01 00 00 00 00 02 2b dc 15 01 00 00 00 00 02 2d 03 15 01 00 00 00 00 02 2f dc 15 01 00 00 00 00 02 30 03 15 01 00 00 00 00 02 31 dc 15 01 00 00 00 00 02 32 00 15 01 00 00 00 00 02 33 bc 15 01 00 00 00 00 02 34 00 15 01 00 00 00 00 02 35 cc 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 ea 15 01 00 00 00 00 02 38 01 15 01 00 00 00 00 02 39 06 15 01 00 00 00 00 02 3a 01 15 01 00 00 00 00 02 3b 1b 15 01 00 00 00 00 02 3d 01 15 01 00 00 00 00 02 3f 2a 15 01 00 00 00 00 02 40 01 15 01 00 00 00 00 02 41 39 15 01 00 00 00 00 02 42 01 15 01 00 00 00 00 02 43 45 15 01 00 00 00 00 02 44 01 15 01 00 00 00 00 02 45 50 15 01 00 00 00 00 02 46 01 15 01 00 00 00 00 02 47 76 15 01 00 00 00 00 02 48 01 15 01 00 00 00 00 02 49 90 15 01 00 00 00 00 02 4a 01 15 01 00 00 00 00 02 4b bb 15 01 00 00 00 00 02 4c 01 15 01 00 00 00 00 02 4d dd 15 01 00 00 00 00 02 4e 02 15 01 00 00 00 00 02 4f 15 15 01 00 00 00 00 02 50 02 15 01 00 00 00 00 02 51 49 15 01 00 00 00 00 02 52 02 15 01 00 00 00 00 02 53 4a 15 01 00 00 00 00 02 54 02 15 01 00 00 00 00 02 55 79 15 01 00 00 00 00 02 56 02 15 01 00 00 00 00 02 58 bf 15 01 00 00 00 00 02 59 02 15 01 00 00 00 00 02 5a eb 15 01 00 00 00 00 02 5b 03 15 01 00 00 00 00 02 5c 19 15 01 00 00 00 00 02 5d 03 15 01 00 00 00 00 02 5e 36 15 01 00 00 00 00 02 5f 03 15 01 00 00 00 00 02 60 99 15 01 00 00 00 00 02 61 03 15 01 00 00 00 00 02 62 c2 15 01 00 00 00 00 02 63 03 15 01 00 00 00 00 02 64 e6 15 01 00 00 00 00 02 65 03 15 01 00 00 00 00 02 66 f1 15 01 00 00 00 00 02 67 03 15 01 00 00 00 00 02 68 f3 15 01 00 00 00 00 02 69 03 15 01 00 00 00 00 02 6a f4 15 01 00 00 00 00 02 6b 03 15 01 00 00 00 00 02 6c f4 15 01 00 00 00 00 02 6d 03 15 01 00 00 00 00 02 6e f4 15 01 00 00 00 00 02 6f 03 15 01 00 00 00 00 02 70 f4 15 01 00 00 00 00 02 71 00 15 01 00 00 00 00 02 72 ef 15 01 00 00 00 00 02 73 00 15 01 00 00 00 00 02 74 f4 15 01 00 00 00 00 02 75 01 15 01 00 00 00 00 02 76 03 15 01 00 00 00 00 02 77 01 15 01 00 00 00 00 02 78 11 15 01 00 00 00 00 02 79 01 15 01 00 00 00 00 02 7a 1c 15 01 00 00 00 00 02 7b 01 15 01 00 00 00 00 02 7c 27 15 01 00 00 00 00 02 7d 01 15 01 00 00 00 00 02 7e 31 15 01 00 00 00 00 02 7f 01 15 01 00 00 00 00 02 80 3c 15 01 00 00 00 00 02 81 01 15 01 00 00 00 00 02 82 46 15 01 00 00 00 00 02 83 01 15 01 00 00 00 00 02 84 6a 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 89 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 be 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a ea 15 01 00 00 00 00 02 8b 02 15 01 00 00 00 00 02 8c 2f 15 01 00 00 00 00 02 8d 02 15 01 00 00 00 00 02 8e 60 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 62 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 90 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 bc 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 dd 15 01 00 00 00 00 02 97 03 15 01 00 00 00 00 02 98 0e 15 01 00 00 00 00 02 99 03 15 01 00 00 00 00 02 9a 27 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 7a 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e a1 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 c8 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 d7 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 db 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 dc 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa dd 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac dd 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae dd 15 01 00 00 00 00 02 af 01 15 01 00 00 00 00 02 b0 32 15 01 00 00 00 00 02 b1 01 15 01 00 00 00 00 02 b2 39 15 01 00 00 00 00 02 b3 01 15 01 00 00 00 00 02 b4 45 15 01 00 00 00 00 02 b5 01 15 01 00 00 00 00 02 b6 4f 15 01 00 00 00 00 02 b7 01 15 01 00 00 00 00 02 b8 59 15 01 00 00 00 00 02 b9 01 15 01 00 00 00 00 02 ba 62 15 01 00 00 00 00 02 bb 01 15 01 00 00 00 00 02 bc 6a 15 01 00 00 00 00 02 bd 01 15 01 00 00 00 00 02 be 71 15 01 00 00 00 00 02 bf 01 15 01 00 00 00 00 02 c0 78 15 01 00 00 00 00 02 c1 01 15 01 00 00 00 00 02 c2 92 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 a8 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 cd 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 ea 15 01 00 00 00 00 02 c9 02 15 01 00 00 00 00 02 ca 1d 15 01 00 00 00 00 02 cb 02 15 01 00 00 00 00 02 cc 4e 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 4f 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 7d 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 c2 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 f1 15 01 00 00 00 00 02 d5 03 15 01 00 00 00 00 02 d6 24 15 01 00 00 00 00 02 d7 03 15 01 00 00 00 00 02 d8 3e 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 91 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc b8 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de df 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 ee 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 f1 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 f3 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 f3 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 f3 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea f3 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 86 39 15 01 00 00 00 00 02 87 1b 15 01 00 00 00 00 02 88 39 15 01 00 00 00 00 02 89 1b 15 01 00 00 00 00 02 8c 01 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 00 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b5 86 15 01 00 00 00 00 02 b6 77 15 01 00 00 00 00 02 b8 ad 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 10 04 15 01 00 00 00 00 02 ff 10 05 01 00 00 1e 00 01 11];
				qcom,mdss-dsi-on-command = <0x5010000 0x129>;
				qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 05 01 00 00 14 00 01 28 05 01 00 00 50 00 01 10];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x6866323c 0x2c030400>;
				qcom,mdss-dsi-t-clk-post = <0x21>;
				qcom,mdss-dsi-t-clk-pre = <0x2b>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,qpnp-lab-limit-maximum-current = <0xc8>;
				qcom,qpnp-ibb-limit-maximum-current = <0x320>;
				somc,mdss-dsi-disp-on-in-hs = <0x00>;
				somc,mdss-dsi-wait-time-before-on-cmd = <0x00>;
				somc,platform-regulator-settings = [03 03 03 00 20 00 01];
				somc,mdss-dsi-lane-config = [02 00 ef 00 20 00 00 01 ff 02 00 ef 00 40 00 00 01 ff 02 00 ef 40 20 00 00 01 ff 02 00 ef 40 00 00 00 01 ff 00 00 45 80 00 00 00 01 97];
				somc,disp-en-on-pre = <0x01>;
				somc,pw-on-rst-seq = <0x00 0x14 0x01 0x01 0x00 0x01 0x01 0x0a>;
				somc,disp-en-off-post = <0x0a>;
				somc,pw-off-rst-seq = <0x00 0x01>;
				somc,pw-down-period = <0x64>;
				somc,lab-output-voltage = <0x557300>;
				somc,ibb-output-voltage = <0x557300>;
				somc,lcd-id = <0x01>;
				somc,lcd-id-adc = <0x12dc20 0x154938>;
				somc,mdss-dsi-master;
				somc,change-fps-enable;
				somc,change-fps-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 92 8f 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 03 44 03 00];
				somc,display-clock = <0xfe3620>;
				somc,driver-ic-vbp = <0x06>;
				somc,driver-ic-vfp = <0x02>;
				somc,change-fps-rtn-adj;
				somc,change-fps-rtn-pos = <0x01 0x01>;
				somc,fps-threshold = <0xb928>;
				somc,te-c-mode-60fps = <0x03 0x00>;
				somc,te-c-mode-45fps = <0x04 0xff>;
				somc,te-c-mode-pos = <0x03 0x01>;
				somc,mdss-dsi-lock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 55 15 01 00 00 00 00 02 f1 aa 15 01 00 00 01 00 02 f2 66];
				somc,mdss-dsi-unlock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 aa 15 01 00 00 00 00 02 f1 55 15 01 00 00 01 00 02 f2 99];
				somc,mdss-dsi-pcc-enable;
				somc,mdss-dsi-uv-command = <0x6010000 0x1da 0x6010000 0x1db>;
				somc,mdss-dsi-uv-param-type = <0x04>;
				somc,mdss-dsi-pcc-table-size = <0xe1>;
				somc,mdss-dsi-pcc-table = <0x00 0x01 0x38 0x3b 0x38 0x3b 0x3d00 0x6b80 0x8000 0x00 0x02 0x34 0x37 0x38 0x3b 0x4200 0x6b00 0x8000 0x00 0x03 0x30 0x33 0x38 0x3b 0x4700 0x6a80 0x8000 0x00 0x04 0x2c 0x2f 0x38 0x3b 0x4c80 0x6a00 0x8000 0x00 0x05 0x28 0x2b 0x38 0x3b 0x5280 0x6a00 0x8000 0x00 0x06 0x24 0x27 0x38 0x3b 0x5700 0x6980 0x8000 0x00 0x07 0x20 0x23 0x38 0x3b 0x5d00 0x6900 0x8000 0x00 0x08 0x1c 0x1f 0x38 0x3b 0x6280 0x6900 0x8000 0x00 0x09 0x18 0x1b 0x38 0x3b 0x6880 0x6880 0x8000 0x00 0x0a 0x14 0x17 0x38 0x3b 0x6e00 0x6800 0x8000 0x00 0x0b 0x10 0x13 0x38 0x3b 0x7480 0x6880 0x8000 0x00 0x0c 0x0c 0x0f 0x38 0x3b 0x7b00 0x6800 0x8000 0x00 0x0d 0x08 0x0b 0x38 0x3b 0x8000 0x6580 0x7e00 0x00 0x0e 0x04 0x07 0x38 0x3b 0x8000 0x5e00 0x7600 0x00 0x0f 0x00 0x03 0x38 0x3b 0x8000 0x5580 0x6c80 0x00 0x10 0x38 0x3b 0x34 0x37 0x4300 0x6f00 0x8000 0x00 0x11 0x34 0x37 0x34 0x37 0x4880 0x6e80 0x8000 0x00 0x12 0x30 0x33 0x34 0x37 0x4d80 0x6e00 0x8000 0x00 0x13 0x2c 0x2f 0x34 0x37 0x5280 0x6d80 0x8000 0x00 0x14 0x28 0x2b 0x34 0x37 0x5700 0x6d80 0x8000 0x00 0x15 0x24 0x27 0x34 0x37 0x5c80 0x6d00 0x8000 0x00 0x16 0x20 0x23 0x34 0x37 0x6200 0x6c80 0x8000 0x00 0x17 0x1c 0x1f 0x34 0x37 0x6780 0x6c00 0x8000 0x00 0x18 0x18 0x1b 0x34 0x37 0x6d00 0x6b80 0x8000 0x00 0x19 0x14 0x17 0x34 0x37 0x7300 0x6b80 0x8000 0x00 0x1a 0x10 0x13 0x34 0x37 0x7900 0x6b00 0x8000 0x00 0x1b 0x0c 0x0f 0x34 0x37 0x8000 0x6a80 0x8000 0x00 0x1c 0x08 0x0b 0x34 0x37 0x8000 0x6400 0x7900 0x00 0x1d 0x04 0x07 0x34 0x37 0x8000 0x5c00 0x7180 0x00 0x1e 0x00 0x03 0x34 0x37 0x8000 0x5300 0x6800 0x00 0x1f 0x38 0x3b 0x30 0x33 0x4900 0x7300 0x8000 0x00 0x20 0x34 0x37 0x30 0x33 0x4e00 0x7280 0x8000 0x00 0x21 0x30 0x33 0x30 0x33 0x5280 0x7200 0x8000 0x00 0x22 0x2c 0x2f 0x30 0x33 0x5700 0x7100 0x8000 0x00 0x23 0x28 0x2b 0x30 0x33 0x5c80 0x7080 0x8000 0x00 0x24 0x24 0x27 0x30 0x33 0x6180 0x7000 0x8000 0x00 0x25 0x20 0x23 0x30 0x33 0x6680 0x6f80 0x8000 0x00 0x26 0x1c 0x1f 0x30 0x33 0x6b80 0x6f80 0x8000 0x00 0x27 0x18 0x1b 0x30 0x33 0x7180 0x6f00 0x8000 0x00 0x28 0x14 0x17 0x30 0x33 0x7700 0x6e80 0x8000 0x00 0x29 0x10 0x13 0x30 0x33 0x7e00 0x6e00 0x8000 0x00 0x2a 0x0c 0x0f 0x30 0x33 0x8000 0x6980 0x7c00 0x00 0x2b 0x08 0x0b 0x30 0x33 0x8000 0x6280 0x7500 0x00 0x2c 0x04 0x07 0x30 0x33 0x8000 0x5a80 0x6d00 0x00 0x2d 0x00 0x03 0x30 0x33 0x8000 0x5080 0x6400 0x00 0x2e 0x38 0x3b 0x2c 0x2f 0x4e80 0x7680 0x8000 0x00 0x2f 0x34 0x37 0x2c 0x2f 0x5300 0x7600 0x8000 0x00 0x30 0x30 0x33 0x2c 0x2f 0x5700 0x7580 0x8000 0x00 0x31 0x2c 0x2f 0x2c 0x2f 0x5c00 0x7480 0x8000 0x00 0x32 0x28 0x2b 0x2c 0x2f 0x6100 0x7400 0x8000 0x00 0x33 0x24 0x27 0x2c 0x2f 0x6600 0x7380 0x8000 0x00 0x34 0x20 0x23 0x2c 0x2f 0x6b00 0x7300 0x8000 0x00 0x35 0x1c 0x1f 0x2c 0x2f 0x7000 0x7280 0x8000 0x00 0x36 0x18 0x1b 0x2c 0x2f 0x7600 0x7200 0x8000 0x00 0x37 0x14 0x17 0x2c 0x2f 0x7b80 0x7180 0x8000 0x00 0x38 0x10 0x13 0x2c 0x2f 0x8000 0x6f00 0x7e80 0x00 0x39 0x0c 0x0f 0x2c 0x2f 0x8000 0x6880 0x7800 0x00 0x3a 0x08 0x0b 0x2c 0x2f 0x8000 0x6100 0x7180 0x00 0x3b 0x04 0x07 0x2c 0x2f 0x8000 0x5800 0x6980 0x00 0x3c 0x00 0x03 0x2c 0x2f 0x8000 0x4e00 0x6080 0x00 0x3d 0x38 0x3b 0x28 0x2b 0x5300 0x7a80 0x8000 0x00 0x3e 0x34 0x37 0x28 0x2b 0x5700 0x7980 0x8000 0x00 0x3f 0x30 0x33 0x28 0x2b 0x5c00 0x7880 0x8000 0x00 0x40 0x2c 0x2f 0x28 0x2b 0x6080 0x7800 0x8000 0x00 0x41 0x28 0x2b 0x28 0x2b 0x6500 0x7780 0x8000 0x00 0x42 0x24 0x27 0x28 0x2b 0x6a00 0x7700 0x8000 0x00 0x43 0x20 0x23 0x28 0x2b 0x6f80 0x7600 0x8000 0x00 0x44 0x1c 0x1f 0x28 0x2b 0x7480 0x7580 0x8000 0x00 0x45 0x18 0x1b 0x28 0x2b 0x7980 0x7500 0x8000 0x00 0x46 0x14 0x17 0x28 0x2b 0x8000 0x7480 0x8000 0x00 0x47 0x10 0x13 0x28 0x2b 0x8000 0x6e80 0x7b00 0x00 0x48 0x0c 0x0f 0x28 0x2b 0x8000 0x6780 0x7500 0x00 0x49 0x08 0x0b 0x28 0x2b 0x8000 0x5f80 0x6d80 0x00 0x4a 0x04 0x07 0x28 0x2b 0x8000 0x5600 0x6600 0x00 0x4b 0x00 0x03 0x28 0x2b 0x8000 0x4b00 0x5d00 0x00 0x4c 0x38 0x3b 0x24 0x27 0x5700 0x7e80 0x8000 0x00 0x4d 0x34 0x37 0x24 0x27 0x5b80 0x7e00 0x8000 0x00 0x4e 0x30 0x33 0x24 0x27 0x6000 0x7c80 0x8000 0x00 0x4f 0x2c 0x2f 0x24 0x27 0x6480 0x7c00 0x8000 0x00 0x50 0x28 0x2b 0x24 0x27 0x6980 0x7b00 0x8000 0x00 0x51 0x24 0x27 0x24 0x27 0x6d80 0x7a00 0x8000 0x00 0x52 0x20 0x23 0x24 0x27 0x7300 0x7980 0x8000 0x00 0x53 0x1c 0x1f 0x24 0x27 0x7800 0x7900 0x8000 0x00 0x54 0x18 0x1b 0x24 0x27 0x7e00 0x7800 0x8000 0x00 0x55 0x14 0x17 0x24 0x27 0x8000 0x7400 0x7d00 0x00 0x56 0x10 0x13 0x24 0x27 0x8000 0x6d80 0x7780 0x00 0x57 0x0c 0x0f 0x24 0x27 0x8000 0x6680 0x7180 0x00 0x58 0x08 0x0b 0x24 0x27 0x8000 0x5d80 0x6b00 0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x5400 0x6300 0x00 0x5a 0x00 0x03 0x24 0x27 0x8000 0x4780 0x5980 0x00 0x5b 0x38 0x3b 0x20 0x23 0x5800 0x8000 0x7e00 0x00 0x5c 0x34 0x37 0x20 0x23 0x5d80 0x8000 0x7f00 0x00 0x5d 0x30 0x33 0x20 0x23 0x6300 0x8000 0x7f80 0x00 0x5e 0x2c 0x2f 0x20 0x23 0x6880 0x8000 0x8000 0x00 0x5f 0x28 0x2b 0x20 0x23 0x6c80 0x7f00 0x8000 0x00 0x60 0x24 0x27 0x20 0x23 0x7180 0x7e00 0x8000 0x00 0x61 0x20 0x23 0x20 0x23 0x7680 0x7d00 0x8000 0x00 0x62 0x1c 0x1f 0x20 0x23 0x7b80 0x7c80 0x8000 0x00 0x63 0x18 0x1b 0x20 0x23 0x8000 0x7980 0x7f00 0x00 0x64 0x14 0x17 0x20 0x23 0x8000 0x7380 0x7a80 0x00 0x65 0x10 0x13 0x20 0x23 0x8000 0x6d00 0x7500 0x00 0x66 0x0c 0x0f 0x20 0x23 0x8000 0x6580 0x6f00 0x00 0x67 0x08 0x0b 0x20 0x23 0x8000 0x5c00 0x6800 0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x5180 0x6080 0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x4400 0x5680 0x00 0x6a 0x38 0x3b 0x1c 0x1f 0x5600 0x8000 0x7b00 0x00 0x6b 0x34 0x37 0x1c 0x1f 0x5c00 0x8000 0x7c00 0x00 0x6c 0x30 0x33 0x1c 0x1f 0x6200 0x8000 0x7d00 0x00 0x6d 0x2c 0x2f 0x1c 0x1f 0x6780 0x8000 0x7d80 0x00 0x6e 0x28 0x2b 0x1c 0x1f 0x6d00 0x8000 0x7e00 0x00 0x6f 0x24 0x27 0x1c 0x1f 0x7300 0x8000 0x7f00 0x00 0x70 0x20 0x23 0x1c 0x1f 0x7900 0x8000 0x7f80 0x00 0x71 0x18 0x1b 0x1c 0x1f 0x8000 0x7980 0x7c80 0x00 0x72 0x14 0x17 0x1c 0x1f 0x8000 0x7300 0x7780 0x00 0x73 0x10 0x13 0x1c 0x1f 0x8000 0x6c00 0x7200 0x00 0x74 0x0c 0x0f 0x1c 0x1f 0x8000 0x6400 0x6b80 0x00 0x75 0x08 0x0b 0x1c 0x1f 0x8000 0x5a80 0x6500 0x00 0x76 0x04 0x07 0x1c 0x1f 0x8000 0x5000 0x5d80 0x00 0x77 0x00 0x03 0x1c 0x1f 0x8000 0x4100 0x5400 0x00 0x78 0x38 0x3b 0x18 0x1b 0x5480 0x8000 0x7800 0x00 0x79 0x34 0x37 0x18 0x1b 0x5b00 0x8000 0x7880 0x00 0x7a 0x30 0x33 0x18 0x1b 0x6100 0x8000 0x7a00 0x00 0x7b 0x2c 0x2f 0x18 0x1b 0x6700 0x8000 0x7b00 0x00 0x7c 0x28 0x2b 0x18 0x1b 0x6c80 0x8000 0x7b80 0x00 0x7d 0x24 0x27 0x18 0x1b 0x7280 0x8000 0x7c80 0x00 0x7e 0x20 0x23 0x18 0x1b 0x7880 0x8000 0x7d00 0x00 0x7f 0x1c 0x1f 0x18 0x1b 0x8000 0x8000 0x7d80 0x00 0x80 0x18 0x1b 0x18 0x1b 0x8000 0x7980 0x7a00 0x00 0x81 0x14 0x17 0x18 0x1b 0x8000 0x7300 0x7500 0x00 0x82 0x10 0x13 0x18 0x1b 0x8000 0x6b00 0x6f80 0x00 0x83 0x0c 0x0f 0x18 0x1b 0x8000 0x6300 0x6980 0x00 0x84 0x08 0x0b 0x18 0x1b 0x8000 0x5900 0x6300 0x00 0x85 0x04 0x07 0x18 0x1b 0x8000 0x4d00 0x5a80 0x00 0x86 0x00 0x03 0x18 0x1b 0x8000 0x3d00 0x5100 0x00 0x87 0x38 0x3b 0x14 0x17 0x5300 0x8000 0x7500 0x00 0x88 0x34 0x37 0x14 0x17 0x5980 0x8000 0x7600 0x00 0x89 0x30 0x33 0x14 0x17 0x5f80 0x8000 0x7700 0x00 0x8a 0x2c 0x2f 0x14 0x17 0x6600 0x8000 0x7800 0x00 0x8b 0x28 0x2b 0x14 0x17 0x6b80 0x8000 0x7880 0x00 0x8c 0x24 0x27 0x14 0x17 0x7200 0x8000 0x7a00 0x00 0x8d 0x20 0x23 0x14 0x17 0x7800 0x8000 0x7a80 0x00 0x8e 0x1c 0x1f 0x14 0x17 0x7f00 0x8000 0x7b80 0x00 0x8f 0x18 0x1b 0x14 0x17 0x8000 0x7900 0x7700 0x00 0x90 0x14 0x17 0x14 0x17 0x8000 0x7280 0x7280 0x00 0x91 0x10 0x13 0x14 0x17 0x8000 0x7280 0x7280 0x00 0x92 0x0c 0x0f 0x14 0x17 0x8000 0x6a80 0x6d00 0x00 0x93 0x08 0x0b 0x14 0x17 0x8000 0x6180 0x6700 0x00 0x94 0x04 0x07 0x14 0x17 0x8000 0x4a80 0x5800 0x00 0x95 0x00 0x03 0x14 0x17 0x8000 0x3980 0x4e80 0x00 0x96 0x38 0x3b 0x10 0x13 0x5180 0x8000 0x7280 0x00 0x97 0x34 0x37 0x10 0x13 0x5800 0x8000 0x7380 0x00 0x98 0x30 0x33 0x10 0x13 0x5e80 0x8000 0x7480 0x00 0x99 0x2c 0x2f 0x10 0x13 0x6500 0x8000 0x7580 0x00 0x9a 0x28 0x2b 0x10 0x13 0x6b80 0x8000 0x7680 0x00 0x9b 0x24 0x27 0x10 0x13 0x7180 0x8000 0x7700 0x00 0x9c 0x20 0x23 0x10 0x13 0x7800 0x8000 0x7800 0x00 0x9d 0x1c 0x1f 0x10 0x13 0x7f00 0x8000 0x7880 0x00 0x9e 0x18 0x1b 0x10 0x13 0x8000 0x7900 0x7500 0x00 0x9f 0x14 0x17 0x10 0x13 0x8000 0x7200 0x7080 0x00 0xa0 0x10 0x13 0x10 0x13 0x8000 0x7200 0x7080 0x00 0xa1 0x0c 0x0f 0x10 0x13 0x8000 0x6980 0x6a80 0x00 0xa2 0x08 0x0b 0x10 0x13 0x8000 0x6080 0x6500 0x00 0xa3 0x04 0x07 0x10 0x13 0x8000 0x4800 0x5600 0x00 0xa4 0x00 0x03 0x10 0x13 0x8000 0x3500 0x4c00 0x00 0xa5 0x38 0x3b 0x0c 0x0f 0x5000 0x8000 0x7000 0x00 0xa6 0x34 0x37 0x0c 0x0f 0x5600 0x8000 0x7180 0x00 0xa7 0x30 0x33 0x0c 0x0f 0x5d00 0x8000 0x7280 0x00 0xa8 0x2c 0x2f 0x0c 0x0f 0x6400 0x8000 0x7380 0x00 0xa9 0x28 0x2b 0x0c 0x0f 0x6a80 0x8000 0x7400 0x00 0xaa 0x24 0x27 0x0c 0x0f 0x7100 0x8000 0x7500 0x00 0xab 0x20 0x23 0x0c 0x0f 0x7780 0x8000 0x7600 0x00 0xac 0x1c 0x1f 0x0c 0x0f 0x7f00 0x8000 0x7680 0x00 0xad 0x18 0x1b 0x0c 0x0f 0x8000 0x7900 0x7300 0x00 0xae 0x14 0x17 0x0c 0x0f 0x8000 0x7180 0x6e00 0x00 0xaf 0x10 0x13 0x0c 0x0f 0x8000 0x7180 0x6e00 0x00 0xb0 0x0c 0x0f 0x0c 0x0f 0x8000 0x6900 0x6900 0x00 0xb1 0x08 0x0b 0x0c 0x0f 0x8000 0x5f00 0x6380 0x00 0xb2 0x04 0x07 0x0c 0x0f 0x8000 0x4500 0x5400 0x00 0xb3 0x00 0x03 0x0c 0x0f 0x8000 0x3080 0x4a00 0x00 0xb4 0x38 0x3b 0x08 0x0b 0x4d80 0x8000 0x6d80 0x00 0xb5 0x34 0x37 0x08 0x0b 0x5480 0x8000 0x6e80 0x00 0xb6 0x30 0x33 0x08 0x0b 0x5c00 0x8000 0x7000 0x00 0xb7 0x2c 0x2f 0x08 0x0b 0x6300 0x8000 0x7100 0x00 0xb8 0x28 0x2b 0x08 0x0b 0x6a00 0x8000 0x7200 0x00 0xb9 0x24 0x27 0x08 0x0b 0x7080 0x8000 0x7300 0x00 0xba 0x20 0x23 0x08 0x0b 0x7700 0x8000 0x7400 0x00 0xbb 0x1c 0x1f 0x08 0x0b 0x7f00 0x8000 0x7480 0x00 0xbc 0x18 0x1b 0x08 0x0b 0x8000 0x7900 0x7180 0x00 0xbd 0x14 0x17 0x08 0x0b 0x8000 0x7100 0x6c00 0x00 0xbe 0x10 0x13 0x08 0x0b 0x8000 0x7100 0x6c00 0x00 0xbf 0x0c 0x0f 0x08 0x0b 0x8000 0x6880 0x6780 0x00 0xc0 0x08 0x0b 0x08 0x0b 0x8000 0x5d80 0x6180 0x00 0xc1 0x04 0x07 0x08 0x0b 0x8000 0x4280 0x5200 0x00 0xc2 0x00 0x03 0x08 0x0b 0x8000 0x2b00 0x4780 0x00 0xc3 0x38 0x3b 0x04 0x07 0x4b80 0x8000 0x6b80 0x00 0xc4 0x34 0x37 0x04 0x07 0x5300 0x8000 0x6c80 0x00 0xc5 0x30 0x33 0x04 0x07 0x5a80 0x8000 0x6d80 0x00 0xc6 0x2c 0x2f 0x04 0x07 0x6200 0x8000 0x6f80 0x00 0xc7 0x28 0x2b 0x04 0x07 0x6900 0x8000 0x7080 0x00 0xc8 0x24 0x27 0x04 0x07 0x7000 0x8000 0x7100 0x00 0xc9 0x20 0x23 0x04 0x07 0x7680 0x8000 0x7200 0x00 0xca 0x1c 0x1f 0x04 0x07 0x7e80 0x8000 0x7300 0x00 0xcb 0x18 0x1b 0x04 0x07 0x8000 0x7880 0x6f80 0x00 0xcc 0x14 0x17 0x04 0x07 0x8000 0x7080 0x6a80 0x00 0xcd 0x10 0x13 0x04 0x07 0x8000 0x6780 0x6580 0x00 0xce 0x0c 0x0f 0x04 0x07 0x8000 0x5c80 0x6080 0x00 0xcf 0x08 0x0b 0x04 0x07 0x8000 0x5000 0x5880 0x00 0xd0 0x04 0x07 0x04 0x07 0x8000 0x3f80 0x5080 0x00 0xd1 0x00 0x03 0x04 0x07 0x8000 0x2800 0x4580 0x00 0xd2 0x38 0x3b 0x00 0x03 0x4900 0x8000 0x6a00 0x00 0xd3 0x34 0x37 0x00 0x03 0x5180 0x8000 0x6a80 0x00 0xd4 0x30 0x33 0x00 0x03 0x5900 0x8000 0x6c00 0x00 0xd5 0x2c 0x2f 0x00 0x03 0x6080 0x8000 0x6d00 0x00 0xd6 0x28 0x2b 0x00 0x03 0x6800 0x8000 0x6e00 0x00 0xd7 0x24 0x27 0x00 0x03 0x6f80 0x8000 0x6f80 0x00 0xd8 0x20 0x23 0x00 0x03 0x7680 0x8000 0x7080 0x00 0xd9 0x1c 0x1f 0x00 0x03 0x7e80 0x8000 0x7180 0x00 0xda 0x18 0x1b 0x00 0x03 0x8000 0x7880 0x6d80 0x00 0xdb 0x14 0x17 0x00 0x03 0x8000 0x7000 0x6980 0x00 0xdc 0x10 0x13 0x00 0x03 0x8000 0x6680 0x6400 0x00 0xdd 0x0c 0x0f 0x00 0x03 0x8000 0x5b00 0x5e80 0x00 0xde 0x08 0x0b 0x00 0x03 0x8000 0x4e00 0x5700 0x00 0xdf 0x04 0x07 0x00 0x03 0x8000 0x3b80 0x4f00 0x00 0xe0 0x00 0x03 0x00 0x03 0x8000 0x2800 0x4380 0xff 0x00 0x00 0x3b 0x00 0x3b 0x8000 0x8000 0x8000>;
			};

			somc,auo_novatek_fullhd_cmd_panel {
				qcom,mdss-dsi-panel-name = [34 00];
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-v-back-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0xe9>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x72>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b5 86 15 01 00 00 00 00 02 b6 77 15 01 00 00 00 00 02 b8 ad 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 2d 94 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 c6 00 15 01 00 00 00 00 02 92 8b 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 00 39 01 00 00 00 00 04 3b 03 30 06 15 01 00 00 01 00 02 bb 10 05 01 00 00 1e 00 01 11];
				qcom,mdss-dsi-on-command = <0x5010000 0x28000129>;
				qcom,mdss-dsi-off-command = <0x5010000 0x128 0x5010000 0x64000110>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x6866323c 0x2c030400>;
				qcom,mdss-dsi-t-clk-post = <0x21>;
				qcom,mdss-dsi-t-clk-pre = <0x2b>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,qpnp-lab-limit-maximum-current = <0xc8>;
				qcom,qpnp-ibb-limit-maximum-current = <0x320>;
				somc,mdss-dsi-disp-on-in-hs = <0x00>;
				somc,mdss-dsi-wait-time-before-on-cmd = <0x00>;
				somc,platform-regulator-settings = [03 03 03 00 20 00 01];
				somc,mdss-dsi-lane-config = [02 00 ef 00 20 00 00 01 ff 02 00 ef 00 40 00 00 01 ff 02 00 ef 40 20 00 00 01 ff 02 00 ef 40 00 00 00 01 ff 00 00 45 80 00 00 00 01 97];
				somc,disp-en-on-pre = <0x01>;
				somc,pw-on-rst-seq = <0x00 0x14 0x01 0x0a>;
				somc,disp-en-off-post = <0x46>;
				somc,pw-off-rst-seq = <0x00 0x00>;
				somc,pw-down-period = <0x64>;
				somc,lab-output-voltage = <0x5265c0>;
				somc,ibb-output-voltage = <0x5265c0>;
				somc,lcd-id = <0x01>;
				somc,lcd-id-adc = <0x109618 0x12c898>;
				somc,mdss-dsi-master;
				somc,change-fps-enable;
				somc,change-fps-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 92 8b 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 03 44 03 00];
				somc,display-clock = <0xfe3620>;
				somc,driver-ic-vbp = <0x30>;
				somc,driver-ic-vfp = <0x06>;
				somc,change-fps-rtn-adj;
				somc,change-fps-rtn-pos = <0x01 0x01>;
				somc,fps-threshold = <0xb928>;
				somc,te-c-mode-60fps = <0x03 0x00>;
				somc,te-c-mode-45fps = <0x04 0xff>;
				somc,te-c-mode-pos = <0x03 0x01>;
				somc,mdss-dsi-lock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 55 15 01 00 00 00 00 02 f1 aa 15 01 00 00 01 00 02 f2 66];
				somc,mdss-dsi-unlock-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 f0 aa 15 01 00 00 00 00 02 f1 55 15 01 00 00 01 00 02 f2 99];
				somc,mdss-dsi-pcc-enable;
				somc,mdss-dsi-uv-command = <0x6010000 0x1da 0x6010000 0x1db>;
				somc,mdss-dsi-uv-param-type = <0x04>;
				somc,mdss-dsi-pcc-table-size = <0xe1>;
				somc,mdss-dsi-pcc-table = <0x00 0x01 0x38 0x3b 0x38 0x3b 0x5600 0x7280 0x8000 0x00 0x02 0x34 0x37 0x38 0x3b 0x5980 0x7280 0x8000 0x00 0x03 0x30 0x33 0x38 0x3b 0x5d80 0x7200 0x8000 0x00 0x04 0x2c 0x2f 0x38 0x3b 0x6180 0x7180 0x8000 0x00 0x05 0x28 0x2b 0x38 0x3b 0x6580 0x7180 0x8000 0x00 0x06 0x24 0x27 0x38 0x3b 0x6a00 0x7100 0x8000 0x00 0x07 0x20 0x23 0x38 0x3b 0x6e80 0x7080 0x8000 0x00 0x08 0x1c 0x1f 0x38 0x3b 0x7380 0x7080 0x8000 0x00 0x09 0x18 0x1b 0x38 0x3b 0x7880 0x7000 0x8000 0x00 0x0a 0x14 0x17 0x38 0x3b 0x7e00 0x7000 0x8000 0x00 0x0b 0x10 0x13 0x38 0x3b 0x8000 0x6d00 0x7d00 0x00 0x0c 0x0c 0x0f 0x38 0x3b 0x8000 0x6780 0x7680 0x00 0x0d 0x08 0x0b 0x38 0x3b 0x8000 0x6100 0x6f00 0x00 0x0e 0x04 0x07 0x38 0x3b 0x8000 0x5980 0x6600 0x00 0x0f 0x00 0x03 0x38 0x3b 0x8000 0x5100 0x5b80 0x00 0x10 0x38 0x3b 0x34 0x37 0x5a80 0x7680 0x8000 0x00 0x11 0x34 0x37 0x34 0x37 0x5e00 0x7600 0x8000 0x00 0x12 0x30 0x33 0x34 0x37 0x6200 0x7580 0x8000 0x00 0x13 0x2c 0x2f 0x34 0x37 0x6600 0x7500 0x8000 0x00 0x14 0x28 0x2b 0x34 0x37 0x6a00 0x7480 0x8000 0x00 0x15 0x24 0x27 0x34 0x37 0x6e80 0x7400 0x8000 0x00 0x16 0x20 0x23 0x34 0x37 0x7300 0x7400 0x8000 0x00 0x17 0x1c 0x1f 0x34 0x37 0x7800 0x7380 0x8000 0x00 0x18 0x18 0x1b 0x34 0x37 0x7d00 0x7300 0x8000 0x00 0x19 0x14 0x17 0x34 0x37 0x8000 0x7180 0x7e80 0x00 0x1a 0x10 0x13 0x34 0x37 0x8000 0x6c00 0x7880 0x00 0x1b 0x0c 0x0f 0x34 0x37 0x8000 0x6600 0x7200 0x00 0x1c 0x08 0x0b 0x34 0x37 0x8000 0x5f80 0x6a00 0x00 0x1d 0x04 0x07 0x34 0x37 0x8000 0x5780 0x6100 0x00 0x1e 0x00 0x03 0x34 0x37 0x8000 0x4e00 0x5680 0x00 0x1f 0x38 0x3b 0x30 0x33 0x5f00 0x7a00 0x8000 0x00 0x20 0x34 0x37 0x30 0x33 0x6280 0x7980 0x8000 0x00 0x21 0x30 0x33 0x30 0x33 0x6600 0x7900 0x8000 0x00 0x22 0x2c 0x2f 0x30 0x33 0x6a00 0x7880 0x8000 0x00 0x23 0x28 0x2b 0x30 0x33 0x6e80 0x7800 0x8000 0x00 0x24 0x24 0x27 0x30 0x33 0x7280 0x7780 0x8000 0x00 0x25 0x20 0x23 0x30 0x33 0x7700 0x7700 0x8000 0x00 0x26 0x1c 0x1f 0x30 0x33 0x7c00 0x7680 0x8000 0x00 0x27 0x18 0x1b 0x30 0x33 0x8000 0x7580 0x7f80 0x00 0x28 0x14 0x17 0x30 0x33 0x8000 0x7100 0x7a80 0x00 0x29 0x10 0x13 0x30 0x33 0x8000 0x6b00 0x7480 0x00 0x2a 0x0c 0x0f 0x30 0x33 0x8000 0x6500 0x6e00 0x00 0x2b 0x08 0x0b 0x30 0x33 0x8000 0x5e00 0x6600 0x00 0x2c 0x04 0x07 0x30 0x33 0x8000 0x5580 0x5d00 0x00 0x2d 0x00 0x03 0x30 0x33 0x8000 0x4b00 0x5200 0x00 0x2e 0x38 0x3b 0x2c 0x2f 0x6300 0x7d80 0x8000 0x00 0x2f 0x34 0x37 0x2c 0x2f 0x6680 0x7c80 0x8000 0x00 0x30 0x30 0x33 0x2c 0x2f 0x6a00 0x7c00 0x8000 0x00 0x31 0x2c 0x2f 0x2c 0x2f 0x6e00 0x7b80 0x8000 0x00 0x32 0x28 0x2b 0x2c 0x2f 0x7280 0x7b00 0x8000 0x00 0x33 0x24 0x27 0x2c 0x2f 0x7680 0x7a80 0x8000 0x00 0x34 0x20 0x23 0x2c 0x2f 0x7b00 0x7a00 0x8000 0x00 0x35 0x1c 0x1f 0x2c 0x2f 0x8000 0x7980 0x8000 0x00 0x36 0x18 0x1b 0x2c 0x2f 0x8000 0x7580 0x7c00 0x00 0x37 0x14 0x17 0x2c 0x2f 0x8000 0x7000 0x7680 0x00 0x38 0x10 0x13 0x2c 0x2f 0x8000 0x6a80 0x7100 0x00 0x39 0x0c 0x0f 0x2c 0x2f 0x8000 0x6400 0x6a00 0x00 0x3a 0x08 0x0b 0x2c 0x2f 0x8000 0x5c00 0x6200 0x00 0x3b 0x04 0x07 0x2c 0x2f 0x8000 0x5300 0x5880 0x00 0x3c 0x00 0x03 0x2c 0x2f 0x8000 0x4880 0x4d80 0x00 0x3d 0x38 0x3b 0x28 0x2b 0x6600 0x8000 0x8000 0x00 0x3e 0x34 0x37 0x28 0x2b 0x6a00 0x8000 0x8000 0x00 0x3f 0x30 0x33 0x28 0x2b 0x6e00 0x7f80 0x8000 0x00 0x40 0x2c 0x2f 0x28 0x2b 0x7200 0x7f00 0x8000 0x00 0x41 0x28 0x2b 0x28 0x2b 0x7600 0x7e00 0x8000 0x00 0x42 0x24 0x27 0x28 0x2b 0x7a80 0x7d80 0x8000 0x00 0x43 0x20 0x23 0x28 0x2b 0x7f00 0x7d00 0x8000 0x00 0x44 0x1c 0x1f 0x28 0x2b 0x8000 0x7a00 0x7d80 0x00 0x45 0x18 0x1b 0x28 0x2b 0x8000 0x7500 0x7880 0x00 0x46 0x14 0x17 0x28 0x2b 0x8000 0x6f80 0x7380 0x00 0x47 0x10 0x13 0x28 0x2b 0x8000 0x6980 0x6d80 0x00 0x48 0x0c 0x0f 0x28 0x2b 0x8000 0x6280 0x6680 0x00 0x49 0x08 0x0b 0x28 0x2b 0x8000 0x5a80 0x5e80 0x00 0x4a 0x04 0x07 0x28 0x2b 0x8000 0x5100 0x5500 0x00 0x4b 0x00 0x03 0x28 0x2b 0x8000 0x4580 0x4980 0x00 0x4c 0x38 0x3b 0x24 0x27 0x6500 0x8000 0x7c00 0x00 0x4d 0x34 0x37 0x24 0x27 0x6980 0x8000 0x7d00 0x00 0x4e 0x30 0x33 0x24 0x27 0x6e80 0x8000 0x7d80 0x00 0x4f 0x2c 0x2f 0x24 0x27 0x7300 0x8000 0x7e80 0x00 0x50 0x28 0x2b 0x24 0x27 0x7800 0x8000 0x7f00 0x00 0x51 0x24 0x27 0x24 0x27 0x7d80 0x8000 0x8000 0x00 0x52 0x20 0x23 0x24 0x27 0x8000 0x7e80 0x7e80 0x00 0x53 0x1c 0x1f 0x24 0x27 0x8000 0x7a00 0x7a00 0x00 0x54 0x18 0x1b 0x24 0x27 0x8000 0x7500 0x7580 0x00 0x55 0x14 0x17 0x24 0x27 0x8000 0x6f00 0x7000 0x00 0x56 0x10 0x13 0x24 0x27 0x8000 0x6880 0x6a00 0x00 0x57 0x0c 0x0f 0x24 0x27 0x8000 0x6180 0x6300 0x00 0x58 0x08 0x0b 0x24 0x27 0x8000 0x5880 0x5b00 0x00 0x59 0x04 0x07 0x24 0x27 0x8000 0x4e80 0x5180 0x00 0x5a 0x00 0x03 0x24 0x27 0x8000 0x4280 0x4580 0x00 0x5b 0x38 0x3b 0x20 0x23 0x6380 0x8000 0x7880 0x00 0x5c 0x34 0x37 0x20 0x23 0x6880 0x8000 0x7980 0x00 0x5d 0x30 0x33 0x20 0x23 0x6d80 0x8000 0x7a00 0x00 0x5e 0x2c 0x2f 0x20 0x23 0x7280 0x8000 0x7b00 0x00 0x5f 0x28 0x2b 0x20 0x23 0x7780 0x8000 0x7c00 0x00 0x60 0x24 0x27 0x20 0x23 0x7d00 0x8000 0x7c80 0x00 0x61 0x20 0x23 0x20 0x23 0x8000 0x7e80 0x7b80 0x00 0x62 0x1c 0x1f 0x20 0x23 0x8000 0x7a00 0x7700 0x00 0x63 0x18 0x1b 0x20 0x23 0x8000 0x7480 0x7280 0x00 0x64 0x14 0x17 0x20 0x23 0x8000 0x6e80 0x6d00 0x00 0x65 0x10 0x13 0x20 0x23 0x8000 0x6800 0x6700 0x00 0x66 0x0c 0x0f 0x20 0x23 0x8000 0x6000 0x6000 0x00 0x67 0x08 0x0b 0x20 0x23 0x8000 0x5700 0x5800 0x00 0x68 0x04 0x07 0x20 0x23 0x8000 0x4c00 0x4e00 0x00 0x69 0x00 0x03 0x20 0x23 0x8000 0x3f00 0x4200 0x00 0x6a 0x38 0x3b 0x1c 0x1f 0x6280 0x8000 0x7500 0x00 0x6b 0x34 0x37 0x1c 0x1f 0x6780 0x8000 0x7600 0x00 0x6c 0x30 0x33 0x1c 0x1f 0x6c80 0x8000 0x7700 0x00 0x6d 0x2c 0x2f 0x1c 0x1f 0x7200 0x8000 0x7800 0x00 0x6e 0x28 0x2b 0x1c 0x1f 0x7700 0x8000 0x7880 0x00 0x6f 0x24 0x27 0x1c 0x1f 0x7c80 0x8000 0x7980 0x00 0x70 0x20 0x23 0x1c 0x1f 0x8000 0x7f00 0x7900 0x00 0x71 0x18 0x1b 0x1c 0x1f 0x8000 0x7480 0x6f80 0x00 0x72 0x14 0x17 0x1c 0x1f 0x8000 0x6e00 0x6a80 0x00 0x73 0x10 0x13 0x1c 0x1f 0x8000 0x6700 0x6400 0x00 0x74 0x0c 0x0f 0x1c 0x1f 0x8000 0x5f00 0x5d00 0x00 0x75 0x08 0x0b 0x1c 0x1f 0x8000 0x5500 0x5500 0x00 0x76 0x04 0x07 0x1c 0x1f 0x8000 0x4a00 0x4b00 0x00 0x77 0x00 0x03 0x1c 0x1f 0x8000 0x3c00 0x3f00 0x00 0x78 0x38 0x3b 0x18 0x1b 0x6100 0x8000 0x7200 0x00 0x79 0x34 0x37 0x18 0x1b 0x6600 0x8000 0x7300 0x00 0x7a 0x30 0x33 0x18 0x1b 0x6b80 0x8000 0x7400 0x00 0x7b 0x2c 0x2f 0x18 0x1b 0x7100 0x8000 0x7500 0x00 0x7c 0x28 0x2b 0x18 0x1b 0x7680 0x8000 0x7600 0x00 0x7d 0x24 0x27 0x18 0x1b 0x7c00 0x8000 0x7680 0x00 0x7e 0x20 0x23 0x18 0x1b 0x8000 0x7f00 0x7680 0x00 0x7f 0x1c 0x1f 0x18 0x1b 0x8000 0x7a00 0x7200 0x00 0x80 0x18 0x1b 0x18 0x1b 0x8000 0x7400 0x6d00 0x00 0x81 0x14 0x17 0x18 0x1b 0x8000 0x6d80 0x6800 0x00 0x82 0x10 0x13 0x18 0x1b 0x8000 0x6600 0x6180 0x00 0x83 0x0c 0x0f 0x18 0x1b 0x8000 0x5d80 0x5a80 0x00 0x84 0x08 0x0b 0x18 0x1b 0x8000 0x5380 0x5200 0x00 0x85 0x04 0x07 0x18 0x1b 0x8000 0x4780 0x4800 0x00 0x86 0x00 0x03 0x18 0x1b 0x8000 0x3880 0x3c00 0x00 0x87 0x38 0x3b 0x14 0x17 0x5f80 0x8000 0x6f00 0x00 0x88 0x34 0x37 0x14 0x17 0x6500 0x8000 0x7000 0x00 0x89 0x30 0x33 0x14 0x17 0x6a80 0x8000 0x7100 0x00 0x8a 0x2c 0x2f 0x14 0x17 0x7000 0x8000 0x7200 0x00 0x8b 0x28 0x2b 0x14 0x17 0x7600 0x8000 0x7300 0x00 0x8c 0x24 0x27 0x14 0x17 0x7b80 0x8000 0x7400 0x00 0x8d 0x20 0x23 0x14 0x17 0x8000 0x7f00 0x7400 0x00 0x8e 0x1c 0x1f 0x14 0x17 0x8000 0x7a00 0x6f80 0x00 0x8f 0x18 0x1b 0x14 0x17 0x8000 0x7400 0x6b00 0x00 0x90 0x14 0x17 0x14 0x17 0x8000 0x6d00 0x6580 0x00 0x91 0x10 0x13 0x14 0x17 0x8000 0x6580 0x5f80 0x00 0x92 0x0c 0x0f 0x14 0x17 0x8000 0x5c80 0x5800 0x00 0x93 0x08 0x0b 0x14 0x17 0x8000 0x5180 0x4f80 0x00 0x94 0x04 0x07 0x14 0x17 0x8000 0x4500 0x4580 0x00 0x95 0x00 0x03 0x14 0x17 0x8000 0x3580 0x3900 0x00 0x96 0x38 0x3b 0x10 0x13 0x5e00 0x8000 0x6c00 0x00 0x97 0x34 0x37 0x10 0x13 0x6400 0x8000 0x6d80 0x00 0x98 0x30 0x33 0x10 0x13 0x6980 0x8000 0x6e80 0x00 0x99 0x2c 0x2f 0x10 0x13 0x6f80 0x8000 0x6f80 0x00 0x9a 0x28 0x2b 0x10 0x13 0x7500 0x8000 0x7080 0x00 0x9b 0x24 0x27 0x10 0x13 0x7b00 0x8000 0x7180 0x00 0x9c 0x20 0x23 0x10 0x13 0x8000 0x7f80 0x7200 0x00 0x9d 0x1c 0x1f 0x10 0x13 0x8000 0x7a00 0x6d80 0x00 0x9e 0x18 0x1b 0x10 0x13 0x8000 0x7380 0x6900 0x00 0x9f 0x14 0x17 0x10 0x13 0x8000 0x6c80 0x6380 0x00 0xa0 0x10 0x13 0x10 0x13 0x8000 0x6480 0x5d00 0x00 0xa1 0x0c 0x0f 0x10 0x13 0x8000 0x5b00 0x5600 0x00 0xa2 0x08 0x0b 0x10 0x13 0x8000 0x5000 0x4d80 0x00 0xa3 0x04 0x07 0x10 0x13 0x8000 0x4280 0x4300 0x00 0xa4 0x00 0x03 0x10 0x13 0x8000 0x3200 0x3680 0x00 0xa5 0x38 0x3b 0x0c 0x0f 0x5c80 0x8000 0x6980 0x00 0xa6 0x34 0x37 0x0c 0x0f 0x6280 0x8000 0x6b00 0x00 0xa7 0x30 0x33 0x0c 0x0f 0x6880 0x8000 0x6c00 0x00 0xa8 0x2c 0x2f 0x0c 0x0f 0x6e80 0x8000 0x6d00 0x00 0xa9 0x28 0x2b 0x0c 0x0f 0x7480 0x8000 0x6e80 0x00 0xaa 0x24 0x27 0x0c 0x0f 0x7a80 0x8000 0x6f80 0x00 0xab 0x20 0x23 0x0c 0x0f 0x8000 0x7f80 0x7000 0x00 0xac 0x1c 0x1f 0x0c 0x0f 0x8000 0x7a00 0x6b80 0x00 0xad 0x18 0x1b 0x0c 0x0f 0x8000 0x7380 0x6700 0x00 0xae 0x14 0x17 0x0c 0x0f 0x8000 0x6c00 0x6180 0x00 0xaf 0x10 0x13 0x0c 0x0f 0x8000 0x6380 0x5b00 0x00 0xb0 0x0c 0x0f 0x0c 0x0f 0x8000 0x5980 0x5400 0x00 0xb1 0x08 0x0b 0x0c 0x0f 0x8000 0x4e00 0x4b80 0x00 0xb2 0x04 0x07 0x0c 0x0f 0x8000 0x3f80 0x4100 0x00 0xb3 0x00 0x03 0x0c 0x0f 0x8000 0x2e80 0x3400 0x00 0xb4 0x38 0x3b 0x08 0x0b 0x5b00 0x8000 0x6700 0x00 0xb5 0x34 0x37 0x08 0x0b 0x6100 0x8000 0x6880 0x00 0xb6 0x30 0x33 0x08 0x0b 0x6780 0x8000 0x6980 0x00 0xb7 0x2c 0x2f 0x08 0x0b 0x6d80 0x8000 0x6b00 0x00 0xb8 0x28 0x2b 0x08 0x0b 0x7400 0x8000 0x6c00 0x00 0xb9 0x24 0x27 0x08 0x0b 0x7a00 0x8000 0x6d00 0x00 0xba 0x20 0x23 0x08 0x0b 0x8000 0x8000 0x6e00 0x00 0xbb 0x1c 0x1f 0x08 0x0b 0x8000 0x7a00 0x6a00 0x00 0xbc 0x18 0x1b 0x08 0x0b 0x8000 0x7380 0x6500 0x00 0xbd 0x14 0x17 0x08 0x0b 0x8000 0x6b80 0x5f80 0x00 0xbe 0x10 0x13 0x08 0x0b 0x8000 0x6280 0x5980 0x00 0xbf 0x0c 0x0f 0x08 0x0b 0x8000 0x5880 0x5200 0x00 0xc0 0x08 0x0b 0x08 0x0b 0x8000 0x4c00 0x4980 0x00 0xc1 0x04 0x07 0x08 0x0b 0x8000 0x3d00 0x3f00 0x00 0xc2 0x00 0x03 0x08 0x0b 0x8000 0x2a80 0x3200 0x00 0xc3 0x38 0x3b 0x04 0x07 0x5980 0x8000 0x6480 0x00 0xc4 0x34 0x37 0x04 0x07 0x5f80 0x8000 0x6600 0x00 0xc5 0x30 0x33 0x04 0x07 0x6600 0x8000 0x6780 0x00 0xc6 0x2c 0x2f 0x04 0x07 0x6c80 0x8000 0x6900 0x00 0xc7 0x28 0x2b 0x04 0x07 0x7300 0x8000 0x6a00 0x00 0xc8 0x24 0x27 0x04 0x07 0x7980 0x8000 0x6b00 0x00 0xc9 0x20 0x23 0x04 0x07 0x8000 0x8000 0x6c80 0x00 0xca 0x1c 0x1f 0x04 0x07 0x8000 0x7a00 0x6800 0x00 0xcb 0x18 0x1b 0x04 0x07 0x8000 0x7300 0x6380 0x00 0xcc 0x14 0x17 0x04 0x07 0x8000 0x6b00 0x5e00 0x00 0xcd 0x10 0x13 0x04 0x07 0x8000 0x6200 0x5780 0x00 0xce 0x0c 0x0f 0x04 0x07 0x8000 0x5700 0x5080 0x00 0xcf 0x08 0x0b 0x04 0x07 0x8000 0x4a00 0x4780 0x00 0xd0 0x04 0x07 0x04 0x07 0x8000 0x3a80 0x3d00 0x00 0xd1 0x00 0x03 0x04 0x07 0x8000 0x2700 0x2f80 0x00 0xd2 0x38 0x3b 0x00 0x03 0x5780 0x8000 0x6280 0x00 0xd3 0x34 0x37 0x00 0x03 0x5e00 0x8000 0x6400 0x00 0xd4 0x30 0x33 0x00 0x03 0x6500 0x8000 0x6580 0x00 0xd5 0x2c 0x2f 0x00 0x03 0x6b80 0x8000 0x6700 0x00 0xd6 0x28 0x2b 0x00 0x03 0x7200 0x8000 0x6800 0x00 0xd7 0x24 0x27 0x00 0x03 0x7900 0x8000 0x6980 0x00 0xd8 0x20 0x23 0x00 0x03 0x8000 0x8000 0x6a80 0x00 0xd9 0x1c 0x1f 0x00 0x03 0x8000 0x7a00 0x6680 0x00 0xda 0x18 0x1b 0x00 0x03 0x8000 0x7300 0x6200 0x00 0xdb 0x14 0x17 0x00 0x03 0x8000 0x6a80 0x5c80 0x00 0xdc 0x10 0x13 0x00 0x03 0x8000 0x6100 0x5600 0x00 0xdd 0x0c 0x0f 0x00 0x03 0x8000 0x5580 0x4f00 0x00 0xde 0x08 0x0b 0x00 0x03 0x8000 0x4800 0x4600 0x00 0xdf 0x04 0x07 0x00 0x03 0x8000 0x3780 0x3b80 0x00 0xe0 0x00 0x03 0x00 0x03 0x8000 0x2300 0x2e00 0xff 0x00 0x00 0x3b 0x00 0x3b 0x8000 0x8000 0x8000>;
			};

			somc,default_cmd_panel_0 {
				qcom,mdss-dsi-panel-name = "default";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-v-back-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0xe9>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x72>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b5 86 15 01 00 00 00 00 02 b6 77 15 01 00 00 00 00 02 b8 ad 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 2d 14 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 c6 00 15 01 00 00 00 00 02 92 8b 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 00 39 01 00 00 00 00 04 3b 03 30 06 15 01 00 00 01 00 02 bb 10 05 01 00 00 1e 00 01 11];
				qcom,mdss-dsi-on-command = <0x5010000 0x28000129>;
				qcom,mdss-dsi-off-command = <0x5010000 0x128 0x5010000 0x64000110>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x6866323c 0x2c030400>;
				qcom,mdss-dsi-t-clk-post = <0x21>;
				qcom,mdss-dsi-t-clk-pre = <0x2b>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,qpnp-lab-limit-maximum-current = <0xc8>;
				qcom,qpnp-ibb-limit-maximum-current = <0x320>;
				somc,mdss-dsi-disp-on-in-hs = <0x00>;
				somc,mdss-dsi-wait-time-before-on-cmd = <0x00>;
				somc,platform-regulator-settings = [03 03 03 00 20 00 01];
				somc,mdss-dsi-lane-config = [02 00 ef 00 20 00 00 01 ff 02 00 ef 00 40 00 00 01 ff 02 00 ef 40 20 00 00 01 ff 02 00 ef 40 00 00 00 01 ff 00 00 45 80 00 00 00 01 97];
				somc,disp-en-on-pre = <0x01>;
				somc,pw-on-rst-seq = <0x00 0x14 0x01 0x0a>;
				somc,disp-en-off-post = <0x46>;
				somc,pw-off-rst-seq = <0x00 0x00>;
				somc,pw-down-period = <0x64>;
				somc,lab-output-voltage = <0x5265c0>;
				somc,ibb-output-voltage = <0x5265c0>;
				somc,lcd-id = <0x00>;
				somc,lcd-id-adc = <0x00 0x7fffffff>;
				somc,mdss-dsi-master;
				linux,phandle = <0x35>;
				phandle = <0x35>;
			};

			somc,default_cmd_panel_1 {
				qcom,mdss-dsi-panel-name = "default";
				qcom,mdss-dsi-panel-controller = <0x2b>;
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-h-back-porch = <0x08>;
				qcom,mdss-dsi-h-pulse-width = <0x08>;
				qcom,mdss-dsi-h-front-porch = <0x38>;
				qcom,mdss-dsi-v-back-porch = <0x08>;
				qcom,mdss-dsi-v-pulse-width = <0x02>;
				qcom,mdss-dsi-v-front-porch = <0xe9>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x72>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-underflow-color = <0x00>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x01>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				somc,mdss-dsi-init-command = [15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b5 86 15 01 00 00 00 00 02 b6 77 15 01 00 00 00 00 02 b8 ad 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 2d 14 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 c6 00 15 01 00 00 00 00 02 92 8b 15 01 00 00 00 00 02 c5 32 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 00 39 01 00 00 00 00 04 3b 03 30 06 15 01 00 00 01 00 02 bb 10 05 01 00 00 1e 00 01 11];
				qcom,mdss-dsi-on-command = <0x5010000 0x28000129>;
				qcom,mdss-dsi-off-command = <0x5010000 0x128 0x5010000 0x64000110>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x6866323c 0x2c030400>;
				qcom,mdss-dsi-t-clk-post = <0x21>;
				qcom,mdss-dsi-t-clk-pre = <0x2b>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-brightness-max-level = <0xfff>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,qpnp-lab-limit-maximum-current = <0xc8>;
				qcom,qpnp-ibb-limit-maximum-current = <0x320>;
				somc,mdss-dsi-disp-on-in-hs = <0x00>;
				somc,mdss-dsi-wait-time-before-on-cmd = <0x00>;
				somc,platform-regulator-settings = [03 03 03 00 20 00 01];
				somc,mdss-dsi-lane-config = [02 00 ef 00 20 00 00 01 ff 02 00 ef 00 40 00 00 01 ff 02 00 ef 40 20 00 00 01 ff 02 00 ef 40 00 00 00 01 ff 00 00 45 80 00 00 00 01 97];
				somc,disp-en-on-pre = <0x01>;
				somc,pw-on-rst-seq = <0x00 0x14 0x01 0x0a>;
				somc,disp-en-off-post = <0x46>;
				somc,pw-off-rst-seq = <0x00 0x00>;
				somc,pw-down-period = <0x64>;
				somc,lab-output-voltage = <0x5265c0>;
				somc,ibb-output-voltage = <0x5265c0>;
				somc,lcd-id = <0x01>;
				somc,lcd-id-adc = <0x00 0x7fffffff>;
				somc,mdss-dsi-master;
			};
		};

		qcom,mdss_dsi@fd998000 {
			compatible = "qcom,mdss-dsi-ctrl";
			label = "MDSS DSI CTRL->0";
			cell-index = <0x00>;
			reg = <0xfd998000 0x260 0xfd998500 0x280 0xfd998780 0x30 0xfd828000 0x108>;
			reg-names = "dsi_ctrl\0dsi_phy\0dsi_phy_regulator\0mmss_misc_phys";
			gdsc-supply = <0x27>;
			vdd-supply = <0x2d>;
			vddio-supply = <0x2e>;
			vdda-supply = <0x2f>;
			vcca-supply = <0x30>;
			qcom,mdss-fb-map = <0x31>;
			qcom,mdss-mdp = <0x32>;
			clocks = <0x1e 0x618336ac 0x1e 0x684ccb41 0x1e 0xea30b0e7 0x1e 0xcc07d687 0x1e 0xf5a03f64 0x1e 0x3487234a 0x1e 0x28cafbe6 0x33 0x64a23fa0 0x33 0xf261a1a6 0x33 0x63154efc 0x33 0x1708ae85 0x33 0x5e69f8ef 0x33 0xa6b20c5a 0x34 0xfcd15658>;
			clock-names = "mdp_core_clk\0iface_clk\0core_mmss_clk\0bus_clk\0byte_clk\0pixel_clk\0core_clk\0mdss_byte_clk_mux\0mdss_pixel_clk_mux\0byte_clk_src\0pixel_clk_src\0shadow_byte_clk_src\0shadow_pixel_clk_src\0clk_mdss_dsi1_vco_clk_src";
			qcom,platform-strength-ctrl = [77 06];
			qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
			qcom,platform-regulator-settings;
			qcom,platform-lane-config;
			qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
			qcom,mmss-phyreset-ctrl-offset = <0x108>;
			qcom,timing-db-mode;
			qcom,dsi-clk-ln-recovery;
			qcom,dsi-pref-prim-pan = <0x35>;
			pinctrl-names = "mdss_default\0mdss_sleep";
			pinctrl-0 = <0x36 0x37 0x38>;
			pinctrl-1 = <0x39 0x3a 0x3b>;
			qcom,dsi-panel-bias-vreg;
			qcom,platform-reset-gpio = <0x28 0x4e 0x00>;
			qcom,platform-bklight-en-gpio = <0x3c 0x02 0x00>;
			linux,phandle = <0x2b>;
			phandle = <0x2b>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda";
					qcom,supply-min-voltage = <0x1312d0>;
					qcom,supply-max-voltage = <0x1312d0>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
				};

				qcom,ctrl-supply-entry@1 {
					reg = <0x01>;
					qcom,supply-name = "vddio";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
					qcom,supply-post-on-sleep = <0x05>;
				};

				qcom,ctrl-supply-entry@2 {
					reg = <0x02>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xf4240>;
					qcom,supply-max-voltage = <0xf4240>;
					qcom,supply-enable-load = <0x2710>;
					qcom,supply-disable-load = <0x64>;
				};
			};

			qcom,panel-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,panel-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdd";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
					qcom,supply-post-on-sleep = <0x05>;
				};
			};
		};

		qcom,mdss_dsi@fd9a0000 {
			compatible = "qcom,mdss-dsi-ctrl";
			label = "MDSS DSI CTRL->1";
			cell-index = <0x01>;
			reg = <0xfd9a0000 0x260 0xfd9a0500 0x280 0xfd998780 0x30 0xfd828000 0x108>;
			reg-names = "dsi_ctrl\0dsi_phy\0dsi_phy_regulator\0mmss_misc_phys";
			gdsc-supply = <0x27>;
			vdd-supply = <0x2d>;
			vddio-supply = <0x2e>;
			vdda-supply = <0x2f>;
			vcca-supply = <0x30>;
			qcom,mdss-fb-map = <0x31>;
			qcom,mdss-mdp = <0x32>;
			clocks = <0x1e 0x618336ac 0x1e 0x684ccb41 0x1e 0xea30b0e7 0x1e 0xcc07d687 0x1e 0xb8c7067d 0x1e 0xd5804246 0x1e 0xc22c6883 0x33 0x64a23fa0 0x33 0xf261a1a6 0x33 0x63154efc 0x33 0x1708ae85 0x33 0x5e69f8ef 0x33 0xa6b20c5a 0x34 0xfcd15658>;
			clock-names = "mdp_core_clk\0iface_clk\0core_mmss_clk\0bus_clk\0byte_clk\0pixel_clk\0core_clk\0mdss_byte_clk_mux\0mdss_pixel_clk_mux\0byte_clk_src\0pixel_clk_src\0shadow_byte_clk_src\0shadow_pixel_clk_src\0clk_mdss_dsi1_vco_clk_src";
			qcom,platform-strength-ctrl = [77 06];
			qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
			qcom,platform-regulator-settings = [03 03 03 00 20 07 01];
			qcom,platform-lane-config = [02 a0 00 00 20 00 00 01 46 02 a0 00 00 40 00 00 01 46 02 a0 00 40 20 00 00 01 46 02 a0 00 40 00 00 00 01 46 00 a0 00 80 00 00 00 01 46];
			qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
			qcom,mmss-phyreset-ctrl-offset = <0x108>;
			qcom,timing-db-mode;
			qcom,dsi-clk-ln-recovery;
			qcom,dsi-pref-prim-pan = <0x3d>;
			status = "disabled";
			linux,phandle = <0x2c>;
			phandle = <0x2c>;

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda";
					qcom,supply-min-voltage = <0x1312d0>;
					qcom,supply-max-voltage = <0x1312d0>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
				};

				qcom,ctrl-supply-entry@1 {
					reg = <0x01>;
					qcom,supply-name = "vddio";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
					qcom,supply-post-on-sleep = <0x05>;
				};

				qcom,ctrl-supply-entry@2 {
					reg = <0x02>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xf4240>;
					qcom,supply-max-voltage = <0xf4240>;
					qcom,supply-enable-load = <0x2710>;
					qcom,supply-disable-load = <0x64>;
				};
			};

			qcom,panel-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,panel-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdd";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
					qcom,supply-post-on-sleep = <0x05>;
				};
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss_pan_res = <0x780 0x438>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss-fb-map = <0x3e>;
		};

		qcom,hdmi_tx@fd9a8000 {
			cell-index = <0x00>;
			compatible = "qcom,hdmi-tx";
			reg = <0xfd9a8000 0x38c 0xfc4b8000 0x6fff>;
			reg-names = "core_physical\0qfprom_physical";
			hpd-gdsc-supply = <0x27>;
			core-vdda-supply = <0x2e>;
			core-vcc-supply = <0x3f>;
			qcom,supply-names = "hpd-gdsc\0core-vdda\0core-vcc";
			qcom,min-voltage-level = <0x00 0x1b7740 0x1b7740>;
			qcom,max-voltage-level = <0x00 0x1b7740 0x1b7740>;
			qcom,enable-load = <0x00 0x493e0 0x00>;
			qcom,disable-load = <0x00 0x00 0x00>;
			clocks = <0x1e 0x618336ac 0x1e 0x684ccb41 0x1e 0x97a6de9 0x1e 0x1cef516 0x1e 0xfa5aadb0>;
			clock-names = "mdp_core_clk\0iface_clk\0core_clk\0alt_iface_clk\0extp_clk";
			qcom,hdmi-tx-hpd = <0x40 0x04 0x00>;
			qcom,mdss-fb-map = <0x41>;
			pinctrl-names = "hdmi_hpd_active\0hdmi_ddc_active\0hdmi_active\0hdmi_sleep";
			pinctrl-0 = <0x42 0x43>;
			pinctrl-1 = <0x42 0x44>;
			pinctrl-2 = <0x42 0x44>;
			pinctrl-3 = <0x45 0x43>;
			linux,phandle = <0x12a>;
			phandle = <0x12a>;

			qcom,msm-hdmi-audio-rx {
				compatible = "qcom,msm-hdmi-audio-codec-rx";
				linux,phandle = <0x167>;
				phandle = <0x167>;
			};
		};

		qcom,mdss_dsi_pll@fd998300 {
			compatible = "qcom,mdss_dsi_pll_8994";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xfd998300 0x500 0xfd8c2300 0x08 0xfd998200 0x64 0xfd9a0300 0x500>;
			reg-names = "pll_base\0gdsc_base\0dynamic_pll_base\0pll_1_base";
			gdsc-supply = <0x27>;
			vddio-supply = <0x2e>;
			vcca-supply = <0x30>;
			qcom,mdss-en-pll-90-phase;
			clocks = <0x1e 0x684ccb41>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			linux,contiguous-region = <0x46>;
			linux,phandle = <0x33>;
			phandle = <0x33>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};

				qcom,platform-supply-entry@1 {
					reg = <0x01>;
					qcom,supply-name = "vddio";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
				};

				qcom,platform-supply-entry@2 {
					reg = <0x02>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xf4240>;
					qcom,supply-max-voltage = <0xf4240>;
					qcom,supply-enable-load = <0x2710>;
					qcom,supply-disable-load = <0x64>;
				};
			};
		};

		qcom,mdss_dsi_pll@fd9a0300 {
			compatible = "qcom,mdss_dsi_pll_8994";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xfd9a0300 0x500 0xfd8c2300 0x08>;
			reg-names = "pll_base\0gdsc_base";
			gdsc-supply = <0x27>;
			vddio-supply = <0x2e>;
			vcca-supply = <0x30>;
			clocks = <0x1e 0x684ccb41>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			linux,phandle = <0x34>;
			phandle = <0x34>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};

				qcom,platform-supply-entry@1 {
					reg = <0x01>;
					qcom,supply-name = "vddio";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
				};

				qcom,platform-supply-entry@2 {
					reg = <0x02>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xf4240>;
					qcom,supply-max-voltage = <0xf4240>;
					qcom,supply-enable-load = <0x2710>;
					qcom,supply-disable-load = <0x64>;
				};
			};
		};

		qcom,mdss_hdmi_pll@0xfd9a8600 {
			compatible = "qcom,mdss_hdmi_pll_8994";
			label = "MDSS HDMI PLL";
			#clock-cells = <0x01>;
			reg = <0xfd9a8600 0xac4 0xfd9a9200 0xc8 0xfd8c2300 0x08>;
			reg-names = "pll_base\0phy_base\0gdsc_base";
			gdsc-supply = <0x27>;
			vddio-supply = <0x2e>;
			vcca-supply = <0x30>;
			clocks = <0x1e 0x684ccb41>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			linux,phandle = <0x10b>;
			phandle = <0x10b>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};

				qcom,platform-supply-entry@1 {
					reg = <0x01>;
					qcom,supply-name = "vddio";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
				};

				qcom,platform-supply-entry@2 {
					reg = <0x02>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xf4240>;
					qcom,supply-max-voltage = <0xf4240>;
					qcom,supply-enable-load = <0x2710>;
					qcom,supply-disable-load = <0x64>;
				};
			};
		};

		ad-hoc-bus@fc460000 {
			compatible = "qcom,msm-bus-device";
			reg = <0xfc460000 0x5880 0xfc380000 0x80000 0xfc468000 0x2400 0xfc478000 0x3480 0xfc480000 0x80>;
			reg-names = "snoc-base\0bimc-base\0pnoc-base\0mnoc-base\0cnoc-base";

			fab-snoc {
				cell-id = <0x400>;
				label = "fab-snoc";
				qcom,fab-dev;
				qcom,base-name = "snoc-base";
				qcom,base-offset = <0x5000>;
				qcom,qos-off = <0x80>;
				qcom,bus-type = <0x01>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x47 0xe6900bb6 0x47 0x5d4683bd>;
				coresight-id = <0x32>;
				coresight-name = "coresight-snoc";
				coresight-nr-inports = <0x00>;
				coresight-outports = <0x00>;
				coresight-child-list = <0x48>;
				coresight-child-ports = <0x03>;
				linux,phandle = <0x63>;
				phandle = <0x63>;
			};

			fab-bimc {
				cell-id = <0x00>;
				label = "fab-bimc";
				qcom,fab-dev;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x02>;
				qcom,util-fact = <0x99>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x47 0xd212feea 0x47 0x71d1a499>;
				coresight-id = <0x37>;
				coresight-name = "coresight-bimc";
				coresight-nr-inports = <0x00>;
				coresight-outports = <0x00>;
				coresight-child-list = <0x49>;
				coresight-child-ports = <0x03>;
				linux,phandle = <0x4a>;
				phandle = <0x4a>;
			};

			fab-pnoc {
				cell-id = <0x1000>;
				label = "fab-pnoc";
				qcom,fab-dev;
				qcom,base-name = "pnoc-base";
				qcom,base-offset = <0x3000>;
				qcom,qos-off = <0x80>;
				qcom,bus-type = <0x01>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x47 0x38b95c77 0x47 0x8c9b4e93>;
				coresight-id = <0x36>;
				coresight-name = "coresight-pnoc";
				coresight-nr-inports = <0x00>;
				coresight-outports = <0x00>;
				coresight-child-list = <0x48>;
				coresight-child-ports = <0x06>;
				linux,phandle = <0x77>;
				phandle = <0x77>;
			};

			fab-mnoc {
				cell-id = <0x800>;
				label = "fab-mnoc";
				qcom,fab-dev;
				qcom,base-name = "mnoc-base";
				qcom,base-offset = <0x3000>;
				qcom,bus-type = <0x01>;
				qcom,qos-off = <0x80>;
				qcom,util-fact = <0x99>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x1e 0xcbd7b001 0x1e 0xcbd7b001>;
				coresight-id = <0x38>;
				coresight-name = "coresight-mmnoc";
				coresight-nr-inports = <0x00>;
				coresight-outports = <0x00>;
				coresight-child-list = <0x48>;
				coresight-child-ports = <0x05>;
				linux,phandle = <0x51>;
				phandle = <0x51>;
			};

			fab-cnoc {
				cell-id = <0x1400>;
				label = "fab-cnoc";
				qcom,fab-dev;
				qcom,base-name = "cnoc-base";
				qcom,base-offset = <0x3000>;
				qcom,qos-off = <0x80>;
				qcom,bus-type = <0x01>;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x47 0x62228b5d 0x47 0x67442955>;
				linux,phandle = <0x85>;
				phandle = <0x85>;
			};

			fab-ovirt {
				cell-id = <0x1800>;
				label = "fab-ovirt";
				qcom,fab-dev;
				qcom,bypass-qos-prg;
				qcom,virt-dev;
				clock-names = "bus_clk\0bus_a_clk";
				clocks = <0x47 0x3968c738 0x47 0x66dd774f>;
				linux,phandle = <0x72>;
				phandle = <0x72>;
			};

			mas-apps-proc {
				cell-id = <0x01>;
				label = "mas-apps-proc";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x4b 0x4c>;
				qcom,qport = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,ws = <0x2710>;
				qcom,gp = <0x1388>;
				qcom,thmp = <0x32>;
				qcom,ap-owned;
				linux,phandle = <0xa6>;
				phandle = <0xa6>;
			};

			bimc-int-apps-ebi {
				cell-id = <0x273b>;
				label = "bimc-int-apps-ebi";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x4d>;
				linux,phandle = <0x4b>;
				phandle = <0x4b>;
			};

			bimc-int-apps-snoc {
				cell-id = <0x273c>;
				label = "bimc-int-apps-snoc";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,ap-owned;
				qcom,connections = <0x4e>;
				qcom,mas-rpm-id = <0x01>;
				linux,phandle = <0x4c>;
				phandle = <0x4c>;
			};

			mas-oxili {
				cell-id = <0x1a>;
				label = "mas-oxili";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x02>;
				qcom,qos-mode = "fixed";
				qcom,prio-lvl = <0x00>;
				qcom,prio-rd = <0x00>;
				qcom,prio-wr = <0x00>;
				qcom,ap-owned;
				qcom,connections = <0x4d 0x4f 0x4e>;
			};

			mas-mnoc-bimc {
				cell-id = <0x272b>;
				label = "mas-mnoc-bimc";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x03>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x4d 0x4f 0x4e>;
				qcom,ap-owned;
				linux,phandle = <0x62>;
				phandle = <0x62>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x04>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x4d 0x4f>;
				qcom,mas-rpm-id = <0x03>;
				linux,phandle = <0x6e>;
				phandle = <0x6e>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x00 0x01>;
				qcom,slv-rpm-id = <0x00>;
				linux,phandle = <0x4d>;
				phandle = <0x4d>;
			};

			slv-appss-l2 {
				cell-id = <0x202>;
				label = "slv-appss-l2";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x01>;
				linux,phandle = <0x4f>;
				phandle = <0x4f>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				qcom,bus-dev = <0x4a>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x50>;
				qcom,slv-rpm-id = <0x02>;
				linux,phandle = <0x4e>;
				phandle = <0x4e>;
			};

			mas-cnoc-mnoc-mmss-cfg {
				cell-id = <0x66>;
				label = "mas-cnoc-mnoc-mmss-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f>;
				qcom,ap-owned;
				linux,phandle = <0xa2>;
				phandle = <0xa2>;
			};

			mas-cnoc-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-cnoc-mnoc-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x60>;
				qcom,mas-rpm-id = <0x05>;
				linux,phandle = <0xa3>;
				phandle = <0xa3>;
			};

			mas-gemini {
				cell-id = <0x3e>;
				label = "mas-gemini";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x00>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			mas-mdp-p0 {
				cell-id = <0x16>;
				label = "mas-mdp-p0";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x02>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			mas-mdp-p1 {
				cell-id = <0x17>;
				label = "mas-mdp-p1";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x01>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			mas-venus-p0 {
				cell-id = <0x3f>;
				label = "mas-venus-p0";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x03>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			mas-venus-p1 {
				cell-id = <0x40>;
				label = "mas-venus-p1";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x04>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			mas-vfe {
				cell-id = <0x1d>;
				label = "mas-vfe";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x06>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			mas-cpp {
				cell-id = <0x6a>;
				label = "mas-cpp";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x05>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			mas-vpu {
				cell-id = <0x5e>;
				label = "mas-vpu";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x08>;
				qcom,connections = <0x61>;
				qcom,ap-owned;
			};

			slv-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-camera-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x03>;
				linux,phandle = <0x52>;
				phandle = <0x52>;
			};

			slv-cpr-cfg {
				cell-id = <0x250>;
				label = "slv-cpr-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x06>;
				linux,phandle = <0x53>;
				phandle = <0x53>;
			};

			slv-cpr-xpu-cfg {
				cell-id = <0x251>;
				label = "slv-cpr-xpu-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x07>;
				linux,phandle = <0x54>;
				phandle = <0x54>;
			};

			slv-ocmem-cfg {
				cell-id = <0x24f>;
				label = "slv-ocmem-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x05>;
				linux,phandle = <0x55>;
				phandle = <0x55>;
			};

			slv-misc-cfg {
				cell-id = <0x252>;
				label = "slv-misc-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x08>;
				linux,phandle = <0x56>;
				phandle = <0x56>;
			};

			slv-misc-xpu-cfg {
				cell-id = <0x253>;
				label = "slv-misc-xpu-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x09>;
				linux,phandle = <0x57>;
				phandle = <0x57>;
			};

			slv-oxili-cfg {
				cell-id = <0x256>;
				label = "slv-oxili-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x0b>;
				linux,phandle = <0x58>;
				phandle = <0x58>;
			};

			slv-venus-cfg {
				cell-id = <0x255>;
				label = "slv-venus-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x0a>;
				linux,phandle = <0x59>;
				phandle = <0x59>;
			};

			slv-mnoc-clocks-cfg {
				cell-id = <0x257>;
				label = "slv-mnoc-clocks-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x0c>;
				linux,phandle = <0x5a>;
				phandle = <0x5a>;
			};

			slv-mnoc-clocks-xpu-cfg {
				cell-id = <0x258>;
				label = "slv-mnoc-clocks-xpu-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x0d>;
				linux,phandle = <0x5b>;
				phandle = <0x5b>;
			};

			slv-mnoc-mpu-cfg {
				cell-id = <0x259>;
				label = "slv-mnoc-mpu-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x0e>;
				linux,phandle = <0x5c>;
				phandle = <0x5c>;
			};

			slv-display-cfg {
				cell-id = <0x24e>;
				label = "slv-display-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x04>;
				linux,phandle = <0x5d>;
				phandle = <0x5d>;
			};

			slv-avsync-cfg {
				cell-id = <0x290>;
				label = "slv-avsync-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x5d>;
				linux,phandle = <0x5e>;
				phandle = <0x5e>;
			};

			slv-vpu-cfg {
				cell-id = <0x292>;
				label = "slv-vpu-cfg";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x5e>;
				linux,phandle = <0x5f>;
				phandle = <0x5f>;
			};

			slv-mnoc-bimc {
				cell-id = <0x272c>;
				label = "slv-mnoc-bimc";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,qport = <0x10 0x11>;
				qcom,connections = <0x62>;
				qcom,ap-owned;
				linux,phandle = <0x61>;
				phandle = <0x61>;
			};

			slv-srvc-mnoc {
				cell-id = <0x29d>;
				label = "slv-srvc-mnoc";
				qcom,bus-dev = <0x51>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x11>;
				linux,phandle = <0x60>;
				phandle = <0x60>;
			};

			mas-lpass-ahb {
				cell-id = <0x34>;
				label = "mas-lpass-ahb";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x00>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x64 0x65 0x66>;
				qcom,mas-rpm-id = <0x12>;
			};

			mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x01>;
				qcom,qos-mode = "fixed";
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x64 0x66 0x67>;
				qcom,ap-owned;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x68 0x69 0x6a 0x65 0x6b 0x66 0x6c>;
				qcom,ap-owned;
				linux,phandle = <0x50>;
				phandle = <0x50>;
			};

			mas-cnoc-snoc {
				cell-id = <0x2731>;
				label = "mas-cnoc-snoc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x68 0x69 0x64 0x65 0x6b 0x66 0x6c>;
				qcom,mas-rpm-id = <0x16>;
				linux,phandle = <0xa5>;
				phandle = <0xa5>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				label = "mas-crypto-c0";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x02>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x69 0x67 0x64 0x65 0x6b 0x66>;
				qcom,ap-owned;
			};

			mas-crypto-c1 {
				cell-id = <0x38>;
				label = "mas-crypto-c1";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x03>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x69 0x67 0x64 0x65 0x6b 0x66>;
				qcom,ap-owned;
			};

			mas-crypto-c2 {
				cell-id = <0x61>;
				label = "mas-crypto-c2";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x09>;
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x69 0x67 0x64 0x65 0x6b 0x66>;
				qcom,ap-owned;
			};

			mas-lpass-proc {
				cell-id = <0x0b>;
				label = "mas-lpass-proc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x04>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x64 0x6a 0x65 0x6b 0x66 0x6c>;
				qcom,mas-rpm-id = <0x19>;
			};

			mas-ovirt-snoc {
				cell-id = <0x2735>;
				label = "mas-ovirt-snoc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x05>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x64>;
				qcom,mas-rpm-id = <0x36>;
				linux,phandle = <0x76>;
				phandle = <0x76>;
			};

			mas-periph-snoc {
				cell-id = <0x271a>;
				label = "mas-periph-snoc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x0d>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x69 0x64 0x6a 0x65 0x6c>;
				qcom,mas-rpm-id = <0x1d>;
				linux,phandle = <0x84>;
				phandle = <0x84>;
			};

			mas-pcie-0 {
				cell-id = <0x2d>;
				label = "mas-pcie-0";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x07>;
				qcom,qos-mode = "fixed";
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x68 0x64 0x65>;
				qcom,ap-owned;
			};

			mas-pcie-1 {
				cell-id = <0x64>;
				label = "mas-pcie-1";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x10>;
				qcom,qos-mode = "fixed";
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x68 0x64 0x65>;
				qcom,ap-owned;
			};

			mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x08>;
				qcom,qos-mode = "fixed";
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x64 0x66>;
				qcom,ap-owned;
			};

			mas-ufs {
				cell-id = <0x5f>;
				label = "mas-ufs";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qos-mode = "fixed";
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x64 0x6a 0x65 0x6b>;
				qcom,ap-owned;
			};

			mas-usb3 {
				cell-id = <0x3d>;
				label = "mas-usb3";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qos-mode = "fixed";
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x69 0x67 0x64 0x6a 0x65 0x66>;
				qcom,ap-owned;
			};

			mas-ipa {
				cell-id = <0x5a>;
				label = "mas-ipa";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,qport = <0x0f>;
				qcom,qos-mode = "fixed";
				qcom,prio1 = <0x01>;
				qcom,prio0 = <0x01>;
				qcom,connections = <0x67 0x64 0x6a 0x65 0x6d 0x66 0x6c>;
				qcom,ap-owned;
			};

			slv-kpss-ahb {
				cell-id = <0x208>;
				label = "slv-kpss-ahb";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x14>;
				linux,phandle = <0x68>;
				phandle = <0x68>;
			};

			slv-lpass {
				cell-id = <0x20a>;
				label = "slv-lpass";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x15>;
				linux,phandle = <0x69>;
				phandle = <0x69>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x6e>;
				qcom,slv-rpm-id = <0x18>;
				linux,phandle = <0x64>;
				phandle = <0x64>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x6f>;
				qcom,slv-rpm-id = <0x19>;
				linux,phandle = <0x6a>;
				phandle = <0x6a>;
			};

			slv-ocimem {
				cell-id = <0x249>;
				label = "slv-ocimem";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x1a>;
				linux,phandle = <0x65>;
				phandle = <0x65>;
			};

			slv-snoc-ovirt {
				cell-id = <0x2738>;
				label = "slv-snoc-ovirt";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x70>;
				qcom,slv-rpm-id = <0x1b>;
				linux,phandle = <0x6b>;
				phandle = <0x6b>;
			};

			slv-snoc-pnoc {
				cell-id = <0x273a>;
				label = "slv-snoc-pnoc";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x71>;
				qcom,slv-rpm-id = <0x1c>;
				linux,phandle = <0x66>;
				phandle = <0x66>;
			};

			slv-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-qdss-stm";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x1e>;
				linux,phandle = <0x6c>;
				phandle = <0x6c>;
			};

			slv-usb3 {
				cell-id = <0x247>;
				label = "slv-usb3";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x16>;
				linux,phandle = <0x67>;
				phandle = <0x67>;
			};

			slv-pcie-0 {
				cell-id = <0x299>;
				label = "slv-pcie-0";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x54>;
				linux,phandle = <0x6d>;
				phandle = <0x6d>;
			};

			slv-pcie-1 {
				cell-id = <0x29a>;
				label = "slv-pcie-1";
				qcom,bus-dev = <0x63>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x55>;
			};

			mas-snoc-ovirt {
				cell-id = <0x2737>;
				label = "mas-snoc-ovirt";
				qcom,bus-dev = <0x72>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x73>;
				qcom,ap-owned;
				linux,phandle = <0x70>;
				phandle = <0x70>;
			};

			mas-ocmem-dma {
				cell-id = <0x3a>;
				label = "mas-ocmem-dma";
				qcom,bus-dev = <0x72>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x73 0x74>;
				qcom,ap-owned;
			};

			mas-oxili-ocmem {
				cell-id = <0x59>;
				label = "mas-oxili-ocmem";
				qcom,bus-dev = <0x72>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x75>;
				qcom,ap-owned;
			};

			mas-venus-ocmem {
				cell-id = <0x44>;
				label = "mas-venus-ocmem";
				qcom,bus-dev = <0x72>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x73>;
				qcom,ap-owned;
			};

			slv-ocmem {
				cell-id = <0x25c>;
				label = "slv-ocmem";
				qcom,bus-dev = <0x72>;
				qcom,buswidth = <0x10>;
				qcom,ap-owned;
				clock-names = "node_clk";
				clocks = <0x1e 0x20297054>;
				linux,phandle = <0x73>;
				phandle = <0x73>;
			};

			slv-ocmem-gfx {
				cell-id = <0x296>;
				label = "slv-ocmem-gfx";
				qcom,bus-dev = <0x72>;
				qcom,buswidth = <0x20>;
				linux,phandle = <0x75>;
				phandle = <0x75>;
			};

			slv-ovirt-snoc {
				cell-id = <0x2736>;
				label = "slv-ovirt-snoc";
				qcom,bus-dev = <0x72>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x76>;
				qcom,slv-rpm-id = <0x4d>;
				linux,phandle = <0x74>;
				phandle = <0x74>;
			};

			mas-bam-dma {
				cell-id = <0x53>;
				label = "mas-bam-dma";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80>;
				qcom,mas-rpm-id = <0x26>;
			};

			mas-blsp-2 {
				cell-id = <0x54>;
				label = "mas-blsp-2";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x79 0x7b 0x7c 0x7d 0x7e 0x7f 0x80>;
				qcom,mas-rpm-id = <0x27>;
			};

			mas-blsp-1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x79 0x7a 0x7b 0x7c 0x7e 0x7f 0x80>;
				qcom,mas-rpm-id = <0x29>;
			};

			mas-tsif {
				cell-id = <0x52>;
				label = "mas-tsif";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7f 0x80>;
				qcom,mas-rpm-id = <0x25>;
			};

			mas-usb-hs {
				cell-id = <0x57>;
				label = "mas-usb-hs";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x80>;
				qcom,mas-rpm-id = <0x2a>;
			};

			mas-pnoc-cfg {
				cell-id = <0x58>;
				label = "mas-pnoc-cfg";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x82>;
				qcom,mas-rpm-id = <0x2b>;
				linux,phandle = <0xa4>;
				phandle = <0xa4>;
			};

			mas-sdcc-1 {
				cell-id = <0x4e>;
				label = "mas-sdcc-1";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80>;
				qcom,mas-rpm-id = <0x21>;
			};

			mas-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-sdcc-2";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x79 0x7a 0x7c 0x7d 0x7e 0x7f 0x80>;
				qcom,mas-rpm-id = <0x23>;
			};

			mas-sdcc-3 {
				cell-id = <0x4f>;
				label = "mas-sdcc-3";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80>;
				qcom,mas-rpm-id = <0x22>;
			};

			mas-sdcc-4 {
				cell-id = <0x50>;
				label = "mas-sdcc-4";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x79 0x7a 0x7b 0x7d 0x7e 0x7f 0x80>;
				qcom,mas-rpm-id = <0x24>;
			};

			mas-snoc-pnoc {
				cell-id = <0x2739>;
				label = "mas-snoc-pnoc";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x81 0x78 0x79 0x7b 0x7c 0x7a 0x7d 0x7e 0x7f 0x83 0x82>;
				qcom,mas-rpm-id = <0x2c>;
				linux,phandle = <0x71>;
				phandle = <0x71>;
			};

			slv-bam-dma {
				cell-id = <0x262>;
				label = "slv-bam-dma";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x24>;
				linux,phandle = <0x81>;
				phandle = <0x81>;
			};

			slv-sdcc-1 {
				cell-id = <0x25e>;
				label = "slv-sdcc-1";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x1f>;
				linux,phandle = <0x78>;
				phandle = <0x78>;
			};

			slv-sdcc-3 {
				cell-id = <0x25f>;
				label = "slv-sdcc-3";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x20>;
				linux,phandle = <0x79>;
				phandle = <0x79>;
			};

			slv-blsp-2 {
				cell-id = <0x263>;
				label = "slv-blsp-2";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x25>;
				linux,phandle = <0x7a>;
				phandle = <0x7a>;
			};

			slv-sdcc-2 {
				cell-id = <0x260>;
				label = "slv-sdcc-2";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x21>;
				linux,phandle = <0x7b>;
				phandle = <0x7b>;
			};

			slv-sdcc-4 {
				cell-id = <0x261>;
				label = "slv-sdcc-4";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x22>;
				linux,phandle = <0x7c>;
				phandle = <0x7c>;
			};

			slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x27>;
				linux,phandle = <0x7d>;
				phandle = <0x7d>;
			};

			slv-tsif {
				cell-id = <0x23f>;
				label = "slv-tsif";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x23>;
				linux,phandle = <0x7e>;
				phandle = <0x7e>;
			};

			slv-usb-hs {
				cell-id = <0x266>;
				label = "slv-usb-hs";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x28>;
				linux,phandle = <0x7f>;
				phandle = <0x7f>;
			};

			slv-pdm {
				cell-id = <0x267>;
				label = "slv-pdm";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x29>;
				linux,phandle = <0x83>;
				phandle = <0x83>;
			};

			slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x2c>;
				linux,phandle = <0x82>;
				phandle = <0x82>;
			};

			slv-periph-snoc {
				cell-id = <0x271b>;
				label = "slv-periph-snoc";
				qcom,bus-dev = <0x77>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x84>;
				qcom,slv-rpm-id = <0x2d>;
				linux,phandle = <0x80>;
				phandle = <0x80>;
			};

			mas-rpm-inst {
				cell-id = <0x48>;
				label = "mas-rpm-inst";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x86>;
				qcom,mas-rpm-id = <0x2d>;
			};

			mas-rpm-sys {
				cell-id = <0x4a>;
				label = "mas-rpm-sys";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0>;
				qcom,mas-rpm-id = <0x2f>;
			};

			mas-dehr {
				cell-id = <0x4b>;
				label = "mas-dehr";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x90>;
				qcom,mas-rpm-id = <0x30>;
			};

			mas-spdm {
				cell-id = <0x215>;
				label = "mas-spdm";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xa0>;
				qcom,mas-rpm-id = <0x32>;
			};

			mas-tic {
				cell-id = <0x4d>;
				label = "mas-tic";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x86 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0xa1 0x9c 0x9d 0x9e 0x9f 0xa0>;
				qcom,mas-rpm-id = <0x33>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x86 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0xa1 0x9c 0x9d 0x9e 0x9f>;
				qcom,mas-rpm-id = <0x34>;
				linux,phandle = <0x6f>;
				phandle = <0x6f>;
			};

			mas-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-qdss-dap";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x86 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0xa1 0x9c 0x9d 0x9e 0x9f 0xa0>;
				qcom,mas-rpm-id = <0x31>;
			};

			slv-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-clk-ctl";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x2f>;
				linux,phandle = <0x87>;
				phandle = <0x87>;
			};

			slv-crypto-2-cfg {
				cell-id = <0x291>;
				label = "slv-crypto-2-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x57>;
				linux,phandle = <0x88>;
				phandle = <0x88>;
			};

			slv-security {
				cell-id = <0x26e>;
				label = "slv-security";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x31>;
				linux,phandle = <0x89>;
				phandle = <0x89>;
			};

			slv-tcsr {
				cell-id = <0x26f>;
				label = "slv-tcsr";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x32>;
				linux,phandle = <0x8a>;
				phandle = <0x8a>;
			};

			slv-tlmm {
				cell-id = <0x270>;
				label = "slv-tlmm";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x33>;
				linux,phandle = <0x8b>;
				phandle = <0x8b>;
			};

			slv-crypto-0-cfg {
				cell-id = <0x271>;
				label = "slv-crypto-0-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x34>;
				linux,phandle = <0x8c>;
				phandle = <0x8c>;
			};

			slv-crypto-1-cfg {
				cell-id = <0x272>;
				label = "slv-crypto-1-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x35>;
				linux,phandle = <0x8d>;
				phandle = <0x8d>;
			};

			slv-imem-cfg {
				cell-id = <0x273>;
				label = "slv-imem-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x36>;
				linux,phandle = <0x8e>;
				phandle = <0x8e>;
			};

			slv-message-ram {
				cell-id = <0x274>;
				label = "slv-message-ram";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x37>;
				linux,phandle = <0x8f>;
				phandle = <0x8f>;
			};

			slv-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-bimc-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x38>;
				linux,phandle = <0x90>;
				phandle = <0x90>;
			};

			slv-boot-rom {
				cell-id = <0x276>;
				label = "slv-boot-rom";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x39>;
				linux,phandle = <0x86>;
				phandle = <0x86>;
			};

			slv-cnoc-mnoc-mmss-cfg {
				cell-id = <0x277>;
				label = "slv-cnoc-mnoc-mmss-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xa2>;
				qcom,slv-rpm-id = <0x3a>;
				linux,phandle = <0x91>;
				phandle = <0x91>;
			};

			slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x3b>;
			};

			slv-spdm-wrapper {
				cell-id = <0x279>;
				label = "slv-spdm-wrapper";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x3c>;
				linux,phandle = <0x92>;
				phandle = <0x92>;
			};

			slv-dehr-cfg {
				cell-id = <0x27a>;
				label = "slv-dehr-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x3d>;
				linux,phandle = <0x93>;
				phandle = <0x93>;
			};

			slv-mpm {
				cell-id = <0x218>;
				label = "slv-mpm";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x3e>;
				linux,phandle = <0x94>;
				phandle = <0x94>;
			};

			slv-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qdss-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x3f>;
				linux,phandle = <0x95>;
				phandle = <0x95>;
			};

			slv-rbcpr-qdss-apu-cfg {
				cell-id = <0x27d>;
				label = "slv-rbcpr-qdss-apu-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x41>;
			};

			slv-rbcpr-cfg {
				cell-id = <0x27c>;
				label = "slv-rbcpr-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x40>;
			};

			slv-cnoc-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-cnoc-mnoc-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xa3>;
				qcom,slv-rpm-id = <0x42>;
			};

			slv-pnoc-cfg {
				cell-id = <0x281>;
				label = "slv-pnoc-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xa4>;
				qcom,slv-rpm-id = <0x45>;
				linux,phandle = <0x96>;
				phandle = <0x96>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x46>;
				linux,phandle = <0x97>;
				phandle = <0x97>;
			};

			slv-snoc-mpu-cfg {
				cell-id = <0x27e>;
				label = "slv-snoc-mpu-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x43>;
				linux,phandle = <0x98>;
				phandle = <0x98>;
			};

			slv-ebi1-dll-cfg {
				cell-id = <0x283>;
				label = "slv-ebi1-dll-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x47>;
				linux,phandle = <0x99>;
				phandle = <0x99>;
			};

			slv-phy-apu-cfg {
				cell-id = <0x284>;
				label = "slv-phy-apu-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x48>;
				linux,phandle = <0x9a>;
				phandle = <0x9a>;
			};

			slv-ebi1-phy-cfg {
				cell-id = <0x285>;
				label = "slv-ebi1-phy-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x49>;
				linux,phandle = <0x9b>;
				phandle = <0x9b>;
			};

			slv-rpm {
				cell-id = <0x216>;
				label = "slv-rpm";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x4a>;
				linux,phandle = <0xa1>;
				phandle = <0xa1>;
			};

			slv-pcie-0-cfg {
				cell-id = <0x29b>;
				label = "slv-pcie-0-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x58>;
				linux,phandle = <0x9c>;
				phandle = <0x9c>;
			};

			slv-pcie-1-cfg {
				cell-id = <0x29c>;
				label = "slv-pcie-1-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x59>;
				linux,phandle = <0x9d>;
				phandle = <0x9d>;
			};

			slv-spss-geni-ir {
				cell-id = <0x295>;
				label = "slv-spss-geni-ir";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,slv-rpm-id = <0x5b>;
				linux,phandle = <0x9e>;
				phandle = <0x9e>;
			};

			slv-ufs-cfg {
				cell-id = <0x28a>;
				label = "slv-ufs-cfg";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,ap-owned;
				qcom,slv-rpm-id = <0x5c>;
				linux,phandle = <0x9f>;
				phandle = <0x9f>;
			};

			slv-cnoc-snoc {
				cell-id = <0x2732>;
				label = "slv-cnoc-snoc";
				qcom,bus-dev = <0x85>;
				qcom,buswidth = <0x08>;
				qcom,connections = <0xa5>;
				qcom,slv-rpm-id = <0x4b>;
				linux,phandle = <0xa0>;
				phandle = <0xa0>;
			};
		};

		static-rules {
			compatible = "qcom,msm-bus-static-bw-rules";

			rule0 {
				qcom,src-nodes = <0xa6>;
				qcom,src-field = <0x02>;
				qcom,src-op = <0x00>;
				qcom,thresh = <0x3d090>;
				qcom,mode = <0x00>;
				qcom,dest-node = <0xa6>;
				qcom,dest-bw = <0x927c0>;
			};

			rule1 {
				qcom,src-nodes = <0xa6>;
				qcom,src-field = <0x02>;
				qcom,src-op = <0x00>;
				qcom,thresh = <0x4af38>;
				qcom,mode = <0x00>;
				qcom,dest-node = <0xa6>;
				qcom,dest-bw = <0xdbba0>;
			};

			rule2 {
				qcom,src-nodes = <0xa6>;
				qcom,src-field = <0x02>;
				qcom,src-op = <0x03>;
				qcom,thresh = <0x4af38>;
				qcom,mode = <0x01>;
				qcom,dest-node = <0xa6>;
			};
		};

		devfreq_spdm_cpu {
			compatible = "qcom,devfreq_spdm";
			qcom,msm-bus,name = "devfreq_spdm";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x200 0x00 0x00 0x01 0x200 0x00 0x00>;
			qcom,msm-bus,active-only;
			qcom,spdm-client = <0x00>;
			clock-names = "cci_clk";
			clocks = <0xa7 0x96854074>;
			qcom,bw-upstep = <0x3e8>;
			qcom,bw-dwnstep = <0x3e8>;
			qcom,max-vote = <0x2710>;
			qcom,up-step-multp = <0x02>;
			qcom,spdm-interval = <0x64>;
			qcom,ports = <0x10>;
			qcom,alpha-up = <0x07>;
			qcom,alpha-down = <0x0f>;
			qcom,bucket-size = <0x08>;
			qcom,pl-freqs = <0x8583b00 0x9896800>;
			qcom,reject-rate = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,response-time-us = <0x2710 0x2710 0x2710 0x2710 0xbb8 0xbb8>;
			qcom,cci-response-time-us = <0x2710 0x2710 0x2710 0x2710 0x3e8 0x3e8>;
			qcom,max-cci-freq = <0x23c34600>;
		};

		devfreq_spdm_gov {
			compatible = "qcom,gov_spdm_hyp";
			interrupt-names = "spdm-irq";
			interrupts = <0x00 0xc0 0x00>;
		};

		cpuss@fd4a8000 {
			compatible = "qcom,cpuss-8994";
			reg = <0xfd4a8000 0x04>;
		};

		clock-controller@f908b004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9070000 0x1000 0xf908b000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x0a>;
			phandle = <0x0a>;
		};

		clock-controller@f909b004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9071000 0x1000 0xf909b000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x0e>;
			phandle = <0x0e>;
		};

		clock-controller@f90ab004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9072000 0x1000 0xf90ab000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x10>;
			phandle = <0x10>;
		};

		clock-controller@f90bb004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9073000 0x1000 0xf90bb000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x12>;
			phandle = <0x12>;
		};

		clock-controller@f90cb004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9074000 0x1000 0xf90cb000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x14>;
			phandle = <0x14>;
		};

		clock-controller@f90db004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9075000 0x1000 0xf90db000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x18>;
			phandle = <0x18>;
		};

		clock-controller@f90eb004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9076000 0x1000 0xf90eb000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x1a>;
			phandle = <0x1a>;
		};

		clock-controller@f90fb004 {
			compatible = "qcom,arm-cortex-acc";
			reg = <0xf9077000 0x1000 0xf90fb000 0x1000 0xf900b000 0x1000>;
			linux,phandle = <0x1c>;
			phandle = <0x1c>;
		};

		ldo-vref@f9070000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9070000 0x30>;
			qcom,ldo-vref-ret = <0x2a>;
			linux,phandle = <0x0b>;
			phandle = <0x0b>;
		};

		ldo-vref@f9071000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9071000 0x30>;
			qcom,ldo-vref-ret = <0x2a>;
			linux,phandle = <0x0f>;
			phandle = <0x0f>;
		};

		ldo-vref@f9072000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9072000 0x30>;
			qcom,ldo-vref-ret = <0x2a>;
			linux,phandle = <0x11>;
			phandle = <0x11>;
		};

		ldo-vref@f9073000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9073000 0x30>;
			qcom,ldo-vref-ret = <0x2a>;
			linux,phandle = <0x13>;
			phandle = <0x13>;
		};

		ldo-vref@f9074000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9074000 0x30>;
			qcom,ldo-vref-ret = <0x3e>;
			linux,phandle = <0x15>;
			phandle = <0x15>;
		};

		ldo-vref@f9075000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9075000 0x30>;
			qcom,ldo-vref-ret = <0x3e>;
			linux,phandle = <0x19>;
			phandle = <0x19>;
		};

		ldo-vref@f9076000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9076000 0x30>;
			qcom,ldo-vref-ret = <0x3e>;
			linux,phandle = <0x1b>;
			phandle = <0x1b>;
		};

		ldo-vref@f9077000 {
			compatible = "qcom,8994-cpu-ldo-vref";
			reg = <0xf9077000 0x30>;
			qcom,ldo-vref-ret = <0x3e>;
			linux,phandle = <0x1d>;
			phandle = <0x1d>;
		};

		clock-controller@f900d000 {
			compatible = "qcom,8994-l2ccc";
			reg = <0xf900d000 0x1000 0xf911210c 0x04>;
			qcom,vctl-node = <0xa8>;
			linux,phandle = <0x0d>;
			phandle = <0x0d>;
		};

		clock-controller@f900f000 {
			compatible = "qcom,8994-l2ccc";
			reg = <0xf900f000 0x1000 0xf911210c 0x04>;
			qcom,vctl-node = <0xa9>;
			qcom,vctl-val = <0xb8>;
			linux,phandle = <0x17>;
			phandle = <0x17>;
		};

		interrupt-controller@f9000000 {
			compatible = "qcom,msm-qgic2";
			interrupt-controller;
			#interrupt-cells = <0x03>;
			reg = <0xf9000000 0x1000 0xf9002000 0x1000>;
			linux,phandle = <0x01>;
			phandle = <0x01>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x02 0xff08 0x01 0x03 0xff08 0x01 0x04 0xff08 0x01 0x01 0xff08>;
			clock-frequency = <0x124f800>;
		};

		qcom,mpm2-sleep-counter@fc4a3000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xfc4a3000 0x1000>;
			clock-frequency = <0x8000>;
		};

		timer@f9020000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0xf9020000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@f9021000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x09 0x04 0x00 0x08 0x04>;
				reg = <0xf9021000 0x1000 0xf9022000 0x1000>;
			};

			frame@f9023000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0xf9023000 0x1000>;
				status = "disabled";
			};

			frame@f9024000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0xf9024000 0x1000>;
				status = "disabled";
			};

			frame@f9025000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0xf9025000 0x1000>;
				status = "disabled";
			};

			frame@f9026000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0xf9026000 0x1000>;
				status = "disabled";
			};

			frame@f9027000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0xf9027000 0x1000>;
				status = "disabled";
			};

			frame@f9028000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0f 0x04>;
				reg = <0xf9028000 0x1000>;
				status = "disabled";
			};
		};

		restart@fc4ab000 {
			compatible = "qcom,pshold";
			reg = <0xfc4ab000 0x04>;
		};

		serial@f991f000 {
			compatible = "qcom,msm-lsuart-v14";
			reg = <0xf991f000 0x1000>;
			interrupts = <0x00 0x6d 0x00>;
			status = "disabled";
			clock-names = "core_clk\0iface_clk";
			clocks = <0xaa 0xc3298bd7 0xaa 0x8caa5b4f>;
		};

		serial@f991e000 {
			compatible = "qcom,msm-lsuart-v14";
			reg = <0xf991e000 0x1000>;
			interrupts = <0x00 0x6c 0x00>;
			status = "ok";
			clock-names = "core_clk\0iface_clk";
			clocks = <0xaa 0xf8a61c96 0xaa 0x8caa5b4f>;
			pinctrl-names = "default";
			pinctrl-0 = <0xab 0xac>;
		};

		uart@f995e000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0xf995e000 0x1000 0xf9944000 0x19000>;
			status = "ok";
			reg-names = "core_mem\0bam_mem";
			interrupt-names = "core_irq\0bam_irq\0wakeup_irq";
			#address-cells = <0x00>;
			interrupt-parent = <0xad>;
			interrupts = <0x00 0x01 0x02>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x72 0x00 0x01 0x01 0x00 0xef 0x00 0x02 0x28 0x6f 0x00>;
			qcom,bam-tx-ep-pipe-index = <0x02>;
			qcom,bam-rx-ep-pipe-index = <0x03>;
			qcom,master-id = <0x54>;
			clock-names = "core_clk\0iface_clk";
			clocks = <0xaa 0x1e1965a3 0xaa 0x8f283c1d>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xae 0xaf 0xb0 0xb1>;
			pinctrl-1 = <0xb2 0xb3 0xb4 0xb5>;
			qcom,msm-bus,name = "buart8";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x00 0x00 0x54 0x200 0x1f4 0x320>;
			qcom,msm-obs;
			linux,phandle = <0xad>;
			phandle = <0xad>;
		};

		qcom,sps@f9984000 {
			compatible = "qcom,msm_sps";
			reg-names = "bam_mem\0core_mem";
			reg = <0xf9984000 0x15000 0xf9999000 0xb000>;
			interrupts = <0x00 0x5e 0x00>;
			qcom,pipe-attr-ee;
			clocks = <0x47 0xd482ecc7 0xaa 0xaacf5929>;
			clock-names = "dfab_clk\0dma_bam_pclk";
		};

		qcom,pcie@fc520000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x00>;
			reg = <0xfc520000 0x2000 0xfc526000 0x1000 0xff000000 0xf1d 0xff000f20 0xa8 0xff100000 0x100000 0xff200000 0x100000 0xff300000 0xd00000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0conf\0io\0bars";
			#address-cells = <0x00>;
			interrupt-parent = <0xb6>;
			interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0xf3 0x00 0x01 0x01 0x00 0xf4 0x00 0x02 0x01 0x00 0xf5 0x00 0x03 0x01 0x00 0xf7 0x00 0x04 0x01 0x00 0xf8 0x00 0x05 0x01 0x00 0xf9 0x00 0x06 0x01 0x00 0xfa 0x00 0x07 0x01 0x00 0xfb 0x00 0x08 0x01 0x00 0xfc 0x00 0x09 0x01 0x00 0xfd 0x00 0x0a 0x01 0x00 0xfe 0x00 0x0b 0x01 0x00 0xff 0x00>;
			interrupt-names = "int_msi\0int_a\0int_b\0int_c\0int_d\0int_pls_pme\0int_pme_legacy\0int_pls_err\0int_aer_legacy\0int_pls_link_up\0int_pls_link_down\0int_bridge_flush_n";
			pinctrl-names = "default";
			pinctrl-0 = <0xb7 0xb8 0xb9>;
			perst-gpio = <0x28 0x35 0x00>;
			wake-gpio = <0x28 0x37 0x00>;
			gdsc-vdd-supply = <0xba>;
			vreg-1.8-supply = <0x2e>;
			vreg-0.9-supply = <0x30>;
			qcom,ep-latency = <0x0a>;
			qcom,msi-gicm-addr = <0xf9006040>;
			qcom,msi-gicm-base = <0x180>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x00 0x00 0x2d 0x200 0x1f4 0x320>;
			qcom,scm-dev-id = <0x0b>;
			clocks = <0xaa 0x4f37621e 0x47 0x3ab0b36d 0xaa 0x3d2e3ece 0xaa 0x4dd325c3 0xaa 0x3f85285b 0xaa 0xd69638a1 0xaa 0x1d30d092 0xaa 0x6bb4df33>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_phy_reset";
			max-clock-frequency-hz = <0x7735940 0x00 0xf6d38 0x00 0x00 0x00 0x00 0x00>;
			status = "disabled";
			linux,phandle = <0xb6>;
			phandle = <0xb6>;
		};

		qcom,pcie@fc528000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x01>;
			reg = <0xfc528000 0x2000 0xfc52e000 0x1000 0xf8800000 0xf1d 0xf8800f20 0xa8 0xf8801000 0x7f000 0xf8880000 0x80000 0xf8900000 0x700000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0conf\0io\0bars";
			#address-cells = <0x00>;
			interrupt-parent = <0xbb>;
			interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x10f 0x00 0x01 0x01 0x00 0x110 0x00 0x02 0x01 0x00 0x111 0x00 0x03 0x01 0x00 0x112 0x00 0x04 0x01 0x00 0x113 0x00 0x05 0x01 0x00 0x114 0x00 0x06 0x01 0x00 0x115 0x00 0x07 0x01 0x00 0x116 0x00 0x08 0x01 0x00 0x117 0x00 0x09 0x01 0x00 0x118 0x00 0x0a 0x01 0x00 0x119 0x00 0x0b 0x01 0x00 0x11a 0x00>;
			interrupt-names = "int_msi\0int_a\0int_b\0int_c\0int_d\0int_pls_pme\0int_pme_legacy\0int_pls_err\0int_aer_legacy\0int_pls_link_up\0int_pls_link_down\0int_bridge_flush_n";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0xbc 0xbd 0xbe>;
			pinctrl-1 = <0xbc 0xbd 0xbf>;
			perst-gpio = <0x28 0x23 0x00>;
			wake-gpio = <0x28 0x25 0x00>;
			gdsc-vdd-supply = <0xc0>;
			vreg-1.8-supply = <0x2e>;
			vreg-0.9-supply = <0x30>;
			qcom,l1-supported;
			qcom,l1ss-supported;
			qcom,aux-clk-sync;
			qcom,ep-latency = <0x0a>;
			qcom,msi-gicm-addr = <0xf9007040>;
			qcom,msi-gicm-base = <0x1a0>;
			qcom,ep-wakeirq;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x1f4 0x320>;
			qcom,scm-dev-id = <0x0c>;
			clocks = <0xaa 0xc1627422 0x47 0x3ab0b36d 0xaa 0xc9bb962c 0xaa 0xb6338658 0xaa 0xc20f6269 0xaa 0xd54e40d6 0xaa 0x63474b42 0xaa 0x5fc03a70>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_phy_reset";
			max-clock-frequency-hz = <0x7735940 0x00 0xf6d38 0x00 0x00 0x00 0x00 0x00>;
			qcom,clk-power-manage-en;
			linux,phandle = <0xbb>;
			phandle = <0xbb>;
		};

		qcom,ipa@fd4c0000 {
			compatible = "qcom,ipa";
			reg = <0xfd4c0000 0x29000 0xfd4c4000 0x15820>;
			reg-names = "ipa-base\0bam-base";
			interrupts = <0x00 0x12d 0x00 0x00 0x12c 0x00>;
			interrupt-names = "ipa-irq\0bam-irq";
			qcom,ipa-hw-ver = <0x03>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,wan-rx-ring-size = <0xc0>;
			qcom,ee = <0x02>;
			clock-names = "core_clk";
			clocks = <0x47 0xfa685cda>;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x5a 0x200 0x186a0 0xc3500 0x5a 0x249 0x186a0 0xc3500 0x5a 0x200 0x186a0 0x124f80 0x5a 0x249 0x186a0 0x124f80>;
			qcom,bus-vector-names = "MIN\0SVS\0PERF";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-loaduC;
		};

		qcom,ipc-spinlock@fd484000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			reg = <0xfd484000 0x400>;
			qcom,num-locks = <0x08>;
		};

		qcom,smem@6a00000 {
			compatible = "qcom,smem";
			reg = <0x6a00000 0x200000 0xf900d008 0x04 0xfc428000 0x4000>;
			reg-names = "smem\0irq-reg-base\0aux-mem1";
			qcom,mpu-enabled;

			qcom,smd-modem {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x00>;
				qcom,smd-irq-offset = <0x00>;
				qcom,smd-irq-bitmask = <0x1000>;
				interrupts = <0x00 0x19 0x01>;
				label = "modem";
				qcom,not-loadable;
			};

			qcom,smsm-modem {
				compatible = "qcom,smsm";
				qcom,smsm-edge = <0x00>;
				qcom,smsm-irq-offset = <0x00>;
				qcom,smsm-irq-bitmask = <0x2000>;
				interrupts = <0x00 0x1a 0x01>;
			};

			qcom,smd-adsp {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x01>;
				qcom,smd-irq-offset = <0x00>;
				qcom,smd-irq-bitmask = <0x100>;
				interrupts = <0x00 0x9c 0x01>;
				label = "adsp";
			};

			qcom,smsm-adsp {
				compatible = "qcom,smsm";
				qcom,smsm-edge = <0x01>;
				qcom,smsm-irq-offset = <0x00>;
				qcom,smsm-irq-bitmask = <0x200>;
				interrupts = <0x00 0x9d 0x01>;
			};

			qcom,smd-rpm {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x0f>;
				qcom,smd-irq-offset = <0x00>;
				qcom,smd-irq-bitmask = <0x01>;
				interrupts = <0x00 0xa8 0x01>;
				label = "rpm";
				qcom,irq-no-suspend;
				qcom,not-loadable;
			};
		};

		qcom,msm-imem@fe87f000 {
			compatible = "qcom,msm-imem";
			reg = <0xfe87f000 0x1000>;
			ranges = <0x00 0xfe87f000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			download_mode@0 {
				compatible = "qcom,msm-imem-download_mode";
				reg = <0x00 0x08>;
			};

			debug_base@c {
				compatible = "qcom,msm-imem-debug_base";
				reg = <0x0c 0x08>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			emergency_download_mode@fe0 {
				compatible = "qcom,msm-imem-emergency_download_mode";
				reg = <0xfe0 0x0c>;
			};
		};

		qcom,wdt@f9017000 {
			compatible = "qcom,msm-watchdog";
			reg = <0xf9017000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x03 0x00 0x00 0x04 0x00>;
			qcom,bark-time = <0x2ee0>;
			qcom,pet-time = <0x2710>;
			qcom,ipi-ping;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		jtagfuse@fc4be024 {
			compatible = "qcom,jtag-fuse";
			reg = <0xfc4be024 0x08>;
			reg-names = "fuse-base";
		};

		jtagmm@fb840000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfb840000 0x1000 0xfb810000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x02>;
		};

		jtagmm@fb940000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfb940000 0x1000 0xfb910000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x03>;
		};

		jtagmm@fba40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfba40000 0x1000 0xfba10000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x04>;
		};

		jtagmm@fbb40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfbb40000 0x1000 0xfbb10000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x05>;
		};

		jtagmm@fbc40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfbc40000 0x1000 0xfbc10000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x06>;
		};

		jtagmm@fbd40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfbd40000 0x1000 0xfbd10000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x07>;
		};

		jtagmm@fbe40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfbe40000 0x1000 0xfbe10000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x08>;
		};

		jtagmm@fbf40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0xfbf40000 0x1000 0xfbf10000 0x1000>;
			reg-names = "etm-base\0debug-base";
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,coresight-jtagmm-cpu = <0x09>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0x0f>;

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-s1-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1_corner";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-corner;
					linux,phandle = <0x100>;
					phandle = <0x100>;
				};

				regulator-s1-floor-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1_floor_corner";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-floor-corner;
					qcom,always-send-voltage;
					linux,phandle = <0x168>;
					phandle = <0x168>;
				};

				regulator-s1-corner-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1_corner_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x04>;
					regulator-max-microvolt = <0x07>;
					regulator-always-on;
					qcom,init-voltage-corner = <0x06>;
					qcom,use-voltage-corner;
					proxy-supply = <0xc1>;
					qcom,proxy-consumer-voltage = <0x07 0x07>;
					linux,phandle = <0xc1>;
					phandle = <0xc1>;
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s2";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-s2-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s2_corner";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-corner;
					linux,phandle = <0xff>;
					phandle = <0xff>;
				};

				regulator-s2-corner-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s2_corner_ao";
					qcom,set = <0x01>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-corner;
					linux,phandle = <0x111>;
					phandle = <0x111>;
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x03>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s3";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x13d620>;
					regulator-max-microvolt = <0x13d620>;
					qcom,init-voltage = <0x13d620>;
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x04>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s4";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					linux,phandle = <0x3f>;
					phandle = <0x3f>;
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x05>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s5";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x20ce70>;
					regulator-max-microvolt = <0x20ce70>;
					qcom,init-voltage = <0x20ce70>;
					linux,phandle = <0xea>;
					phandle = <0xea>;
				};
			};

			rpm-regulator-smpa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x07>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s7";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xf4240>;
					linux,phandle = <0x105>;
					phandle = <0x105>;
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l1";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xf4240>;
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l2";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1312d0>;
					regulator-max-microvolt = <0x1312d0>;
					qcom,init-voltage = <0x1312d0>;
					proxy-supply = <0x2f>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x2f>;
					phandle = <0x2f>;
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x03>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l3";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x10c8e0>;
					qcom,init-voltage = <0x10c8e0>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x1a3>;
					phandle = <0x1a3>;
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x04>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l4";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x12b128>;
					regulator-max-microvolt = <0x12b128>;
					qcom,init-voltage = <0x12b128>;
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x06>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l6";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					linux,phandle = <0x101>;
					phandle = <0x101>;
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x08>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l8";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x09>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l9";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0a>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l10";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0b>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l11";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					linux,phandle = <0xeb>;
					phandle = <0xeb>;
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0c>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l12";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					proxy-supply = <0x2e>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x2e>;
					phandle = <0x2e>;
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0d>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l13";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x2d0370>;
					linux,phandle = <0xcd>;
					phandle = <0xcd>;
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0e>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l14";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					proxy-supply = <0x2d>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x2d>;
					phandle = <0x2d>;
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x0f>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l15";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x10>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l16";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x2932e0>;
					qcom,init-voltage = <0x2932e0>;
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x11>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l17";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2191c0>;
					regulator-max-microvolt = <0x2191c0>;
					qcom,init-voltage = <0x2191c0>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x1a4>;
					phandle = <0x1a4>;
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x12>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l18";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-max-microvolt = <0x2b7cd0>;
					qcom,init-voltage = <0x2b7cd0>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x13>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l19";
					qcom,set = <0x03>;
					status = "disabled";
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-max-microvolt = <0x2b7cd0>;
					qcom,init-voltage = <0x2b7cd0>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x14>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l20";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2d0370>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x2d0370>;
					qcom,init-current = <0x2ee>;
					regulator-boot-on;
					linux,phandle = <0xc3>;
					phandle = <0xc3>;
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x15>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l21";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2d0370>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x2d0370>;
					linux,phandle = <0xcc>;
					phandle = <0xcc>;
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x16>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l22";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x12f>;
					phandle = <0x12f>;
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x17>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l23";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x1a6>;
					phandle = <0x1a6>;
				};
			};

			rpm-regulator-ldoa24 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x18>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l24 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l24";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2eebb8>;
					regulator-max-microvolt = <0x3010b0>;
					qcom,init-voltage = <0x2eebb8>;
					linux,phandle = <0xfa>;
					phandle = <0xfa>;
				};
			};

			rpm-regulator-ldoa25 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x19>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l25 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l25";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xf4240>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x129>;
					phandle = <0x129>;
				};
			};

			rpm-regulator-ldoa26 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1a>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l26 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l26";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0xf116c>;
					regulator-max-microvolt = <0xf116c>;
					qcom,init-voltage = <0xf116c>;
				};
			};

			rpm-regulator-ldoa27 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1b>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l27 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l27";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x1ab>;
					phandle = <0x1ab>;
				};
			};

			rpm-regulator-ldoa28 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1c>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l28 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l28";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xf4240>;
					qcom,init-current = <0x2d>;
					regulator-boot-on;
					proxy-supply = <0x30>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x30>;
					phandle = <0x30>;
				};
			};

			rpm-regulator-ldoa29 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1d>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l29 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l29";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x2932e0>;
					qcom,init-voltage = <0x2932e0>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x1ac>;
					phandle = <0x1ac>;
				};
			};

			rpm-regulator-ldoa30 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1e>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l30 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l30";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-enable = <0x00>;
					qcom,send-defaults;
					linux,phandle = <0x23a>;
					phandle = <0x23a>;
				};
			};

			rpm-regulator-ldoa31 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1f>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l31 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l31";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					qcom,init-current = <0x32>;
					regulator-boot-on;
					linux,phandle = <0xd6>;
					phandle = <0xd6>;
				};
			};

			rpm-regulator-ldoa32 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x20>;
				qcom,regulator-type = <0x00>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l32 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l32";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					qcom,init-enable = <0x00>;
					qcom,init-ldo-mode = <0x01>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0xda>;
					phandle = <0xda>;
				};
			};

			rpm-regulator-vsa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "vsa";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x02>;
				status = "okay";

				regulator-lvs1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_lvs1";
					qcom,set = <0x03>;
					status = "ok";
					qcom,init-enable = <0x00>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
					linux,phandle = <0x1a5>;
					phandle = <0x1a5>;
				};
			};

			rpm-regulator-vsa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "vsa";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x02>;
				status = "okay";

				regulator-lvs2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_lvs2";
					qcom,set = <0x03>;
					status = "ok";
					qcom,init-enable = <0x00>;
					qcom,init-pin-ctrl-enable = <0x00>;
					qcom,init-pin-ctrl-mode = <0x00>;
				};
			};

			rpm-regulator-smpb1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpb";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_s1";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0xfa3e8>;
					regulator-max-microvolt = <0xfa3e8>;
					qcom,init-voltage = <0xfa3e8>;
				};
			};

			rpm-regulator-smpb2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpb";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_s2";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-s2-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_s2_corner";
					qcom,set = <0x03>;
					qcom,init-voltage-corner = <0x02>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-corner;
					linux,phandle = <0x20>;
					phandle = <0x20>;
				};

				regulator-s2-floor-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_s2_floor_corner";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-floor-corner;
					qcom,always-send-voltage;
					linux,phandle = <0x169>;
					phandle = <0x169>;
				};
			};

			rpm-regulator-bstb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "bstb";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x02>;
				status = "okay";

				regulator-bst {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_boost_5v";
					qcom,set = <0x03>;
					status = "okay";
					linux,phandle = <0xef>;
					phandle = <0xef>;
				};

				regulator-bst-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_boost_pin_ctrl";
					qcom,set = <0x03>;
					qcom,enable-with-pin-ctrl = <0x00 0x01>;
					status = "ok";
					linux,phandle = <0xec>;
					phandle = <0xec>;
				};
			};

			rpm-regulator-bbyb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "bbyb";
				qcom,resource-id = <0x01>;
				qcom,regulator-type = <0x00>;
				status = "okay";

				regulator-bby {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_boostbypass";
					qcom,set = <0x03>;
					status = "ok";
					regulator-min-microvolt = <0x3010b0>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,init-voltage = <0x3010b0>;
					linux,phandle = <0xf6>;
					phandle = <0xf6>;
				};
			};

			rpm-regulator-smpc2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpc";
				qcom,resource-id = <0x02>;
				qcom,regulator-type = <0x01>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8004_s2";
					qcom,set = <0x03>;
					status = "disabled";
				};

				regulator-s2-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8004_s2_corner";
					qcom,set = <0x03>;
					qcom,init-voltage-corner = <0x02>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-corner;
				};

				regulator-s2-floor-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8004_s2_floor_corner";
					qcom,set = <0x03>;
					regulator-min-microvolt = <0x01>;
					regulator-max-microvolt = <0x07>;
					qcom,use-voltage-floor-corner;
					qcom,always-send-voltage;
				};
			};
		};

		qcom,msm-rng@f9bff000 {
			compatible = "qcom,msm-rng";
			reg = <0xf9bff000 0x200>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x58 0x26a 0x00 0x00 0x58 0x26a 0x00 0x320>;
			qcom,msm-rng-iface-clk;
			clocks = <0xaa 0x397e7eaa>;
			clock-names = "iface_clk";
		};

		qcom,rmtfs_sharedmem@00000000 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x180000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
		};

		qcom,dsp_sharedmem@00000000 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x10000>;
			reg-names = "rfsa_dsp";
			qcom,client-id = <0x11013ec>;
			linux,contiguous-region = <0xc2>;
		};

		qcom,mdm_sharedmem@00000000 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x10000>;
			reg-names = "rfsa_mdm";
			qcom,client-id = <0x11013ed>;
		};

		qcom,sensors_sharedmem@00000000 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x10000>;
			reg-names = "rfsa_sensor";
			qcom,client-id = <0x11013ee>;
			linux,contiguous-region = <0xc2>;
		};

		sdhci@f9824900 {
			compatible = "qcom,sdhci-msm";
			reg = <0xf9824900 0x1a0 0xf9824000 0x800>;
			reg-names = "hc_mem\0core_mem";
			interrupts = <0x00 0x7b 0x00 0x00 0x8a 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x08>;
			qcom,cpu-dma-latency-us = <0x12d 0x46>;
			qcom,cpu-affinity = "affine_cores";
			qcom,cpu-affinity-mask = <0x0f 0xf0>;
			qcom,wakeup-on-idle;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x00 0x00 0x4e 0x200 0x640 0xc80 0x4e 0x200 0x13880 0x27100 0x4e 0x200 0x186a0 0x30d40 0x4e 0x200 0x30d40 0x61a80 0x4e 0x200 0x61a80 0xc3500 0x4e 0x200 0x61a80 0xc3500 0x4e 0x200 0x61a80 0xc3500 0x4e 0x200 0x1f4000 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x691e0caa 0xaa 0x9ad6fb96>;
			status = "ok";
			vdd-supply = <0xc3>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0x8b290>;
			vdd-io-supply = <0x3f>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-io-current-level = <0xc8 0x4f588>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0xc4 0xc5 0xc6 0xc7>;
			pinctrl-1 = <0xc8 0xc9 0xca 0xcb>;
			qcom,nonremovable;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v\0HS200_1p8v\0DDR_1p8v";
		};

		sdhci@f98a4900 {
			compatible = "qcom,sdhci-msm";
			reg = <0xf98a4900 0x11c 0xf98a4000 0x800>;
			reg-names = "hc_mem\0core_mem";
			interrupts = <0x00 0x01 0x02>;
			interrupt-names = "hc_irq\0pwr_irq\0status_irq";
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x23d5727f 0xaa 0x861b20ac>;
			qcom,bus-width = <0x04>;
			qcom,cpu-dma-latency-us = <0x12d 0x46>;
			qcom,cpu-affinity = "affine_cores";
			qcom,cpu-affinity-mask = <0x0f 0xf0>;
			qcom,wakeup-on-idle;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x0a>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x51 0x200 0x640 0xc80 0x51 0x200 0x13880 0x27100 0x51 0x200 0x186a0 0x30d40 0x51 0x200 0x27100 0x4e200 0x51 0x200 0x30d40 0x61a80 0x51 0x200 0x4e200 0x9c400 0x51 0x200 0x61a80 0xc3500 0x51 0x200 0xc3500 0xc3500 0x51 0x200 0x1f4000 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2625a00 0x2faf080 0x4c4b400 0x5f5e100 0xbebc200 0xffffffff>;
			status = "ok";
			vdd-supply = <0xcc>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0xcd>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			#address-cells = <0x00>;
			interrupt-parent = <0xce>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x00 0x01 0x00 0x7d 0x00 0x01 0x01 0x00 0xdd 0x00 0x02 0xcf 0x08 0x03>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0xd0 0xd1 0xd2>;
			pinctrl-1 = <0xd3 0xd4 0xd5>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2625a00 0x2faf080 0x4c4b400 0x5f5e100 0xbebc200>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,nonremovable;
			linux,phandle = <0xce>;
			phandle = <0xce>;
		};

		sdhci@f9864900 {
			compatible = "qcom,sdhci-msm";
			reg = <0xf9864900 0x11c 0xf9864000 0x800>;
			reg-names = "hc_mem\0core_mem";
			interrupts = <0x00 0x7f 0x00 0x00 0xe0 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x565b2c03 0xaa 0xb27aeac>;
			qcom,bus-width = <0x04>;
			qcom,cpu-dma-latency-us = <0x12d 0x46>;
			qcom,cpu-affinity = "affine_cores";
			qcom,cpu-affinity-mask = <0x0f 0xf0>;
			qcom,wakeup-on-idle;
			qcom,msm-bus,name = "sdhc3";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x4f 0x200 0x00 0x00 0x4f 0x200 0x640 0xc80 0x4f 0x200 0x13880 0x27100 0x4f 0x200 0x186a0 0x30d40 0x4f 0x200 0x30d40 0x61a80 0x4f 0x200 0x61a80 0xc3500 0x4f 0x200 0xc3500 0xc3500 0x4f 0x200 0x1f4000 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,dat1-mpm-int = <0x2f>;
			status = "disabled";
		};

		ufsice@fc5a0000 {
			compatible = "qcom,ice";
			reg = <0xfc5a0000 0x8000>;
			interrupt-names = "ufs_ice_nonsec_level_irq\0ufs_ice_sec_level_irq";
			interrupts = <0x00 0x102 0x00 0x00 0x101 0x00>;
			status = "disabled";
			linux,phandle = <0xd8>;
			phandle = <0xd8>;
		};

		ufsphy@fc597000 {
			compatible = "qcom,ufs-phy-qmp-20nm";
			reg = <0xfc597000 0xda8>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			vdda-phy-supply = <0x30>;
			vdda-pll-supply = <0x2e>;
			vdda-phy-max-microamp = <0xafc8>;
			vdda-pll-max-microamp = <0x64>;
			vddp-ref-clk-supply = <0xd6>;
			vddp-ref-clk-max-microamp = <0x64>;
			vddp-ref-clk-always-on;
			clock-names = "ref_clk_src\0ref_clk\0tx_iface_clk\0rx_iface_clk";
			clocks = <0x47 0x3ab0b36d 0xaa 0x98111fee 0xaa 0xba2cf8b5 0xaa 0xa6747786>;
			status = "ok";
			linux,phandle = <0xd7>;
			phandle = <0xd7>;
		};

		ufshc@fc594000 {
			compatible = "qcom,ufshc";
			reg = <0xfc594000 0x2500 0xfd512074 0x04>;
			interrupts = <0x00 0x109 0x00>;
			phys = <0xd7>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0xd8>;
			vdd-hba-supply = <0xd9>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0xc3>;
			vccq-supply = <0xd6>;
			vccq2-supply = <0x3f>;
			vcc-max-microamp = <0xb71b0>;
			vccq-max-microamp = <0xc350>;
			vccq2-max-microamp = <0xb71b0>;
			clock-names = "core_clk_src\0core_clk\0bus_clk\0iface_clk\0ref_clk\0rx_lane0_sync_clk\0tx_lane0_sync_clk\0rx_lane1_sync_clk\0tx_lane1_sync_clk";
			clocks = <0xaa 0x297ca380 0xaa 0x47c743a7 0xaa 0x19d38312 0xaa 0x1914bb84 0x47 0xf5304268 0xaa 0x7f43251c 0xaa 0x6a9f747a 0xaa 0x3182fde 0xaa 0x367fef66>;
			qcom,msm-bus,name = "ufs1";
			qcom,msm-bus,num-cases = <0x16>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x5f 0x200 0x00 0x00 0x01 0x28a 0x00 0x00 0x5f 0x200 0x39a 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x734 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0xe68 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x1cd0 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x734 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0xe68 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x1cd0 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x39a0 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x1f334 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x3e667 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x7cccd 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x3e667 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x7cccd 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0xf999a 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x247ae 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x48ccd 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x9199a 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x48ccd 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x9199a 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x123334 0x00 0x01 0x28a 0x3e8 0x00 0x5f 0x200 0x3e8000 0x00 0x01 0x28a 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0MAX";
			qcom,cpu-affinity = "affine_cores";
			qcom,cpu-affinity-mask = <0x0f>;
			qcom,cpu-dma-latency-us = <0x12d>;
			spm-level = <0x05>;
			status = "ok";
			freq-table-hz = <0x5f5e100 0xbebc200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		};

		spi@f9923000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "spi_physical\0spi_bam_physical";
			reg = <0xf9923000 0x1000 0xf9904000 0x19000>;
			interrupt-names = "spi_irq\0spi_bam_irq";
			interrupts = <0x00 0x5f 0x00 0x00 0xee 0x00>;
			spi-max-frequency = <0x124f800>;
			qcom,infinite-mode = <0x00>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x0c>;
			qcom,bam-producer-pipe-index = <0x0d>;
			qcom,master-id = <0x56>;
			pinctrl-names = "spi_default\0spi_sleep";
			pinctrl-0;
			pinctrl-1;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x8caa5b4f 0xaa 0x759a76b0>;
			qcom,shared;
			status = "ok";

			fpc1145@1 {
				status = "ok";
				reg = <0x01>;
				compatible = "fpc,fpc1020\0fpc1145";
				input-device-name = "fpc1020";
				interrupt-parent = <0x28>;
				interrupts = <0x5a 0x00>;
				fpc,gpio_cs0 = <0x28 0x02 0x00>;
				fpc,gpio_cs1 = <0x28 0x08 0x00>;
				fpc,gpio_rst = <0x28 0x59 0x00>;
				fpc,gpio_irq = <0x28 0x5a 0x00>;
				vcc_spi-supply = <0x3f>;
				vdd_ana-supply = <0xda>;
				vdd_io-supply = <0xda>;
				fpc,use_fpc2050 = <0x01>;
				spi-max-frequency = <0x493e00>;
				spi-qup-id = <0x01>;
				clock-names = "iface_clk\0core_clk";
				clocks = <0xaa 0x8caa5b4f 0xaa 0x759a76b0>;
				pinctrl-names = "fpc1145_spi_active\0fpc1145_reset_reset\0fpc1145_reset_active\0fpc1145_cs_low\0fpc1145_cs_high\0fpc1145_cs_active\0fpc1145_irq_active";
				pinctrl-0 = <0xdb 0xdc 0xdd>;
				pinctrl-1 = <0xde>;
				pinctrl-2 = <0xdf>;
				pinctrl-3 = <0xe0>;
				pinctrl-4 = <0xe1>;
				pinctrl-5 = <0xe2>;
				pinctrl-6 = <0xe3>;
			};
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
		};

		qcom,msm-pacman {
			compatible = "qcom,msm-pacman";
		};

		wcd9xxx-irq {
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x28>;
			interrupts = <0x48 0x00>;
			interrupt-names = "cdc-int";
			pinctrl-names = "default";
			pinctrl-0 = <0xe4>;
			linux,phandle = <0xe9>;
			phandle = <0xe9>;
		};

		msm_tspp@f99d8000 {
			compatible = "qcom,msm_tspp";
			reg = <0xf99d8000 0x1000 0xf99d9000 0x1000 0xf99da000 0x1000 0xf99c4000 0x11000>;
			reg-names = "MSM_TSIF0_PHYS\0MSM_TSIF1_PHYS\0MSM_TSPP_PHYS\0MSM_TSPP_BAM_PHYS";
			interrupts = <0x00 0x79 0x00 0x00 0x77 0x00 0x00 0x78 0x00 0x00 0x7a 0x00>;
			interrupt-names = "TSIF_TSPP_IRQ\0TSIF0_IRQ\0TSIF1_IRQ\0TSIF_BAM_IRQ";
			clock-names = "iface_clk\0ref_clk";
			clocks = <0xaa 0x88d2822c 0xaa 0x8f1ed2c2>;
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x00 0x00 0x52 0x200 0x3000 0x6000>;
			pinctrl-names = "disabled\0tsif0-mode1\0tsif0-mode2\0tsif1-mode1\0tsif1-mode2\0dual-tsif-mode1\0dual-tsif-mode2";
			pinctrl-0;
			pinctrl-1 = <0xe5>;
			pinctrl-2 = <0xe5 0xe6>;
			pinctrl-3 = <0xe7>;
			pinctrl-4 = <0xe7 0xe8>;
			pinctrl-5 = <0xe5 0xe7>;
			pinctrl-6 = <0xe5 0xe6 0xe7 0xe8>;
		};

		slim@fe12f000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0xfe12f000 0x2c000 0xfe104000 0x20000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x00 0x00 0xa4 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x60000000>;
			qcom,ea-pc = <0x110>;

			tomtom_codec {
				compatible = "qcom,tomtom-slim-pgd";
				elemental-addr = [00 01 30 01 17 02];
				interrupt-parent = <0xe9>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				qcom,cdc-reset-gpio = <0x28 0x44 0x00>;
				cdc-vdd-buck-supply = <0xea>;
				qcom,cdc-vdd-buck-voltage = <0x20ce70 0x20ce70>;
				qcom,cdc-vdd-buck-current = <0x9eb10>;
				cdc-vdd-tx-h-supply = <0x3f>;
				qcom,cdc-vdd-tx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-tx-h-current = <0x61a8>;
				cdc-vdd-rx-h-supply = <0x3f>;
				qcom,cdc-vdd-rx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-rx-h-current = <0x61a8>;
				cdc-vddpx-1-supply = <0x3f>;
				qcom,cdc-vddpx-1-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vddpx-1-current = <0x2710>;
				cdc-vdd-a-1p2v-supply = <0xeb>;
				qcom,cdc-vdd-a-1p2v-voltage = <0x124f80 0x124f80>;
				qcom,cdc-vdd-a-1p2v-current = <0x7d0>;
				cdc-vddcx-1-supply = <0xeb>;
				qcom,cdc-vddcx-1-voltage = <0x124f80 0x124f80>;
				qcom,cdc-vddcx-1-current = <0x80e8>;
				cdc-vddcx-2-supply = <0xeb>;
				qcom,cdc-vddcx-2-voltage = <0x124f80 0x124f80>;
				qcom,cdc-vddcx-2-current = <0x80e8>;
				qcom,cdc-static-supplies = "cdc-vdd-buck\0cdc-vdd-tx-h\0cdc-vdd-rx-h\0cdc-vddpx-1\0cdc-vdd-a-1p2v\0cdc-vddcx-1\0cdc-vddcx-2";
				qcom,cdc-micbias-ldoh-v = <0x03>;
				qcom,cdc-micbias-cfilt1-mv = <0x708>;
				qcom,cdc-micbias-cfilt2-mv = <0xa8c>;
				qcom,cdc-micbias-cfilt3-mv = <0xa8c>;
				qcom,cdc-micbias1-cfilt-sel = <0x00>;
				qcom,cdc-micbias2-cfilt-sel = <0x01>;
				qcom,cdc-micbias3-cfilt-sel = <0x02>;
				qcom,cdc-micbias4-cfilt-sel = <0x00>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "tomtom-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 30 01 17 02];
				qcom,cdc-dmic-sample-rate = <0x249f00>;
				qcom,cdc-dmic_clk_drv_strength = <0x02>;
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,cdc-variant = "WCD9330";
				qcom,cdc-spkdrv-ocp-curr-limit-mA = <0xa41>;
				qcom,cdc-micbias1-ext-cap;
				qcom,cdc-micbias4-ext-cap;
				cdc-vdd-spkdrv-supply = <0xec>;
				qcom,cdc-vdd-spkdrv-voltage = <0x4c4b40 0x4c4b40>;
				qcom,cdc-vdd-spkdrv-current = <0x927c0>;
				cdc-vdd-spkdrv-2-supply = <0xec>;
				qcom,cdc-vdd-spkdrv-2-voltage = <0x4c4b40 0x4c4b40>;
				qcom,cdc-vdd-spkdrv-2-current = <0x927c0>;
				cdc-vdd-anc-hph-supply = <0x2e>;
				qcom,cdc-vdd-anc-hph-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-anc-hph-current = <0x00>;
				qcom,cdc-on-demand-supplies = "cdc-vdd-spkdrv\0cdc-vdd-spkdrv-2\0cdc-vdd-anc-hph";
			};
		};

		qcom,spmi@fc4c0000 {
			compatible = "qcom,spmi-pmic-arb";
			reg-names = "core\0intr\0cnfg";
			reg = <0xfc4cf000 0x1000 0xfc4cb000 0x1000 0xfc4ca000 0x1000>;
			interrupts = <0x00 0xbe 0x00 0x00 0xbb 0x00>;
			qcom,pmic-arb-channel = <0x00>;
			qcom,pmic-arb-ee = <0x00>;
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			cell-index = <0x00>;
			linux,phandle = <0xf8>;
			phandle = <0xf8>;

			qcom,pm8994@0 {
				spmi-slave-container;
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x00 0x24 0x00>;
					label = "pm8994_tz";
					qcom,channel-num = <0x08>;
					qcom,threshold-set = <0x00>;
					qcom,temp_alarm-vadc = <0xed>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x00 0x08 0x00 0x00 0x08 0x01 0x00 0x08 0x04 0x00 0x08 0x05>;
					interrupt-names = "kpdpwr\0resin\0resin-bark\0kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,system-reset;
					qcom,s3-debounce = <0x08>;
					qcom,s3-src = "resin";

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						qcom,pull-up = <0x01>;
						linux,code = <0x74>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x03>;
						qcom,pull-up = <0x01>;
					};
				};

				gpios {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x02>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					label = "pm8994-gpio";
					linux,phandle = <0xcf>;
					phandle = <0xcf>;

					gpio@c000 {
						reg = <0xc000 0x100>;
						qcom,pin-num = <0x01>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@c100 {
						reg = <0xc100 0x100>;
						qcom,pin-num = <0x02>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,pull = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c200 {
						reg = <0xc200 0x100>;
						qcom,pin-num = <0x03>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,pull = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c300 {
						reg = <0xc300 0x100>;
						qcom,pin-num = <0x04>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,pull = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c400 {
						reg = <0xc400 0x100>;
						qcom,pin-num = <0x05>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,pull = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c500 {
						reg = <0xc500 0x100>;
						qcom,pin-num = <0x06>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@c600 {
						reg = <0xc600 0x100>;
						qcom,pin-num = <0x07>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,pull = <0x05>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
						qcom,output-type = <0x00>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
					};

					gpio@c700 {
						reg = <0xc700 0x100>;
						qcom,pin-num = <0x08>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,pull = <0x05>;
						qcom,output-type = <0x00>;
						qcom,invert = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,out-strength = <0x01>;
						qcom,master-en = <0x00>;
					};

					gpio@c800 {
						reg = <0xc800 0x100>;
						qcom,pin-num = <0x09>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,output-type = <0x00>;
						qcom,invert = <0x01>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,out-strength = <0x01>;
						qcom,master-en = <0x00>;
						qcom,pull = <0x04>;
					};

					gpio@c900 {
						reg = <0xc900 0x100>;
						qcom,pin-num = <0x0a>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,pull = <0x04>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@ca00 {
						reg = <0xca00 0x100>;
						qcom,pin-num = <0x0b>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,pull = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@cb00 {
						reg = <0xcb00 0x100>;
						qcom,pin-num = <0x0c>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@cc00 {
						reg = <0xcc00 0x100>;
						qcom,pin-num = <0x0d>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@cd00 {
						reg = <0xcd00 0x100>;
						qcom,pin-num = <0x0e>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@ce00 {
						reg = <0xce00 0x100>;
						qcom,pin-num = <0x0f>;
						status = "okay";
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,pull = <0x05>;
						qcom,vin-sel = <0x02>;
						qcom,out-strength = <0x01>;
						qcom,src-sel = <0x02>;
						qcom,master-en = <0x01>;
					};

					gpio@cf00 {
						reg = <0xcf00 0x100>;
						qcom,pin-num = <0x10>;
						status = "disabled";
					};

					gpio@d000 {
						reg = <0xd000 0x100>;
						qcom,pin-num = <0x11>;
						status = "ok";
						qcom,src-sel = <0x02>;
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@d100 {
						reg = <0xd100 0x100>;
						qcom,pin-num = <0x12>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,invert = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x03>;
						qcom,out-strength = <0x01>;
						qcom,master-en = <0x01>;
					};

					gpio@d200 {
						reg = <0xd200 0x100>;
						qcom,pin-num = <0x13>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,pull = <0x04>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x00>;
					};

					gpio@d300 {
						reg = <0xd300 0x100>;
						qcom,pin-num = <0x14>;
						status = "disabled";
					};

					gpio@d500 {
						reg = <0xd500 0x100>;
						qcom,pin-num = <0x16>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
					};
				};

				mpps {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x02>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					label = "pm8994-mpp";
					linux,phandle = <0x40>;
					phandle = <0x40>;

					mpp@a000 {
						reg = <0xa000 0x100>;
						qcom,pin-num = <0x01>;
						status = "disabled";
					};

					mpp@a100 {
						reg = <0xa100 0x100>;
						qcom,pin-num = <0x02>;
						status = "ok";
						qcom,mode = <0x04>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
						qcom,ain-route = <0x01>;
					};

					mpp@a200 {
						reg = <0xa200 0x100>;
						qcom,pin-num = <0x03>;
						status = "disabled";
					};

					mpp@a300 {
						reg = <0xa300 0x100>;
						qcom,pin-num = <0x04>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x00>;
						qcom,invert = <0x00>;
					};

					mpp@a400 {
						reg = <0xa400 0x100>;
						qcom,pin-num = <0x05>;
						status = "ok";
						qcom,mode = <0x04>;
						qcom,ain-route = <0x00>;
						qcom,master-en = <0x01>;
					};

					mpp@a500 {
						reg = <0xa500 0x100>;
						qcom,pin-num = <0x06>;
						status = "disabled";
					};

					mpp@a600 {
						reg = <0xa600 0x100>;
						qcom,pin-num = <0x07>;
						status = "disabled";
					};

					mpp@a700 {
						reg = <0xa700 0x100>;
						qcom,pin-num = <0x08>;
						status = "ok";
						qcom,mode = <0x04>;
						qcom,ain-route = <0x03>;
						qcom,master-en = <0x01>;
					};
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,vadc-poll-eoc;
					linux,phandle = <0xed>;
					phandle = <0xed>;

					chan@8 {
						label = "die_temp";
						reg = <0x08>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x03>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@9 {
						label = "ref_625mv";
						reg = <0x09>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@a {
						label = "ref_1250v";
						reg = <0x0a>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@5 {
						label = "vcoin";
						reg = <0x05>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@7 {
						label = "vph_pwr";
						reg = <0x07>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@73 {
						label = "msm_therm";
						reg = <0x73>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x0f>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@74 {
						label = "emmc_therm";
						reg = <0x74>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x0f>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@75 {
						label = "pa_therm0";
						reg = <0x75>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@77 {
						label = "pa_therm1";
						reg = <0x77>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@78 {
						label = "quiet_therm";
						reg = <0x78>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x0f>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@72 {
						label = "xo_therm";
						reg = <0x72>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x04>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@14 {
						label = "flash_therm";
						reg = <0x14>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x0f>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,vadc-thermal-node;
					};
				};

				vadc@3400 {
					compatible = "qcom,qpnp-adc-tm";
					reg = <0x3400 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x34 0x00 0x00 0x34 0x03 0x00 0x34 0x04>;
					interrupt-names = "eoc-int-en-set\0high-thr-en-set\0low-thr-en-set";
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,adc_tm-vadc = <0xed>;

					chan@73 {
						label = "msm_therm";
						reg = <0x73>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x08>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,btm-channel-number = <0x48>;
						qcom,thermal-node;
					};

					chan@74 {
						label = "emmc_therm";
						reg = <0x74>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x08>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,btm-channel-number = <0x68>;
						qcom,thermal-node;
					};

					chan@75 {
						label = "pa_therm0";
						reg = <0x75>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,btm-channel-number = <0x70>;
						qcom,thermal-node;
					};

					chan@77 {
						label = "pa_therm1";
						reg = <0x77>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,btm-channel-number = <0x78>;
						qcom,thermal-node;
					};

					chan@78 {
						label = "quiet_therm";
						reg = <0x78>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x08>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,btm-channel-number = <0x80>;
						qcom,thermal-node;
					};

					chan@72 {
						label = "xo_therm";
						reg = <0x72>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x02>;
						qcom,hw-settle-time = <0x02>;
						qcom,fast-avg-setup = <0x00>;
						qcom,btm-channel-number = <0x88>;
						qcom,thermal-node;
					};
				};

				qcom,coincell@2800 {
					compatible = "qcom,qpnp-coincell";
					reg = <0x2800 0x100>;
				};

				qcom,pm8994_rtc {
					spmi-dev-container;
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,qpnp-rtc-write = <0x00>;
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;

					qcom,pm8994_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm8994_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x00 0x61 0x01>;
					};
				};
			};

			qcom,pm8994@1 {
				spmi-slave-container;
				reg = <0x01>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				pwm@b100 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb100 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x00>;
					qcom,supported-sizes = <0x06 0x07 0x09>;
					qcom,ramp-index = <0x00>;
					#pwm-cells = <0x02>;
					status = "disabled";
				};

				pwm@b200 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb200 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x01>;
					qcom,supported-sizes = <0x06 0x07 0x09>;
					qcom,ramp-index = <0x01>;
					#pwm-cells = <0x02>;
					status = "disabled";
				};

				pwm@b300 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb300 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x02>;
					qcom,supported-sizes = <0x06 0x07 0x09>;
					qcom,ramp-index = <0x02>;
					#pwm-cells = <0x02>;
					status = "disabled";
				};

				pwm@b400 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb400 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x03>;
					qcom,supported-sizes = <0x06 0x07 0x09>;
					qcom,ramp-index = <0x03>;
					#pwm-cells = <0x02>;
					status = "disabled";
				};

				pwm@b500 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb500 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x04>;
					qcom,supported-sizes = <0x06 0x07 0x09>;
					qcom,ramp-index = <0x04>;
					#pwm-cells = <0x02>;
					status = "disabled";
				};

				pwm@b600 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb600 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x05>;
					qcom,supported-sizes = <0x06 0x07 0x09>;
					qcom,ramp-index = <0x05>;
					#pwm-cells = <0x02>;
					status = "disabled";
				};

				spm-regulator@2900 {
					compatible = "qcom,spm-regulator";
					reg = <0x2900 0x100>;
					regulator-name = "pm8994_s8";
					regulator-min-microvolt = <0xaae60>;
					regulator-max-microvolt = <0x120160>;
					qcom,cpu-num = <0x00>;
					status = "ok";
					linux,phandle = <0x18e>;
					phandle = <0x18e>;
				};

				spm-regulator@3200 {
					compatible = "qcom,spm-regulator";
					reg = <0x3200 0x100>;
					regulator-name = "pm8994_s11";
					regulator-min-microvolt = <0xaae60>;
					regulator-max-microvolt = <0x12b128>;
					qcom,cpu-num = <0x04>;
					status = "ok";
					linux,phandle = <0x190>;
					phandle = <0x190>;
				};
			};

			qcom,pmi8994@2 {
				spmi-slave-container;
				reg = <0x02>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					linux,phandle = <0xee>;
					phandle = <0xee>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					qcom,secondary-pon-reset;
					qcom,s3-debounce = <0x80>;
					qcom,s3-src = "kpdpwr-and-resin";

					qcom,pon_perph_reg {
						regulator-name = "pon_spare_reg";
						qcom,pon-spare-reg-addr = <0x8c>;
						qcom,pon-spare-reg-bit = <0x01>;
					};
				};

				gpios {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x02>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					label = "pmi8994-gpio";
					linux,phandle = <0x3c>;
					phandle = <0x3c>;

					gpio@c000 {
						reg = <0xc000 0x100>;
						qcom,pin-num = <0x01>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,pull = <0x05>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x01>;
						qcom,output-type = <0x00>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
					};

					gpio@c100 {
						reg = <0xc100 0x100>;
						qcom,pin-num = <0x02>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,pull = <0x05>;
						qcom,master-en = <0x01>;
					};

					gpio@c200 {
						reg = <0xc200 0x100>;
						qcom,pin-num = <0x03>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x00>;
					};

					gpio@c300 {
						reg = <0xc300 0x100>;
						qcom,pin-num = <0x04>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x01>;
						qcom,master-en = <0x00>;
					};

					gpio@c400 {
						reg = <0xc400 0x100>;
						qcom,pin-num = <0x05>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,pull = <0x05>;
						qcom,vin-sel = <0x02>;
						qcom,src-sel = <0x00>;
						qcom,master-en = <0x00>;
						qcom,output-type = <0x00>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
					};

					gpio@c500 {
						reg = <0xc500 0x100>;
						qcom,pin-num = <0x06>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@c600 {
						reg = <0xc600 0x100>;
						qcom,pin-num = <0x07>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@c700 {
						reg = <0xc700 0x100>;
						qcom,pin-num = <0x08>;
						status = "ok";
						qcom,master-en = <0x00>;
					};

					gpio@c800 {
						reg = <0xc800 0x100>;
						qcom,pin-num = <0x09>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
					};

					gpio@c900 {
						reg = <0xc900 0x100>;
						qcom,pin-num = <0x0a>;
						status = "ok";
						qcom,src-sel = <0x00>;
						qcom,mode = <0x01>;
						qcom,output-type = <0x00>;
						qcom,vin-sel = <0x02>;
						qcom,out-strength = <0x01>;
						qcom,invert = <0x00>;
						qcom,master-en = <0x01>;
					};
				};

				mpps {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x02>;
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					label = "pmi8994-mpp";
					linux,phandle = <0xf1>;
					phandle = <0xf1>;

					mpp@a000 {
						reg = <0xa000 0x100>;
						qcom,pin-num = <0x01>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,vin-sel = <0x00>;
						qcom,master-en = <0x01>;
					};

					mpp@a100 {
						reg = <0xa100 0x100>;
						qcom,pin-num = <0x02>;
						status = "ok";
						qcom,mode = <0x00>;
						qcom,master-en = <0x01>;
						qcom,vin-sel = <0x02>;
					};

					mpp@a200 {
						reg = <0xa200 0x100>;
						qcom,pin-num = <0x03>;
						status = "disabled";
					};

					mpp@a300 {
						reg = <0xa300 0x100>;
						qcom,pin-num = <0x04>;
						status = "ok";
						qcom,mode = <0x01>;
						qcom,vin-sel = <0x00>;
						qcom,master-en = <0x00>;
					};
				};

				bcl@4200 {
					compatible = "qcom,msm-bcl";
					reg = <0x4200 0xff 0x88e 0x02>;
					reg-names = "fg_user_adc\0pon_spare";
					interrupts = <0x02 0x42 0x00 0x02 0x42 0x01>;
					interrupt-names = "bcl-high-ibat-int\0bcl-low-vbat-int";
					qcom,vbat-scaling-factor = <0x9858>;
					qcom,vbat-gain-numerator = <0x01>;
					qcom,vbat-gain-denominator = <0x80>;
					qcom,vbat-polling-delay-ms = <0x64>;
					qcom,ibat-scaling-factor = <0x9858>;
					qcom,ibat-gain-numerator = <0x01>;
					qcom,ibat-gain-denominator = <0x80>;
					qcom,ibat-offset-numerator = <0x4b0>;
					qcom,ibat-offset-denominator = <0x01>;
					qcom,ibat-polling-delay-ms = <0x64>;
					qcom,inhibit-derating-ua = <0x86470>;
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x02 0x31 0x00 0x02 0x31 0x03 0x02 0x31 0x04>;
					interrupt-names = "eoc-int-en-set\0high-thr-en-set\0low-thr-en-set";
					qcom,adc-bit-resolution = <0x0f>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,vadc-poll-eoc;
					qcom,vadc-meas-int-mode;
					qcom,pmic-revid = <0xee>;
					linux,phandle = <0xf0>;
					phandle = <0xf0>;

					chan@d {
						label = "chg_temp";
						reg = <0x0d>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x00>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x10>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@0 {
						label = "usbin";
						reg = <0x00>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x04>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@1 {
						label = "dcin";
						reg = <0x01>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x04>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@43 {
						label = "usb_dp";
						reg = <0x43>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};

					chan@44 {
						label = "usb_dm";
						reg = <0x44>;
						qcom,decimation = <0x00>;
						qcom,pre-div-channel-scaling = <0x01>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x00>;
						qcom,hw-settle-time = <0x00>;
						qcom,fast-avg-setup = <0x00>;
					};
				};

				qcom,qpnp-smbcharger {
					spmi-dev-container;
					compatible = "qcom,qpnp-smbcharger";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,iterm-ma = <0x96>;
					qcom,fastchg-current-ma = <0x5dc>;
					qcom,float-voltage-mv = <0x10fe>;
					qcom,resume-delta-mv = <0xc8>;
					qcom,chg-inhibit-fg;
					qcom,dc-psy-type = "Wireless";
					qcom,dc-psy-ma = <0x5dc>;
					qcom,rparasitic-uohm = <0x186a0>;
					qcom,bms-psy-name = "bms";
					qcom,thermal-mitigation = <0x5dc 0x2bc 0x258 0x00>;
					qcom,parallel-usb-9v-min-current-ma = <0x384>;
					qcom,parallel-allowed-lowering-ma = <0x1f4>;
					qcom,autoadjust-vfloat;
					qcom,pmic-revid = <0xee>;
					otg-parent-supply = <0xef>;
					qcom,dcin-vadc = <0xf0>;
					qcom,wipower-default-ilim-map = <0x3d0900 0x1312d00 0x226 0x2bc 0x12c>;
					qcom,wipower-pt-ilim-map = <0x3d0900 0x6cf2a0 0x226 0x2bc 0x12c 0x6cf2a0 0x7c34e0 0x226 0x2bc 0x12c 0x7c34e0 0x8b7720 0x1f4 0x2bc 0x12c 0x8b7720 0x97d330 0x1f4 0x2bc 0x12c>;
					qcom,wipower-div2-ilim-map = <0x3d0900 0x498c20 0x226 0x2bc 0x12c 0x498c20 0x58ce60 0x226 0x2bc 0x12c 0x58ce60 0x6810a0 0x226 0x28a 0x28a 0x6810a0 0x7752e0 0x226 0x2bc 0x258 0x7752e0 0x81b320 0x226 0x2bc 0x226>;
					qcom,bmd-pin-src = "bpd_none";
					qcom,chg-vadc = <0xf0>;
					qcom,charge-unknown-battery;
					somc,thermal-mitigation-usb-5v = <0x5dc 0x5dc 0x5dc 0x5dc 0x5dc 0x5dc 0x5dc 0x5dc 0x4b0 0x384 0x2bc 0x1f4 0x12c 0x00 0x00>;
					somc,thermal-mitigation-usb-9v = <0x5dc 0x578 0x514 0x3e8 0x3e8 0x3e8 0x3e8 0x3e8 0x4b0 0x384 0x2bc 0x1f4 0x12c 0x00 0x00>;
					somc,thermal-mitigation-dc-5v = <0x3e8 0x3e8 0x3e8 0x384 0x320 0x2bc 0x2bc 0x2bc 0x2bc 0x2bc 0x2bc 0x1f4 0x12c 0x12c 0x00>;
					gpio_id_low = <0xf1 0x01 0x00>;
					somc,fastchg-warm-current-ma = <0x2bc>;
					somc,fastchg-cool-current-ma = <0x2bc>;
					qcom,precharging-timeout-mins = <0x18>;
					qcom,charging-timeout-mins = <0x300>;
					somc,thermal-engine-fastchg-current = <0x834 0x79e 0x708 0x44c 0x384 0x2bc 0x1f4 0x190 0x12c 0x12c 0x12c 0x12c 0x12c 0x00 0x00>;
					somc,limit-usb-5v-level = <0x08>;
					qcom,battery-data = <0xf2>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x02 0x10 0x00 0x02 0x10 0x01 0x02 0x10 0x02 0x02 0x10 0x03 0x02 0x10 0x04 0x02 0x10 0x05 0x02 0x10 0x06 0x02 0x10 0x07>;
						interrupt-names = "chg-error\0chg-inhibit\0chg-prechg-sft\0chg-complete-chg-sft\0chg-p2f-thr\0chg-rechg-thr\0chg-taper-thr\0chg-tcc-thr";
					};

					qcom,otg@1100 {
						reg = <0x1100 0x100>;
					};

					qcom,bat-if@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x02 0x12 0x00 0x02 0x12 0x01 0x02 0x12 0x02 0x02 0x12 0x03 0x02 0x12 0x04 0x02 0x12 0x05 0x02 0x12 0x06 0x02 0x12 0x07>;
						interrupt-names = "batt-hot\0batt-warm\0batt-cold\0batt-cool\0batt-ov\0batt-low\0batt-missing\0batt-term-missing";
					};

					qcom,usb-chgpth@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x02 0x13 0x00 0x02 0x13 0x01 0x02 0x13 0x02 0x02 0x13 0x03 0x02 0x13 0x04 0x02 0x13 0x05 0x02 0x13 0x06>;
						interrupt-names = "usbin-uv\0usbin-ov\0usbin-src-det\0otg-fail\0otg-oc\0aicl-done\0usbid-change";
					};

					qcom,dc-chgpth@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x02 0x14 0x00 0x02 0x14 0x01>;
						interrupt-names = "dcin-uv\0dcin-ov";
					};

					qcom,chgr-misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x02 0x16 0x00 0x02 0x16 0x01 0x02 0x16 0x02 0x02 0x16 0x03 0x02 0x16 0x04 0x02 0x16 0x05>;
						interrupt-names = "power-ok\0temp-shutdown\0safety-timeout\0flash-fail\0otst2\0otst3";
					};

					qcom,smbcharger-boost-otg {
						regulator-name = "smbcharger_charger_otg";
						linux,phandle = <0xfb>;
						phandle = <0xfb>;
					};

					qcom,smbcharger-external-otg {
						regulator-name = "smbcharger_external_otg";
						linux,phandle = <0x192>;
						phandle = <0x192>;
					};
				};

				qcom,fg {
					spmi-dev-container;
					compatible = "qcom,qpnp-fg";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,resume-soc = <0xfd>;
					status = "okay";
					qcom,bcl-lm-threshold-ma = <0x7f>;
					qcom,bcl-mh-threshold-ma = <0x195>;
					qcom,fg-iterm-ma = <0x96>;
					qcom,fg-chg-iterm-ma = <0x96>;
					qcom,cycle-counter-en;
					qcom,capacity-learning-on;
					qcom,fg-cc-cv-threshold-mv = <0x10f4>;
					qcom,pmic-revid = <0xee>;
					qcom,battery-data = <0xf2>;
					qcom,ext-sense-type;
					qcom,hot-bat-decidegc = <0x226>;
					qcom,warm-bat-decidegc = <0x1c2>;
					qcom,cool-bat-decidegc = <0x64>;
					qcom,cold-bat-decidegc = <0x32>;
					qcom,irq-volt-empty-mv = <0xc1c>;
					qcom,fg-cutoff-voltage-mv = <0xc80>;
					qcom,thermal-coefficients = [ec 85 75 4a fc 35];
					qcom,vbat-estimate-diff-mv = <0xc8>;
					qcom,cl-max-increment-deciperc = <0x00>;
					qcom,cl-max-decrement-deciperc = <0x14>;
					qcom,cl-max-start-capacity = <0x28>;
					qcom,cl-vbat-est-thr-uv = <0x493e0>;
					somc,vfloat-arrangement;
					somc,vfloat-arrangement-threshold = <0x5a>;
					somc,soc-magnification = <0x6a>;

					qcom,fg-soc@4000 {
						status = "okay";
						reg = <0x4000 0x100>;
						interrupts = <0x02 0x40 0x00 0x02 0x40 0x01 0x02 0x40 0x02 0x02 0x40 0x03 0x02 0x40 0x04 0x02 0x40 0x05 0x02 0x40 0x06 0x02 0x40 0x07>;
						interrupt-names = "high-soc\0low-soc\0full-soc\0empty-soc\0delta-soc\0first-est-done\0sw-fallbk-ocv\0sw-fallbk-new-battrt-sts\0fg-soc-irq-count";
					};

					qcom,fg-batt@4100 {
						reg = <0x4100 0x100>;
						interrupts = <0x02 0x41 0x00 0x02 0x41 0x01 0x02 0x41 0x02 0x02 0x41 0x03 0x02 0x41 0x04 0x02 0x41 0x05 0x02 0x41 0x06 0x02 0x41 0x07>;
						interrupt-names = "soft-cold\0soft-hot\0vbatt-low\0batt-ided\0batt-id-req\0batt-unknown\0batt-missing\0batt-match";
					};

					qcom,fg-adc-vbat@4254 {
						reg = <0x4254 0x01>;
					};

					qcom,fg-adc-ibat@4255 {
						reg = <0x4255 0x01>;
					};

					qcom,revid-tp-rev@1f1 {
						reg = <0x1f1 0x01>;
					};

					qcom,fg-memif@4400 {
						status = "okay";
						reg = <0x4400 0x100>;
						interrupts = <0x02 0x44 0x00 0x02 0x44 0x01>;
						interrupt-names = "mem-avail\0data-rcvry-sug";
					};
				};
			};

			qcom,pmi8994@3 {
				spmi-slave-container;
				reg = <0x03>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				pwm@b100 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb100 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x00>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x00>;
					#pwm-cells = <0x02>;
					linux,phandle = <0xf5>;
					phandle = <0xf5>;
				};

				pwm@b200 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb200 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x01>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x01>;
					#pwm-cells = <0x02>;
					linux,phandle = <0xf4>;
					phandle = <0xf4>;
				};

				pwm@b300 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb300 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x02>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x02>;
					#pwm-cells = <0x02>;
					linux,phandle = <0xf3>;
					phandle = <0xf3>;
				};

				pwm@b400 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb400 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base\0qpnp-lpg-lut-base";
					qcom,channel-id = <0x03>;
					qcom,supported-sizes = <0x06 0x09>;
					qcom,ramp-index = <0x03>;
					#pwm-cells = <0x02>;
				};

				qpnp-labibb-regulator {
					status = "ok";
					spmi-dev-container;
					compatible = "qcom,qpnp-labibb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qpnp,qpnp-labibb-mode = "lcd";

					qcom,ibb@dc00 {
						reg = <0xdc00 0x100>;
						interrupts = <0x03 0xdc 0x00>;
						interrupt-names = "ibb_vreg_not_ok_interrupt";
						reg-names = "ibb_reg";
						regulator-name = "ibb_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5b8d80>;
						qcom,qpnp-ibb-min-voltage = <0x155cc0>;
						qcom,qpnp-ibb-step-size = <0x186a0>;
						qcom,qpnp-ibb-slew-rate = <0x7d0>;
						qcom,qpnp-ibb-use-default-voltage;
						qcom,qpnp-ibb-init-voltage = <0x5b8d80>;
						qcom,qpnp-ibb-init-amoled-voltage = <0x3d0900>;
						qcom,qpnp-ibb-init-lcd-voltage = <0x5b8d80>;
						qcom,qpnp-ibb-soft-start = <0x3e8>;
						qcom,qpnp-ibb-discharge-resistor = <0x10>;
						qcom,qpnp-ibb-lab-pwrup-delay = <0x1f40>;
						qcom,qpnp-ibb-lab-pwrdn-delay = <0x3e8>;
						qcom,qpnp-ibb-en-discharge;
						qcom,qpnp-ibb-full-pull-down;
						qcom,qpnp-ibb-pull-down-enable;
						qcom,qpnp-ibb-switching-clock-frequency = <0x5c8>;
						qcom,qpnp-ibb-limit-maximum-current = <0x60e>;
						qcom,qpnp-ibb-debounce-cycle = <0x10>;
						qcom,qpnp-ibb-limit-max-current-enable;
						qcom,qpnp-ibb-ps-enable;
					};

					qcom,lab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "lab";
						interrupts = <0x03 0xde 0x00>;
						interrupt-names = "lab_vreg_not_ok_interrupt";
						regulator-name = "lab_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5b8d80>;
						qcom,qpnp-lab-min-voltage = <0x4630c0>;
						qcom,qpnp-lab-step-size = <0x186a0>;
						qcom,qpnp-lab-slew-rate = <0x1388>;
						qcom,qpnp-lab-use-default-voltage;
						qcom,qpnp-lab-init-voltage = <0x5b8d80>;
						qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>;
						qcom,qpnp-lab-init-lcd-voltage = <0x5b8d80>;
						qcom,qpnp-lab-soft-start = <0x320>;
						qcom,qpnp-lab-full-pull-down;
						qcom,qpnp-lab-pull-down-enable;
						qcom,qpnp-lab-switching-clock-frequency = <0x640>;
						qcom,qpnp-lab-limit-maximum-current = <0x320>;
						qcom,qpnp-lab-limit-max-current-enable;
						qcom,qpnp-lab-ps-threshold = <0x14>;
						qcom,qpnp-lab-ps-enable;
						qcom,qpnp-lab-nfet-size = <0x64>;
						qcom,qpnp-lab-pfet-size = <0x64>;
						qcom,qpnp-lab-max-precharge-time = <0x12c>;
					};
				};

				qcom,leds@d800 {
					compatible = "qcom,qpnp-wled";
					reg = <0xd800 0x100 0xd900 0x100 0xdc00 0x100 0xde00 0x100>;
					reg-names = "qpnp-wled-ctrl-base\0qpnp-wled-sink-base\0qpnp-wled-ibb-base\0qpnp-wled-lab-base";
					interrupts = <0x03 0xd8 0x02>;
					interrupt-names = "sc-irq";
					status = "okay";
					linux,name = "wled";
					linux,default-trigger = "bkl-trigger";
					qcom,fdbk-output = "auto";
					qcom,vref-mv = <0x15e>;
					qcom,switch-freq-khz = <0x320>;
					qcom,ovp-mv = <0x733c>;
					qcom,ilim-ma = <0x294>;
					qcom,boost-duty-ns = <0x1a>;
					qcom,mod-freq-khz = <0x2580>;
					qcom,dim-mode = "hybrid";
					qcom,hyb-thres = <0x271>;
					qcom,sync-dly-us = <0x320>;
					qcom,fs-curr-ua = <0x5dc0>;
					qcom,en-phase-stag;
					qcom,led-strings-list = [00 01];
					qcom,en-ext-pfet-sc-pro;
					somc,calc-curr;
					somc,init-br = <0x320>;
					somc-s1,br-power-save = <0x83>;
				};

				qcom,haptic@c000 {
					status = "ok";
					compatible = "qcom,qpnp-haptic";
					reg = <0xc000 0x100>;
					interrupts = <0x03 0xc0 0x00 0x03 0xc0 0x01>;
					interrupt-names = "sc-irq\0play-irq";
					qcom,play-mode = "direct";
					qcom,wave-play-rate-us = <0x148f>;
					qcom,actuator-type = "lra";
					qcom,wave-shape = "square";
					qcom,vmax-mv = <0xc1c>;
					qcom,ilim-ma = <0x320>;
					qcom,sc-deb-cycles = <0x08>;
					qcom,int-pwm-freq-khz = <0x1f9>;
					qcom,en-brake;
					qcom,brake-pattern = <0x3030000>;
					qcom,use-play-irq;
					qcom,use-sc-irq;
					qcom,wave-samples = <0x3e3e3e3e 0x3e3e3e3e>;
					qcom,wave-rep-cnt = <0x01>;
					qcom,wave-samp-rep-cnt = <0x01>;
				};

				qcom,leds@d000 {
					compatible = "qcom,leds-qpnp";
					reg = <0xd000 0x100>;
					label = "rgb";
					status = "okay";
					qcom,rgb_sync = <0x00>;

					qcom,rgb_0 {
						label = "rgb";
						qcom,id = <0x03>;
						qcom,mode = "pwm";
						pwms = <0xf3 0x00 0x00>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0x0c>;
						qcom,default-state = "off";
						linux,name = "red";
						linux,default-trigger = "none";
						qcom,duty-pcts = <0xc1925 0x32485564>;
						qcom,duty-ms = <0x32>;
						qcom,start-idx = <0x00>;
						qcom,idx-len = <0x08>;
						qcom,lut-flags = <0x1f>;
						qcom,ramp-step-ms = <0x64>;
						qcom,pause-lo = <0x7d0>;
						qcom,pause-hi = <0x3e8>;
						qcom,use-blink;
						somc,pwm-channel = <0x02>;
						qcom,pwm-max-value = <0x9a>;
					};

					qcom,rgb_1 {
						label = "rgb";
						qcom,id = <0x04>;
						qcom,mode = "pwm";
						pwms = <0xf4 0x00 0x00>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0x0c>;
						qcom,default-state = "off";
						linux,name = "green";
						linux,default-trigger = "none";
						qcom,duty-pcts = <0xc1925 0x32485564>;
						qcom,duty-ms = <0x32>;
						qcom,start-idx = <0x08>;
						qcom,idx-len = <0x08>;
						qcom,lut-flags = <0x1f>;
						qcom,ramp-step-ms = <0x64>;
						qcom,pause-lo = <0x7d0>;
						qcom,pause-hi = <0x3e8>;
						qcom,use-blink;
						somc,pwm-channel = <0x01>;
						qcom,pwm-max-value = <0x1ff>;
					};

					qcom,rgb_2 {
						label = "rgb";
						qcom,id = <0x05>;
						qcom,mode = "pwm";
						pwms = <0xf5 0x00 0x00>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0x0c>;
						qcom,default-state = "off";
						linux,name = "blue";
						linux,default-trigger = "none";
						qcom,duty-pcts = <0xc1925 0x32485564>;
						qcom,duty-ms = <0x32>;
						qcom,start-idx = <0x10>;
						qcom,idx-len = <0x08>;
						qcom,lut-flags = <0x1f>;
						qcom,ramp-step-ms = <0x64>;
						qcom,pause-lo = <0x7d0>;
						qcom,pause-hi = <0x3e8>;
						qcom,use-blink;
						somc,pwm-channel = <0x00>;
						qcom,pwm-max-value = <0x1cc>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led";
					status = "disabled";
					reg = <0xd300 0x100>;
					label = "flash";
					qcom,headroom = <0x1f4>;
					qcom,startup-dly = <0x80>;
					qcom,clamp-curr = <0xc8>;
					qcom,pmic-charger-support;
					qcom,self-check-enabled;
					qcom,thermal-derate-enabled;
					qcom,thermal-derate-threshold = <0x64>;
					qcom,thermal-derate-rate = "5_PERCENT";
					qcom,current-ramp-enabled;
					qcom,ramp_up_step = "6P7_US";
					qcom,ramp_dn_step = "6P7_US";
					qcom,vph-pwr-droop-enabled;
					qcom,vph-pwr-droop-threshold = <0xbb8>;
					qcom,vph-pwr-droop-debounce-time = <0x0a>;
					qcom,headroom-sense-ch0-enabled;
					qcom,headroom-sense-ch1-enabled;
					qcom,power-detect-enabled;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,default-led-trigger = "flash0_trigger";
						qcom,max-current = <0x3e8>;
						qcom,duration = <0x500>;
						qcom,id = <0x00>;
						qcom,current = <0x271>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,default-led-trigger = "flash1_trigger";
						qcom,max-current = <0x3e8>;
						qcom,duration = <0x500>;
						qcom,id = <0x01>;
						qcom,current = <0x271>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,default-led-trigger = "torch0_trigger";
						qcom,max-current = <0xc8>;
						qcom,id = <0x00>;
						qcom,current = <0x78>;

						reg0 {
							regulator-name = "pmi8994_boostbypass";
							max-voltage = <0x36ee80>;
						};

						reg1 {
							regulator-name = "pon_spare_reg";
						};
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,default-led-trigger = "torch1_trigger";
						qcom,max-current = <0xc8>;
						qcom,id = <0x01>;
						qcom,current = <0x78>;

						reg0 {
							regulator-name = "pmi8994_boostbypass";
							max-voltage = <0x36ee80>;
						};

						reg1 {
							regulator-name = "pon_spare_reg";
						};
					};
				};

				somc,leds@d300 {
					status = "okay";
					compatible = "somc,pmi8994-flash";
					reg = <0xd300 0x100>;
					label = "flash";
					somc,headroom = <0x02>;
					somc,clamp-curr-mA = <0x0d>;
					somc,startup-dly = <0x03>;
					somc,hw-strobe-config = <0x03>;
					somc,mask-enable = <0x01>;
					boost-supply = <0xf6>;
					boost-voltage-max = <0x36ee80>;

					somc,vph-pwr-droop {
						somc,enable = <0x00>;
						somc,threshold = <0x00>;
						somc,debounce-time = <0x02>;
					};
				};
			};
		};

		ssusb@f9200000 {
			compatible = "qcom,dwc-usb3-msm";
			status = "ok";
			reg = <0xf9200000 0xfc000 0xfd4ab000 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupt-parent = <0xf7>;
			interrupts = <0x00 0x01>;
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x01 0x00 0x85 0x00 0x00 0x01 0x01 0x00 0xb4 0x00 0x00 0x01 0xf8 0x00 0x00 0x09 0x00>;
			interrupt-names = "hs_phy_irq\0pwr_event_irq\0pmic_id_irq";
			USB3_GDSC-supply = <0xf9>;
			vdda33-supply = <0xfa>;
			vbus_dwc3-supply = <0xfb>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x7400>;
			qcom,dwc-usb3-msm-qdss-tx-fifo-size = <0x2000>;
			qcom,usb-dbm = <0xfc>;
			qcom,msm-bus,name = "usb3";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x200 0x3a980 0xea600>;
			qcom,power-collapse-on-cable-disconnect;
			qcom,por-after-power-collapse;
			clocks = <0xaa 0xb3b4e2cb 0xaa 0x94d26800 0xaa 0xa800b65a 0xaa 0xd0b65c92 0x47 0x3ab0b36d 0x47 0xf79c19f6>;
			clock-names = "core_clk\0iface_clk\0utmi_clk\0sleep_clk\0ref_clk\0xo";
			qcom,usb_dp-vadc = <0xf0>;
			qcom,usb_dm-vadc = <0xf0>;
			mhl_switch_sel1_gpio = <0x3c 0x09 0x00>;
			mhl_switch_sel2_gpio = <0x3c 0x0a 0x00>;
			usb_shell_sel_gpio = <0x28 0x09 0x00>;
			linux,phandle = <0xf7>;
			phandle = <0xf7>;

			dwc3@f9200000 {
				compatible = "synopsys,dwc3";
				reg = <0xf9200000 0xfc000>;
				interrupt-parent = <0x01>;
				interrupts = <0x00 0x83 0x00>;
				tx-fifo-resize;
				snps,usb3-u1u2-disable;
				usb-phy = <0xfd 0xfe>;
				maximum-speed = "high-speed";
			};
		};

		hsphy@f92f8800 {
			compatible = "qcom,usb-hsphy";
			status = "ok";
			reg = <0xf92f8800 0x3ff 0xf9b3a000 0x110>;
			reg-names = "core\0phy_csr";
			qcom,hsphy-init = <0xfbdfa7>;
			vdd-supply = <0xff>;
			vddcx-supply = <0x100>;
			vdda18-supply = <0x101>;
			vdda33-supply = <0xfa>;
			qcom,vdd-voltage-level = <0x01 0x05 0x07>;
			qcom,ext-vbus-id;
			qcom,vbus-valid-override;
			qcom,set-pllbtune;
			qcom,sleep-clk-reset;
			qcom,vdda-force-on;
			clocks = <0xaa 0x2e4d8839>;
			clock-names = "phy_sleep_clk";
			qcom,hsphy-init-host = <0xfbc7a7>;
			linux,phandle = <0xfd>;
			phandle = <0xfd>;
		};

		ssphy@f9b38000 {
			compatible = "qcom,usb-ssphy-qmp";
			status = "ok";
			reg = <0xf9b38000 0x800 0xf9b3e000 0x3ff>;
			reg-names = "qmp_phy_base\0qmp_ahb2phy_base";
			vdd-supply = <0x30>;
			vdda18-supply = <0x101>;
			qcom,vdd-voltage-level = <0x00 0xf4240 0xf4240>;
			qcom,vbus-valid-override;
			qcom,no-pipe-clk-switch;
			clocks = <0xaa 0xd9a36e0 0xaa 0xf279aff2 0xaa 0xd1231a0e 0xaa 0x3d559f1 0xaa 0xb1a4f885 0xaa 0x124410f7>;
			clock-names = "aux_clk\0pipe_clk\0cfg_ahb_clk\0phy_reset\0phy_phy_reset\0ldo_clk";
			linux,phandle = <0xfe>;
			phandle = <0xfe>;
		};

		dbm@f92f8000 {
			compatible = "qcom,usb-dbm-1p5";
			reg = <0xf92f8000 0x1000>;
			qcom,reset-ep-after-lpm-resume;
			linux,phandle = <0xfc>;
			phandle = <0xfc>;
		};

		qcom,usbbam@f9304000 {
			compatible = "qcom,usb-bam-msm";
			reg = <0xf9304000 0x9000 0xf92f880c 0x04>;
			reg-names = "ssusb\0qscratch_ram1_reg";
			interrupts = <0x00 0x84 0x00>;
			interrupt-names = "ssusb";
			clocks = <0xaa 0xb3b4e2cb 0xaa 0x94d26800>;
			clock-names = "mem_clk\0mem_iface_clk";
			qcom,usb-bam-fifo-baseaddr = <0xf9200000>;
			qcom,usb-bam-num-pipes = <0x10>;
			qcom,ignore-core-reset-ack;
			qcom,disable-clk-gating;
			qcom,usb-bam-override-threshold = <0x4001>;
			qcom,usb-bam-max-mbps-highspeed = <0x190>;
			qcom,usb-bam-max-mbps-superspeed = <0xe10>;

			qcom,pipe0 {
				label = "ssusb-ipa-out-0";
				qcom,usb-bam-mem-type = <0x02>;
				qcom,bam-type = <0x00>;
				qcom,dir = <0x00>;
				qcom,pipe-num = <0x00>;
				qcom,peer-bam = <0x02>;
				qcom,src-bam-physical-address = <0xf9304000>;
				qcom,src-bam-pipe-index = <0x01>;
				qcom,data-fifo-size = <0x8000>;
				qcom,descriptor-fifo-size = <0x2000>;
				qcom,reset-bam-on-connect;
			};

			qcom,pipe1 {
				label = "ssusb-ipa-in-0";
				qcom,usb-bam-mem-type = <0x02>;
				qcom,bam-type = <0x00>;
				qcom,dir = <0x01>;
				qcom,pipe-num = <0x00>;
				qcom,peer-bam = <0x02>;
				qcom,dst-bam-physical-address = <0xf9304000>;
				qcom,dst-bam-pipe-index = <0x00>;
				qcom,data-fifo-size = <0x8000>;
				qcom,descriptor-fifo-size = <0x2000>;
				qcom,reset-bam-on-connect;
			};

			qcom,pipe2 {
				label = "ssusb-qdss-in-0";
				qcom,usb-bam-mem-type = <0x01>;
				qcom,bam-type = <0x00>;
				qcom,dir = <0x01>;
				qcom,pipe-num = <0x00>;
				qcom,peer-bam = <0x01>;
				qcom,src-bam-physical-address = <0xfc37c000>;
				qcom,src-bam-pipe-index = <0x00>;
				qcom,dst-bam-physical-address = <0xf9304000>;
				qcom,dst-bam-pipe-index = <0x02>;
				qcom,data-fifo-offset = <0xf0000>;
				qcom,data-fifo-size = <0x1800>;
				qcom,descriptor-fifo-offset = <0xf4000>;
				qcom,descriptor-fifo-size = <0x1400>;
				qcom,reset-bam-on-connect;
			};

			qcom,pipe3 {
				label = "ssusb-dpl-ipa-in-1";
				qcom,usb-bam-mem-type = <0x02>;
				qcom,bam-type = <0x00>;
				qcom,dir = <0x01>;
				qcom,pipe-num = <0x01>;
				qcom,peer-bam = <0x02>;
				qcom,dst-bam-physical-address = <0xf9304000>;
				qcom,dst-bam-pipe-index = <0x02>;
				qcom,data-fifo-size = <0x8000>;
				qcom,descriptor-fifo-size = <0x2000>;
				qcom,reset-bam-on-connect;
			};
		};

		usb@f9a55000 {
			compatible = "qcom,hsusb-otg";
			status = "disabled";
			reg = <0xf9a55000 0x400>;
			reg-names = "core";
			interrupts = <0x00 0x86 0x00 0x00 0x8c 0x00>;
			interrupt-names = "core_irq\0async_irq";
			HSUSB_VDDCX-supply = <0xff>;
			HSUSB_1p8-supply = <0x101>;
			HSUSB_3p3-supply = <0xfa>;
			qcom,vdd-voltage-level = <0x01 0x05 0x07>;
			clocks = <0xaa 0xa11972e5 0xaa 0x72ce8032 0xaa 0x2e4d8839 0x47 0x4eec0bb9>;
			clock-names = "core_clk\0iface_clk\0sleep_clk\0xo";
			qcom,hsusb-otg-phy-type = <0x02>;
			qcom,hsusb-otg-phy-init-seq = <0x63 0x81 0xffffffff>;
			qcom,hsusb-otg-mode = <0x01>;
			qcom,hsusb-otg-otg-control = <0x01>;
		};

		ehci@f9a55000 {
			compatible = "qcom,ehci-host";
			status = "disabled";
			reg = <0xf9a55000 0x400>;
			interrupts = <0x00 0x86 0x00 0x00 0x8c 0x00>;
			interrupt-names = "core_irq\0async_irq";
			hsusb_vdd_dig-supply = <0xff>;
			HSUSB_1p8-supply = <0x101>;
			HSUSB_3p3-supply = <0xfa>;
			qcom,vdd-voltage-level = <0x01 0x02 0x03 0x05 0x07>;
			qcom,usb2-power-budget = <0x1f4>;
			usb-phy = <0x102>;
			qcom,pm-qos-latency = <0x7531>;
			qcom,msm-bus,name = "usb-hs";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x00 0x00 0x57 0x200 0x9c40 0xea60>;
			clocks = <0xaa 0xa11972e5 0xaa 0x72ce8032 0x47 0x4eec0bb9>;
			clock-names = "core_clk\0iface_clk\0xo";
		};

		qusb@f9b39000 {
			compatible = "qcom,qusb2phy";
			status = "disabled";
			reg = <0xf9b39000 0x17f>;
			reg-names = "qusb_phy_base";
			vdd-supply = <0xff>;
			vdda18-supply = <0x101>;
			vdda33-supply = <0xfa>;
			qcom,vdd-voltage-level = <0x01 0x05 0x07>;
			qcom,qusb-tune = <0xa08391d5>;
			phy_type = "ulpi";
			clocks = <0x47 0x3ab0b36d 0xaa 0xd1231a0e 0xaa 0x3ce5fa84>;
			clock-names = "ref_clk\0cfg_ahb_clk\0phy_reset";
			linux,phandle = <0x102>;
			phandle = <0x102>;
		};

		android_usb@fe87f0c8 {
			compatible = "qcom,android-usb";
			reg = <0xfe87f0c8 0xc8>;
			qcom,pm-qos-latency = <0x3d 0x27d 0x4ed>;
		};

		qcom,venus@fdce0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xfdce0000 0x4000>;
			vdd-supply = <0x103>;
			qcom,proxy-reg-names = "vdd";
			clock-names = "core_clk\0iface_clk\0bus_clk\0mem_clk\0scm_ce1_clk";
			qcom,proxy-clock-names = "core_clk\0iface_clk\0bus_clk\0mem_clk\0scm_ce1_clk";
			qcom,scm_ce1_clk-freq = <0x51bd4b0>;
			clocks = <0x1e 0xaf0dbde4 0x1e 0x6694087d 0x1e 0x34fecbbe 0x1e 0x590416b8 0x47 0xd8ebcc62>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,pas-id = <0x09>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			linux,contiguous-region = <0x104>;
		};

		qcom,mss@fc880000 {
			compatible = "qcom,pil-q6v55-mss";
			reg = <0xfc880000 0x100 0xfd485000 0x400 0xfc820000 0x20 0xfc401680 0x04>;
			reg-names = "qdsp6_base\0halt_base\0rmb_base\0restart_reg";
			clocks = <0x47 0x79e95308 0x47 0x4a6d85ae 0x47 0x822f0471 0xaa 0x67544d62 0xaa 0xde2adeb1 0xaa 0x7d794829>;
			clock-names = "xo\0iface_clk\0pnoc_clk\0bus_clk\0mem_clk\0gpll0_mss_clk";
			qcom,proxy-clock-names = "xo\0pnoc_clk";
			qcom,active-clock-names = "iface_clk\0bus_clk\0mem_clk\0gpll0_mss_clk";
			interrupts = <0x00 0x18 0x01>;
			vdd_mss-supply = <0x105>;
			vdd_cx-supply = <0x100>;
			vdd_mx-supply = <0xff>;
			vdd_mx-uV = <0x07>;
			vdd_pll-supply = <0x2e>;
			qcom,vdd_pll = <0x1b7740>;
			qcom,firmware-name = "modem";
			qcom,pil-self-auth;
			qcom,mba-image-is-not-elf;
			qcom,sysmon-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,override-acc;
			qcom,ahb-clk-vote;
			qcom,pnoc-clk-vote;
			qcom,gpio-err-fatal = <0x106 0x00 0x00>;
			qcom,gpio-err-ready = <0x106 0x01 0x00>;
			qcom,gpio-proxy-unvote = <0x106 0x02 0x00>;
			qcom,gpio-stop-ack = <0x106 0x03 0x00>;
			qcom,gpio-force-stop = <0x107 0x00 0x00>;
			linux,contiguous-region = <0x108>;
		};

		qcom,lpass@fe200000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xfe200000 0x100>;
			interrupts = <0x00 0xa2 0x01>;
			vdd_cx-supply = <0x100>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x07 0x186a0>;
			clocks = <0x47 0xe17f0ff6 0x47 0xd8ebcc62>;
			clock-names = "xo\0scm_ce1_clk";
			qcom,proxy-clock-names = "xo\0scm_ce1_clk";
			qcom,scm_ce1_clk-freq = <0x51bd4b0>;
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			qcom,gpio-err-fatal = <0x109 0x00 0x00>;
			qcom,gpio-proxy-unvote = <0x109 0x02 0x00>;
			qcom,gpio-err-ready = <0x109 0x01 0x00>;
			qcom,gpio-stop-ack = <0x109 0x03 0x00>;
			qcom,gpio-force-stop = <0x10a 0x00 0x00>;
			linux,contiguous-region = <0x104>;
		};

		qcom,rpmcc@fc401880 {
			compatible = "qcom,rpmcc-8994";
			reg = <0xfc401880 0x04>;
			reg-names = "cc_base";
			#clock-cells = <0x01>;
			linux,phandle = <0x47>;
			phandle = <0x47>;
		};

		qcom,gcc@fc400000 {
			compatible = "qcom,gcc-8994v2";
			reg = <0xfc400000 0x2000>;
			reg-names = "cc_base";
			vdd_dig-supply = <0x100>;
			clock-names = "xo\0xo_a_clk";
			clocks = <0x47 0x79e95308 0x47 0x64eb6004>;
			#clock-cells = <0x01>;
			linux,phandle = <0xaa>;
			phandle = <0xaa>;
		};

		qcom,mmsscc@fd8c0000 {
			compatible = "qcom,mmsscc-8994v2";
			reg = <0xfd8c0000 0x5200>;
			reg-names = "cc_base";
			vdd_dig-supply = <0x100>;
			mmpll4_dig-supply = <0x100>;
			mmpll4_analog-supply = <0x2e>;
			clock-names = "xo\0gpll0\0mmssnoc_ahb\0oxili_gfx3d_clk\0pclk0_src\0pclk1_src\0byte0_src\0byte1_src\0extpclk_src";
			clocks = <0x47 0x79e95308 0xaa 0xded70aa 0x47 0xccd4bd4c 0x47 0xe0405056 0x33 0xf261a1a6 0x33 0xf261a1a6 0x33 0x64a23fa0 0x33 0x64a23fa0 0x10b 0xacaed5e6>;
			#clock-cells = <0x01>;
			linux,phandle = <0x1e>;
			phandle = <0x1e>;
		};

		qcom,cc-debug@fc401880 {
			compatible = "qcom,cc-debug-8994";
			reg = <0xfc401880 0x04>;
			reg-names = "cc_base";
			clock-names = "debug_mmss_clk\0debug_rpm_clk\0debug_cpu_clk";
			clocks = <0x1e 0xe646ffda 0x47 0x25cd1f3a 0xa7 0x3ae8bcb2>;
			#clock-cells = <0x01>;
		};

		qcom,cci {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xa7 0x96854074>;
			governor = "cpufreq";
			freq-tbl-khz = <0x493e0 0x5dc00 0x83400 0x927c0 0xb2200 0xc0300>;
			linux,phandle = <0x10e>;
			phandle = <0x10e>;
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "cpufreq";
			qcom,src-dst-ports = <0x01 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x5f5 0x8f0 0xdb5 0xfe2 0x1406 0x1728 0x1ee0 0x269f 0x2e57>;
			linux,phandle = <0x10c>;
			phandle = <0x10c>;
		};

		qcom,cpu-bwmon {
			compatible = "qcom,bimc-bwmon2";
			reg = <0xfc388000 0x300 0xfc381000 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0xb7 0x04>;
			qcom,mport = <0x00>;
			qcom,target-dev = <0x10c>;
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x5f5 0x8f0 0xdb5 0xfe2 0x1406 0x1728 0x1ee0 0x269f 0x2e57>;
			linux,phandle = <0x10d>;
			phandle = <0x10d>;
		};

		devfreq-cpufreq {

			cpubw-cpufreq {
				target-dev = <0x10c>;
				cpu-to-dev-map-0 = <0x5dc00 0x5f5 0x70800 0x5f5 0x927c0 0x5f5 0xa4100 0x8f0 0xbb800 0xdb5 0xd2f00 0xfe2 0xea600 0x1728 0x130b00 0x1ee0 0x148200 0x269f 0x168f00 0x2e57 0x17bb00 0x2e57>;
				cpu-to-dev-map-4 = <0x5dc00 0x5f5 0x75300 0x8f0 0x9ab00 0x8f0 0xbb800 0xdb5 0xd2f00 0xfe2 0xea600 0x1406 0x130b00 0x1728 0x148200 0x1ee0 0x15f900 0x1ee0 0x177000 0x1ee0 0x18e700 0x269f 0x1a5e00 0x269f 0x1bd500 0x2e57 0x1de200 0x2e57>;
			};

			mincpubw-cpufreq {
				target-dev = <0x10d>;
				cpu-to-dev-map-0 = <0x5dc00 0x5f5 0x70800 0x5f5 0x927c0 0x5f5 0xa4100 0x5f5 0xbb800 0x5f5 0xd2f00 0x5f5 0xea600 0x5f5 0x130b00 0x5f5 0x148200 0x5f5 0x168f00 0x5f5 0x17bb00 0x5f5>;
				cpu-to-dev-map-4 = <0x5dc00 0x5f5 0x75300 0x5f5 0x9ab00 0x5f5 0xbb800 0x5f5 0xd2f00 0x5f5 0xea600 0x5f5 0x130b00 0x5f5 0x148200 0x5f5 0x15f900 0x5f5 0x177000 0x5f5 0x18e700 0x5f5 0x1a5e00 0x5f5 0x1bd500 0x5f5 0x1de200 0x1ee0>;
			};

			cci-cpufreq {
				target-dev = <0x10e>;
				cpu-to-dev-map-0 = <0x5dc00 0x493e0 0x70800 0x493e0 0x927c0 0x493e0 0xa4100 0x5dc00 0xbb800 0x5dc00 0xd2f00 0x83400 0xea600 0x927c0 0x130b00 0xb2200 0x148200 0xc0300 0x168f00 0xc0300 0x17bb00 0xc0300>;
				cpu-to-dev-map-4 = <0x5dc00 0x493e0 0x75300 0x493e0 0x9ab00 0x5dc00 0xbb800 0x83400 0xd2f00 0x927c0 0xea600 0x927c0 0x130b00 0xb2200 0x148200 0xb2200 0x15f900 0xb2200 0x177000 0xc0300 0x18e700 0xc0300 0x1a5e00 0xc0300 0x1bd500 0xc0300 0x1de200 0xc0300>;
			};
		};

		qcom,msm-cpufreq {
			compatible = "qcom,msm-cpufreq";
			clock-names = "l2_clk\0cpu0_clk\0cpu1_clk\0cpu2_clk\0cpu3_clk\0cpu4_clk\0cpu5_clk\0cpu6_clk\0cpu7_clk";
			clocks = <0xa7 0x96854074 0xa7 0x5c9f8836 0xa7 0x5c9f8836 0xa7 0x5c9f8836 0xa7 0x5c9f8836 0xa7 0x6c7dc3ea 0xa7 0x6c7dc3ea 0xa7 0x6c7dc3ea 0xa7 0x6c7dc3ea>;
			qcom,governor-per-policy;
			qcom,cpufreq-table-0 = <0x5dc00 0x70800 0x927c0 0xa4100 0xbb800 0xd2f00 0xea600 0x130b00 0x148200 0x168f00 0x17bb00>;
			qcom,cpufreq-table-4 = <0x5dc00 0x75300 0x9ab00 0xbb800 0xd2f00 0xea600 0x130b00 0x148200 0x15f900 0x177000 0x18e700 0x1a5e00 0x1bd500 0x1de200>;
		};

		qcom,cpu-clock-8994@f9015000 {
			compatible = "qcom,cpu-clock-8994-v2";
			reg = <0xf9015000 0x1000 0xf9016000 0x1000 0xf9011000 0x1000 0xf900d000 0x1000 0xf900f000 0x1000 0xf9112000 0x1000 0xfc4b80b0 0x08>;
			reg-names = "c0_pll\0c1_pll\0cci_pll\0c0_mux\0c1_mux\0cci_mux\0efuse";
			vdd-a53-supply = <0x10f>;
			vdd-a57-supply = <0x110>;
			vdd-cci-supply = <0x10f>;
			vdd-dig-supply = <0x111>;
			qcom,a53-speedbin0-v0 = <0x00 0x00 0x16e36000 0x03 0x1b774000 0x04 0x23c34600 0x05 0x280de800 0x06 0x2dc6c000 0x07 0x337f9800 0x08 0x39387000 0x09 0x4a62f800 0x0a 0x501bd000 0x0b 0x581e9800 0x0c 0x5cb27800 0x0d>;
			qcom,a57-speedbin0-v0 = <0x00 0x00 0x16e36000 0x05 0x1c9c3800 0x05 0x25c3f800 0x05 0x2dc6c000 0x06 0x337f9800 0x07 0x39387000 0x08 0x4a62f800 0x09 0x501bd000 0x0a 0x55d4a800 0x0b 0x5b8d8000 0x0c 0x61465800 0x0d 0x66ff3000 0x0e 0x6cb80800 0x10 0x74bad000 0x11>;
			qcom,cci-speedbin0-v0 = <0x00 0x00 0x11e1a300 0x04 0x16e36000 0x05 0x200b2000 0x07 0x23c34600 0x09 0x2b7cd000 0x0a 0x2eebb800 0x0b>;
			clock-names = "xo_ao\0aux_clk";
			clocks = <0x47 0x64eb6004 0xaa 0xa1368304>;
			#clock-cells = <0x01>;
			qcom,a57-speedbin1-v0 = <0x00 0x00 0x16e36000 0x05 0x1c9c3800 0x05 0x25c3f800 0x05 0x2dc6c000 0x06 0x337f9800 0x07 0x39387000 0x08 0x4a62f800 0x09 0x501bd000 0x0a 0x55d4a800 0x0b 0x5b8d8000 0x0c 0x61465800 0x0d 0x69492000 0x0f>;
			linux,phandle = <0xa7>;
			phandle = <0xa7>;
		};

		qcom,ocmem@fdd00000 {
			compatible = "qcom,msm-ocmem";
			reg = <0xfdd00000 0x2000 0xfdd02000 0x2000 0xfe039000 0x400 0xfec00000 0x200000>;
			reg-names = "ocmem_ctrl_physical\0dm_ctrl_physical\0br_ctrl_physical\0ocmem_physical";
			interrupts = <0x00 0x4c 0x00 0x00 0x4d 0x00>;
			interrupt-names = "ocmem_irq\0dm_irq";
			qcom,ocmem-num-regions = <0x04>;
			qcom,ocmem-num-macros = <0x20>;
			qcom,resource-type = <0x706d636f>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0xfec00000 0x200000>;
			clocks = <0x47 0xaad7dbe5 0x1e 0x37acd041>;
			clock-names = "core_clk\0iface_clk";

			partition@0 {
				reg = <0x00 0x180000>;
				qcom,ocmem-part-name = "graphics";
				qcom,ocmem-part-min = <0x80000>;
			};

			partition@100000 {
				reg = <0x180000 0x80000>;
				qcom,ocmem-part-name = "video";
				qcom,ocmem-part-min = <0x55000>;
			};
		};

		qcom,vidc@fdc00000 {
			compatible = "qcom,msm-vidc";
			reg = <0xfdc00000 0xff000>;
			interrupts = <0x00 0x2c 0x00>;
			qcom,hfi = "venus";
			qcom,reg-presets = <0x800d8 0x707 0xe0020 0x55555556 0xe0024 0x55555556 0x80124 0x03>;
			qcom,qdss-presets = <0xfc325000 0x1000 0xfc326000 0x1000 0xfc321000 0x1000 0xfc322000 0x1000 0xfc323000 0x1000 0xfc302000 0x1000 0xfa180000 0x1000 0xfa181000 0x1000>;
			qcom,ocmem-size = <0x80000>;
			qcom,max-hw-load = <0x138e40>;
			clock-names = "core_clk\0core0_clk\0core1_clk\0core2_clk\0iface_clk\0bus_clk\0mem_clk";
			venus-supply = <0x103>;
			venus-core0-supply = <0x112>;
			venus-core1-supply = <0x113>;
			venus-core2-supply = <0x114>;
			qcom,clock-configs = <0x03 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sw-power-collapse;
			clocks = <0x1e 0xaf0dbde4 0x1e 0xbe6e61f9 0x1e 0x6324869c 0x1e 0x24fa20a3 0x1e 0x6694087d 0x1e 0x34fecbbe 0x1e 0x590416b8>;
			qcom,load-freq-tbl = <0xef100 0x1e65fb80 0xc000000 0xef100 0x1e65fb80 0x1000414 0xef100 0x1e65fb80 0x30fcfff 0xef100 0x1e65fb80 0x4000000 0xbf400 0x1e65fb80 0xc000000 0xbf400 0x1e65fb80 0x1000414 0xbf400 0x1e65fb80 0x30fcfff 0xbf400 0x1e65fb80 0x4000000 0x77880 0x1312d000 0xc000000 0x77880 0x1312d000 0x1000414 0x77880 0x1312d000 0x30fcfff 0x77880 0x1312d000 0x4000000 0x3bc40 0x8f0d180 0xc000000 0x3bc40 0x8f0d180 0x1000414 0x3bc40 0x8f0d180 0x30fcfff 0x3bc40 0x8f0d180 0x4000000>;

			qcom,vidc-iommu-domains {

				qcom,domain-ns {
					qcom,vidc-domain-phandle = <0x115>;
					qcom,vidc-partition-buffer-types = <0x7ff 0x800>;
				};

				qcom,domain-sec-bs {
					qcom,vidc-domain-phandle = <0x116>;
					qcom,vidc-partition-buffer-types = <0x241>;
				};

				qcom,domain-sec-px {
					qcom,vidc-domain-phandle = <0x117>;
					qcom,vidc-partition-buffer-types = <0x106>;
				};

				qcom,domain-sec-np {
					qcom,vidc-domain-phandle = <0x118>;
					qcom,vidc-partition-buffer-types = <0x480>;
				};
			};

			qcom,msm-bus-clients {

				qcom,msm-bus-client@0 {
					qcom,msm-bus,name = "venc-core1-ddr";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x104f0 0x00 0x3f 0x200 0x3118c 0x00 0x3f 0x200 0x3118c 0x00 0x3f 0x200 0x6fe3c 0x00 0x3f 0x200 0x6fe3c 0x00 0x3f 0x200 0xd9170 0x00 0x3f 0x200 0xd9170 0x00 0x3f 0x200 0x202d1c 0x00 0x3f 0x200 0x223c74 0x00 0x3f 0x200 0x27e6d8 0x00>;
					qcom,bus-configs = <0x1000414>;
				};

				qcom,msm-bus-client@1 {
					qcom,msm-bus,name = "vdec-core0-ddr";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x25030 0x00 0x3f 0x200 0x60180 0x00 0x3f 0x200 0x60180 0x00 0x3f 0x200 0xb6e2c 0x00 0x3f 0x200 0xb6e2c 0x00 0x3f 0x200 0x1649dc 0x00 0x3f 0x200 0x1649dc 0x00 0x3f 0x200 0x2479e4 0x00 0x3f 0x200 0x26cadc 0x00 0x3f 0x200 0x2d29b8 0x00>;
					qcom,bus-configs = <0xc000000>;
				};

				qcom,msm-bus-client@2 {
					qcom,msm-bus,name = "vdec-core1-ddr";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x1bcec 0x00 0x3f 0x200 0x486fc 0x00 0x3f 0x200 0x486fc 0x00 0x3f 0x200 0x8b808 0x00 0x3f 0x200 0x8b808 0x00 0x3f 0x200 0x109bf4 0x00 0x3f 0x200 0x109bf4 0x00 0x3f 0x200 0x1ba238 0x00 0x3f 0x200 0x1df010 0x00 0x3f 0x200 0x223954 0x00>;
					qcom,bus-configs = <0x30fcfff>;
				};

				qcom,msm-bus-client@3 {
					qcom,msm-bus,name = "venc-core2-ddr";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x15ba8 0x00 0x3f 0x200 0x41eb0 0x00 0x3f 0x200 0x41eb0 0x00 0x3f 0x200 0xb94d8 0x00 0x3f 0x200 0xb94d8 0x00 0x3f 0x200 0x100590 0x00 0x3f 0x200 0x100590 0x00 0x3f 0x200 0x2ef388 0x00 0x3f 0x200 0x3a26b8 0x00 0x3f 0x200 0x3a2aa0 0x00>;
					qcom,bus-configs = <0x4000000>;
				};

				qcom,msm-bus-client@4 {
					qcom,msm-bus,name = "venc-core1-ocmem";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x44 0x25c 0x00 0x00 0x44 0x25c 0x10d88 0x246080 0x44 0x25c 0x32898 0x246080 0x44 0x25c 0x32898 0x246080 0x44 0x25c 0x72bf0 0x246080 0x44 0x25c 0x72bf0 0x246080 0x44 0x25c 0xe57e0 0x376b80 0x44 0x25c 0xe57e0 0x376b80 0x44 0x25c 0x1b4478 0x376b80 0x44 0x25c 0x1d1550 0x376b80 0x44 0x25c 0x221690 0x376b80>;
					qcom,bus-configs = <0x10000414>;
				};

				qcom,msm-bus-client@5 {
					qcom,msm-bus,name = "venc-core2-ocmem";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x44 0x25c 0x00 0x00 0x44 0x25c 0x11558 0x246080 0x44 0x25c 0x343f0 0x246080 0x44 0x25c 0x343f0 0x246080 0x44 0x25c 0x89b20 0x246080 0x44 0x25c 0x89b20 0x246080 0x44 0x25c 0xf4df8 0x376b80 0x44 0x25c 0xf4df8 0x376b80 0x44 0x25c 0x1f20c0 0x376b80 0x44 0x25c 0x23d7c8 0x376b80 0x44 0x25c 0x26ecd8 0x376b80>;
					qcom,bus-configs = <0x4000000>;
				};

				qcom,msm-bus-client@6 {
					qcom,msm-bus,name = "vdec-core0-ocmem";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x44 0x25c 0x00 0x00 0x44 0x25c 0x13498 0x246080 0x44 0x25c 0x31128 0x246080 0x44 0x25c 0x31128 0x246080 0x44 0x25c 0x59998 0x246080 0x44 0x25c 0x59998 0x246080 0x44 0x25c 0xb3718 0x376b80 0x44 0x25c 0xb3718 0x376b80 0x44 0x25c 0x11edd8 0x376b80 0x44 0x25c 0x132270 0x376b80 0x44 0x25c 0x166a48 0x376b80>;
					qcom,bus-configs = <0xc000000>;
				};

				qcom,msm-bus-client@7 {
					qcom,msm-bus,name = "vdec-core1-ocmem";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x44 0x25c 0x00 0x00 0x44 0x25c 0x157c0 0x246080 0x44 0x25c 0x37aa0 0x246080 0x44 0x25c 0x37aa0 0x246080 0x44 0x25c 0x69780 0x246080 0x44 0x25c 0x69780 0x246080 0x44 0x25c 0xd32e8 0x376b80 0x44 0x25c 0xd32e8 0x376b80 0x44 0x25c 0x14f730 0x376b80 0x44 0x25c 0x165aa8 0x376b80 0x44 0x25c 0x1a3308 0x376b80>;
					qcom,bus-configs = <0x30fcfff>;
				};

				qcom,msm-bus-client@8 {
					qcom,msm-bus,name = "venc-ddr-lp";
					qcom,msm-bus,num-cases = <0x0b>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x104f0 0x00 0x3f 0x200 0x3118c 0x00 0x3f 0x200 0x3118c 0x00 0x3f 0x200 0x6fe3c 0x00 0x3f 0x200 0x6fe3c 0x00 0x3f 0x200 0xd9170 0x00 0x3f 0x200 0xd9170 0x00 0x3f 0x200 0x1295d0 0x00 0x3f 0x200 0x1295d0 0x00 0x3f 0x200 0x1295d0 0x00>;
					qcom,bus-low-power;
					qcom,bus-configs = <0x04>;
				};

				qcom,msm-bus-client@9 {
					qcom,msm-bus,name = "venus-arm9-ddr";
					qcom,msm-bus,num-cases = <0x02>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x3e8 0x3e8>;
					qcom,bus-configs = <0x00>;
					qcom,bus-passive;
				};
			};
		};

		i2c@f9923000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "qup_phys_addr";
			reg = <0xf9923000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x5f 0x00>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x8caa5b4f 0xaa 0xc303fae9>;
			pinctrl-names = "i2c_active\0i2c_sleep";
			pinctrl-0 = <0x119>;
			pinctrl-1 = <0x11a>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			qcom,master-id = <0x56>;
			dmas = <0x11b 0x0a 0x40 0x20000020 0x20 0x11b 0x0b 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			status = "disabled";
		};

		qcom,sps-dma@f9904000 {
			#dma-cells = <0x04>;
			compatible = "qcom,sps-dma";
			reg = <0xf9904000 0x19000>;
			interrupts = <0x00 0xee 0x00>;
			qcom,summing-threshold = <0x0a>;
			linux,phandle = <0x11b>;
			phandle = <0x11b>;
		};

		qcom,sps-dma@f9944000 {
			#dma-cells = <0x04>;
			compatible = "qcom,sps-dma";
			reg = <0xf9944000 0x19000>;
			interrupts = <0x00 0xef 0x00>;
			qcom,summing-threshold = <0x0a>;
			linux,phandle = <0x128>;
			phandle = <0x128>;
		};

		i2c@f9924000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "qup_phys_addr";
			reg = <0xf9924000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x60 0x00>;
			qcom,clk-freq-out = <0x56ab8>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x8caa5b4f 0xaa 0x1076f220>;
			pinctrl-names = "i2c_active\0i2c_sleep";
			pinctrl-0 = <0x11c 0x11d>;
			pinctrl-1 = <0x11e 0x11f>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			dmas = <0x11b 0x0e 0x40 0x20000020 0x20 0x11b 0x0f 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x56>;
			status = "ok";

			nfc@28 {
				compatible = "nxp,pn547";
				reg = <0x28>;
				interrupt-parent = <0x28>;
				interrupts = <0x1d 0x01>;
				nxp,irq_gpio = <0x28 0x1d 0x00>;
				nxp,dwld_en = <0x28 0x1e 0x00>;
				nxp,ven = <0xcf 0x07 0x01>;
				qcom,clk-src = "BBCLK2";
				qcom,clk-gpio = <0xcf 0x0a 0x00>;
				clocks = <0x47 0x498938e5>;
				clock-names = "nfc_clk";
				pinctrl-names = "pn547-active\0pn547-inactive";
				pinctrl-0 = <0x120 0x121>;
				pinctrl-1 = <0x122 0x123>;
			};
		};

		i2c@f9967000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "qup_phys_addr";
			reg = <0xf9967000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x69 0x00>;
			qcom,clk-freq-out = <0x56ab8>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x8f283c1d 0xaa 0xe2b2ce1d>;
			pinctrl-names = "i2c_active\0i2c_sleep";
			pinctrl-0 = <0x124 0x125>;
			pinctrl-1 = <0x126 0x127>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			dmas = <0x128 0x14 0x40 0x20000020 0x20 0x128 0x15 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x54>;
			status = "ok";

			smb1357-charger@1c {
				compatible = "qcom,smb1357-charger";
				reg = <0x1c>;
				qcom,parallel-charger;
				qcom,float-voltage-mv = <0x1130>;
				qcom,recharge-thresh-mv = <0x64>;
				status = " disabled";
			};

			sii8620@72 {
				compatible = "qcom,mhl-sii8620";
				reg = <0x72>;
				interrupt-parent = <0x28>;
				mhl-intr-gpio = <0x28 0x39 0x00>;
				mhl-rst-gpio = <0x28 0x3e 0x00>;
				mhl-fw-wake-gpio = <0x28 0x1f 0x00>;
				mhl-switch-sel-1-gpio = <0x3c 0x09 0x00>;
				mhl-switch-sel-2-gpio = <0x3c 0x0a 0x00>;
				mhl-clk-gpio = <0xcf 0x11 0x00>;
				clocks = <0x47 0xa9a55a68>;
				clock-names = "mhl_clk";
				mhl_vcc-supply = <0x129>;
				qcom,hdmi-tx-map = <0x12a>;
			};
		};

		i2c@f9928000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "ok";
			reg-names = "qup_phys_addr";
			reg = <0xf9928000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x00 0x64 0x00>;
			qcom,clk-freq-out = <0x56ab8>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x8caa5b4f 0xaa 0x5c6ad820>;
			pinctrl-names = "i2c_active\0i2c_sleep";
			pinctrl-0 = <0x12b 0x12c>;
			pinctrl-1 = <0x12d 0x12e>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			dmas = <0x11b 0x16 0x40 0x20000020 0x20 0x11b 0x17 0x20 0x20000020 0x20>;
			dma-names = "tx\0rx";
			qcom,master-id = <0x56>;

			synaptics_clearpad@2c {
				compatible = "synaptics,clearpad";
				reg = <0x2c>;
				interrupt-parent = <0x28>;
				interrupts = <0x2a 0x02>;
				touch_vdd-supply = <0x12f>;
				touch_vio-supply = <0x3f>;
				synaptics,irq_gpio = <0x28 0x2a 0x00>;
				synaptics,reset_gpio = <0x28 0x6d 0x00>;
				chip_id = <0x38>;
				num_sensor_rx = <0x1d>;
				num_sensor_tx = <0x10>;
				flip_config = <0x00>;
				default_reporting_mode = <0x00>;
				rezero_on_init = <0x00>;
				reset_on_init = <0x01>;
				force_cal_on_resume = <0x01>;
				charger_supported = <0x00>;
				pen_supported = <0x00>;
				glove_supported = <0x01>;
				cover_supported = <0x01>;
				touch_pressure_enabled = <0x01>;
				touch_size_enabled = <0x00>;
				touch_orientation_enabled = <0x00>;
				preset_x_max = <0x437>;
				preset_y_max = <0x77f>;
				preset_n_fingers = <0x0a>;
				pinctrl-names = "irq_gpio-active\0irq_gpio-suspend\0reset_gpio-active\0reset_gpio-suspend\0reset_gpio-reset";
				pinctrl-0 = <0x130>;
				pinctrl-1 = <0x131>;
				pinctrl-2 = <0x132>;
				pinctrl-3 = <0x133>;
				pinctrl-4 = <0x134>;
				delay_on_hw_reset = <0x00>;
				delay_after_hw_reset = <0xc8>;
				delay_on_gpio_reset = <0x190>;
				wakeup_gesture_supported = <0x01>;
				wakeup_gesture_large_panel = <0x00>;
				wakeup_gesture_lpm_disabled = <0x01>;
				wakeup_gesture_timeout = <0x7d0>;

				wakeup_gesture {

					double_tap {
						gesture_code = <0x03>;

						event_00 {
							type = <0x02>;
							message = "=== DOUBLE TAP ===";
						};

						event_01 {
							type = <0x01>;
							code = <0x8f>;
							down = <0x01>;
						};

						event_02 {
							type = <0x01>;
							code = <0x8f>;
							down = <0x00>;
						};

						event_03 {
							type = <0x63>;
						};
					};
				};
			};
		};

		sound {
			compatible = "qcom,msm8994-asoc-snd";
			qcom,model = "msm8994-tomtom-snd-card";
			reg = <0xfe034000 0x04 0xfe035000 0x04 0xfe036000 0x04 0xfe037000 0x04>;
			reg-names = "lpaif_pri_mode_muxsel\0lpaif_sec_mode_muxsel\0lpaif_tert_mode_muxsel\0lpaif_quat_mode_muxsel";
			qcom,audio-routing = "AIF4 VI\0MCLK\0RX_BIAS\0MCLK\0LDO_H\0MCLK\0MADINPUT\0MCLK\0AMIC1\0LDO_H\0LDO_H\0AHC ISNS\0AMIC2\0MIC BIAS2 External\0MIC BIAS2 External\0Headset Mic\0MIC BIAS2 External\0ANCRight Headset Mic\0AMIC3\0MIC BIAS3 External\0MIC BIAS3 External\0ANCLeft Headset Mic\0AMIC4\0LDO_H\0LDO_H\0AHC VSNS\0DMIC1\0MIC BIAS1 External\0MIC BIAS1 External\0Digital Mic1\0DMIC4\0MIC BIAS4 External\0MIC BIAS4 External\0Digital Mic4";
			clock-names = "osr_clk";
			clocks = <0x47 0xaa1157a6>;
			qcom,cdc-mclk-gpios = <0xcf 0x0f 0x00>;
			qcom,tomtom-mclk-clk-freq = <0x927c00>;
			pinctrl-names = "sleep\0auxpcm-active\0mi2s-active\0active";
			pinctrl-0 = <0x135 0x136 0x137 0x138>;
			pinctrl-1 = <0x135 0x136 0x139 0x13a>;
			pinctrl-2 = <0x13b 0x13c 0x137 0x138>;
			pinctrl-3 = <0x13b 0x13c 0x139 0x13a>;
			asoc-platform = <0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a>;
			asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-pcm-dsp.3\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-cpe-lsm\0msm-compr-dsp";
			asoc-cpu = <0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x157 0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165>;
			asoc-cpu-names = "msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-hdmi.8\0msm-dai-q6-mi2s.0\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.12288\0msm-dai-q6-dev.12289\0msm-dai-q6-dev.12292\0msm-dai-q6-dev.12293\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770";
			asoc-codec = <0x166 0x167>;
			asoc-codec-names = "msm-stub-codec.1\0msm-hdmi-audio-codec-rx";
			qcom,us-euro-gpios = <0x40 0x02 0x00>;
			qcom,cdc-micbias2-headset-only;
			qcom,mbhc-audio-jack-type = "5-pole-jack";
			qcom,ext-ult-spk-amp-gpio = <0x3c 0x01 0x00>;
			qcom,hdmi-audio-rx;
			qcom,ear-en-gpios = <0xcf 0x16 0x00>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			linux,phandle = <0x13d>;
			phandle = <0x13d>;
		};

		qcom,msm-pcm-lpa {
			compatible = "qcom,msm-pcm-lpa";
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			linux,phandle = <0x13f>;
			phandle = <0x13f>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			linux,phandle = <0x13e>;
			phandle = <0x13e>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			linux,phandle = <0x148>;
			phandle = <0x148>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			linux,phandle = <0x14a>;
			phandle = <0x14a>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			linux,phandle = <0x144>;
			phandle = <0x144>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			linux,phandle = <0x141>;
			phandle = <0x141>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			linux,phandle = <0x142>;
			phandle = <0x142>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			linux,phandle = <0x166>;
			phandle = <0x166>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			linux,phandle = <0x146>;
			phandle = <0x146>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			linux,phandle = <0x14d>;
			phandle = <0x14d>;
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			linux,phandle = <0x147>;
			phandle = <0x147>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			linux,phandle = <0x143>;
			phandle = <0x143>;
		};

		qcom,msm-voice-svc {
			compatible = "qcom,msm-voice-svc";
		};

		qcom,msm-cpe-lsm {
			compatible = "qcom,msm-cpe-lsm";
			linux,phandle = <0x149>;
			phandle = <0x149>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				linux,phandle = <0x14f>;
				phandle = <0x14f>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				linux,phandle = <0x150>;
				phandle = <0x150>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				linux,phandle = <0x151>;
				phandle = <0x151>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				linux,phandle = <0x152>;
				phandle = <0x152>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				linux,phandle = <0x153>;
				phandle = <0x153>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				linux,phandle = <0x154>;
				phandle = <0x154>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				linux,phandle = <0x155>;
				phandle = <0x155>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				linux,phandle = <0x156>;
				phandle = <0x156>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				linux,phandle = <0x157>;
				phandle = <0x157>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				linux,phandle = <0x158>;
				phandle = <0x158>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				linux,phandle = <0x159>;
				phandle = <0x159>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				linux,phandle = <0x15a>;
				phandle = <0x15a>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				linux,phandle = <0x15b>;
				phandle = <0x15b>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				linux,phandle = <0x15c>;
				phandle = <0x15c>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				linux,phandle = <0x15d>;
				phandle = <0x15d>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				linux,phandle = <0x15e>;
				phandle = <0x15e>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				linux,phandle = <0x15f>;
				phandle = <0x15f>;
			};

			com,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				linux,phandle = <0x160>;
				phandle = <0x160>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				linux,phandle = <0x161>;
				phandle = <0x161>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				linux,phandle = <0x162>;
				phandle = <0x162>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				linux,phandle = <0x163>;
				phandle = <0x163>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				linux,phandle = <0x164>;
				phandle = <0x164>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				linux,phandle = <0x165>;
				phandle = <0x165>;
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			linux,phandle = <0x14b>;
			phandle = <0x14b>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			linux,phandle = <0x14c>;
			phandle = <0x14c>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x02>;
				qcom,msm-mi2s-tx-lines = <0x01>;
				linux,phandle = <0x14e>;
				phandle = <0x14e>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			linux,phandle = <0x145>;
			phandle = <0x145>;
		};

		tsens@fc4a8000 {
			compatible = "qcom,msm8994-tsens";
			reg = <0xfc4a8000 0x2000 0xfc4bc000 0x1000>;
			reg-names = "tsens_physical\0tsens_eeprom_physical";
			interrupts = <0x00 0xb8 0x00>;
			interrupt-names = "tsens-upper-lower";
			qcom,sensors = <0x10>;
			qcom,slope = <0xb55 0xb1e 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>;
		};

		tz-log@fe87f720 {
			compatible = "qcom,tz-log";
			reg = <0xfe87f720 0x2000>;
		};

		qcrypto1fde@fd440000 {
			compatible = "qcom,qcrypto";
			reg = <0xfd440000 0x20000 0xfd444000 0x9000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0xec 0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x01>;
			qcom,ce-device = <0x00>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src\0iface_clk\0bus_clk";
			clocks = <0x47 0x8728364d 0x47 0xe57ce2b1 0x47 0x4feb55e3>;
			qcom,support-core-clk-only;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,ce-opp-freq = <0xa37d070>;
			status = "okay";
		};

		qcrypto2fde@0xfd3c0000 {
			compatible = "qcom,qcrypto";
			reg = <0xfd3c0000 0x20000 0xfd3c4000 0x9000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x129 0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x02>;
			qcom,ce-device = <0x00>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src\0iface_clk\0bus_clk";
			clocks = <0x47 0xdce9a93 0x47 0x527880ff 0x47 0xc8e9a915>;
			qcom,support-core-clk-only;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,ce-opp-freq = <0xa37d070>;
			status = "okay";
		};

		qcrypto1pfe@fd440000 {
			compatible = "qcom,qcrypto";
			reg = <0xfd440000 0x20000 0xfd444000 0x9000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0xec 0x00>;
			qcom,bam-pipe-pair = <0x00>;
			qcom,ce-hw-instance = <0x01>;
			qcom,ce-device = <0x01>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src\0iface_clk\0bus_clk";
			clocks = <0x47 0x8728364d 0x47 0xe57ce2b1 0x47 0x4feb55e3>;
			qcom,support-core-clk-only;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,ce-opp-freq = <0xa37d070>;
			status = "okay";
		};

		qcrypto2pfe@0xfd3c0000 {
			compatible = "qcom,qcrypto";
			reg = <0xfd3c0000 0x20000 0xfd3c4000 0x9000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x129 0x00>;
			qcom,bam-pipe-pair = <0x00>;
			qcom,ce-hw-instance = <0x02>;
			qcom,ce-device = <0x01>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src\0iface_clk\0bus_clk";
			clocks = <0x47 0xdce9a93 0x47 0x527880ff 0x47 0xc8e9a915>;
			qcom,support-core-clk-only;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,ce-opp-freq = <0xa37d070>;
			status = "okay";
		};

		qcedev@fd440000 {
			compatible = "qcom,qcedev";
			reg = <0xfd440000 0x20000 0xfd444000 0x9000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0xec 0x00>;
			qcom,bam-pipe-pair = <0x01>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x60180 0x60180>;
			clock-names = "core_clk_src\0iface_clk\0bus_clk";
			clocks = <0x47 0x816b3fec 0x47 0xe57ce2b1 0x47 0x4feb55e3>;
			qcom,support-core-clk-only;
			qcom,ce-opp-freq = <0xa37d070>;
			status = "okay";
		};

		qcom,sensor-information {
			compatible = "qcom,sensor-information";

			qcom,sensor-information@0 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor0";
			};

			qcom,sensor-information@1 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor1";
			};

			qcom,sensor-information@2 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor2";
				qcom,alias-name = "pop_mem";
			};

			qcom,sensor-information@3 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor3";
			};

			qcom,sensor-information@4 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor4";
			};

			qcom,sensor-information@5 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor5";
			};

			qcom,sensor-information@6 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor6";
				qcom,alias-name = "cpu7";
				linux,phandle = <0x173>;
				phandle = <0x173>;
			};

			qcom,sensor-information@7 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor7";
				qcom,alias-name = "cpu0";
				linux,phandle = <0x16c>;
				phandle = <0x16c>;
			};

			qcom,sensor-information@8 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor8";
				qcom,alias-name = "cpu1";
				linux,phandle = <0x16d>;
				phandle = <0x16d>;
			};

			qcom,sensor-information@9 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor9";
				qcom,alias-name = "cpu2";
				linux,phandle = <0x16e>;
				phandle = <0x16e>;
			};

			qcom,sensor-information@10 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor10";
				qcom,alias-name = "cpu3";
				linux,phandle = <0x16f>;
				phandle = <0x16f>;
			};

			qcom,sensor-information@11 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor11";
			};

			qcom,sensor-information@12 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor12";
				qcom,alias-name = "gpu";
			};

			qcom,sensor-information@13 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor13";
				qcom,alias-name = "cpu4";
				linux,phandle = <0x170>;
				phandle = <0x170>;
			};

			qcom,sensor-information@14 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor14";
				qcom,alias-name = "cpu5";
				linux,phandle = <0x171>;
				phandle = <0x171>;
			};

			qcom,sensor-information@15 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor15";
				qcom,alias-name = "cpu6";
				linux,phandle = <0x172>;
				phandle = <0x172>;
			};

			qcom,sensor-information@16 {
				qcom,sensor-type = "alarm";
				qcom,sensor-name = "pm8994_tz";
				qcom,scaling-factor = <0x3e8>;
			};

			qcom,sensor-information@17 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "msm_therm";
				qcom,scaling-factor = <0x0a>;
			};

			qcom,sensor-information@18 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "emmc_therm";
				qcom,scaling-factor = <0x0a>;
			};

			qcom,sensor-information@19 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "pa_therm0";
			};

			qcom,sensor-information@20 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "pa_therm1";
			};

			qcom,sensor-information@21 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "quiet_therm";
				qcom,alias-name = "bl_therm";
				qcom,scaling-factor = <0x0a>;
			};

			qcom,sensor-information@22 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_IA57";
			};

			qcom,sensor-information-23 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "battery";
			};

			qcom,sensor-information@100 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "bms";
				qcom,alias-name = "batt_therm";
				qcom,scaling-factor = <0x3e8>;
			};

			qcom,sensor-information@101 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "xo_therm";
			};

			qcom,sensor-information@102 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "flash_therm";
				qcom,scaling-factor = <0x0a>;
			};
		};

		qcom,msm-thermal {
			compatible = "qcom,msm-thermal";
			qcom,sensor-id = <0x07>;
			qcom,poll-ms = <0xfa>;
			qcom,limit-temp = <0x3c>;
			qcom,temp-hysteresis = <0x0a>;
			qcom,therm-reset-temp = <0x73>;
			qcom,freq-step = <0x02>;
			qcom,freq-control-mask = <0xff>;
			qcom,core-limit-temp = <0x50>;
			qcom,core-temp-hysteresis = <0x0a>;
			qcom,core-control-mask = <0xfe>;
			qcom,hotplug-temp = <0x69>;
			qcom,hotplug-temp-hysteresis = <0x28>;
			qcom,cpu-sensors = "tsens_tz_sensor7\0tsens_tz_sensor8\0tsens_tz_sensor9\0tsens_tz_sensor10\0tsens_tz_sensor13\0tsens_tz_sensor14\0tsens_tz_sensor15\0tsens_tz_sensor6";
			qcom,freq-mitigation-temp = <0x5f>;
			qcom,freq-mitigation-temp-hysteresis = <0x0a>;
			qcom,freq-mitigation-value = <0xea600>;
			qcom,freq-mitigation-control-mask = <0xf0>;
			qcom,online-hotplug-core;
			qcom,synchronous-cluster-id = <0x00 0x01>;
			qcom,mx-restriction-temp = <0x05>;
			qcom,mx-restriction-temp-hysteresis = <0x0a>;
			qcom,mx-retention-min = <0x03>;
			vdd-mx-supply = <0xff>;
			qcom,vdd-restriction-temp = <0x05>;
			qcom,vdd-restriction-temp-hysteresis = <0x0a>;
			vdd-dig-supply = <0x168>;
			vdd-gfx-supply = <0x169>;

			qcom,vdd-dig-rstr {
				qcom,vdd-rstr-reg = "vdd-dig";
				qcom,levels = <0x05 0x07 0x07>;
				qcom,min-level = <0x01>;
			};

			qcom,vdd-gfx-rstr {
				qcom,vdd-rstr-reg = "vdd-gfx";
				qcom,levels = <0x05 0x07 0x07>;
				qcom,min-level = <0x01>;
			};

			qcom,vdd-apps-rstr {
				qcom,vdd-rstr-reg = "vdd-apps";
				qcom,levels = <0x49d40 0x927c0 0x927c0>;
				qcom,freq-req;
				linux,phandle = <0x16a>;
				phandle = <0x16a>;
			};
		};

		qcom,bcl {
			compatible = "qcom,bcl";
			qcom,bcl-enable;
			qcom,bcl-framework-interface;
			qcom,bcl-freq-control-list = <0x06 0x07 0x08 0x09>;
			qcom,bcl-hotplug-list = <0x08 0x09>;
			qcom,bcl-soc-hotplug-list = <0x06 0x07 0x08 0x09>;

			qcom,ibat-monitor {
				qcom,low-threshold-uamp = <0xf4240>;
				qcom,high-threshold-uamp = <0x16e360>;
				qcom,mitigation-freq-khz = <0xbb800>;
				qcom,vph-high-threshold-uv = <0x36ee80>;
				qcom,vph-low-threshold-uv = <0x325aa0>;
				qcom,soc-low-threshold = <0x05>;
				qcom,thermal-handle = <0x16a>;
			};
		};

		audio_heap {
			compatible = "qcom,msm-shared-memory";
			qcom,proc-id = <0x01>;
			linux,contiguous-region = <0x16b>;
		};

		adsp_heap {
			compatible = "qcom,msm-shared-memory";
			qcom,proc-id = <0x01>;
			linux,contiguous-region = <0xc2>;
		};

		qcom,msm-core@fc4b8000 {
			compatible = "qcom,apss-core-ea";
			reg = <0xfc4b8000 0x1000>;
			qcom,low-hyst-temp = <0x0a>;
			qcom,high-hyst-temp = <0x05>;
			qcom,polling-interval = <0x32>;

			qcom,core-mapping {

				qcom,cpu0-chars {
					qcom,sensor = <0x16c>;
					qcom,cpu-name = <0x02>;
				};

				qcom,cpu1-chars {
					qcom,sensor = <0x16d>;
					qcom,cpu-name = <0x03>;
				};

				qcom,cpu2-chars {
					qcom,sensor = <0x16e>;
					qcom,cpu-name = <0x04>;
				};

				qcom,cpu3-chars {
					qcom,sensor = <0x16f>;
					qcom,cpu-name = <0x05>;
				};

				qcom,cpu4-chars {
					qcom,sensor = <0x170>;
					qcom,cpu-name = <0x06>;
				};

				qcom,cpu5-chars {
					qcom,sensor = <0x171>;
					qcom,cpu-name = <0x07>;
				};

				qcom,cpu6-chars {
					qcom,sensor = <0x172>;
					qcom,cpu-name = <0x08>;
				};

				qcom,cpu7-chars {
					qcom,sensor = <0x173>;
					qcom,cpu-name = <0x09>;
				};
			};
		};

		qcom,system-health-monitor {
			compatible = "qcom,system-health-monitor";

			qcom,system-health-monitor-modem {
				qcom,subsys-name = "msm_mpss";
				qcom,ssrestart-string = "modem";
			};
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,itlb_dump100 {
				qcom,dump-node = <0x174>;
				qcom,dump-id = <0x24>;
			};

			qcom,itlb_dump101 {
				qcom,dump-node = <0x175>;
				qcom,dump-id = <0x25>;
			};

			qcom,itlb_dump102 {
				qcom,dump-node = <0x176>;
				qcom,dump-id = <0x26>;
			};

			qcom,itlb_dump103 {
				qcom,dump-node = <0x177>;
				qcom,dump-id = <0x27>;
			};

			qcom,dtlb_dump100 {
				qcom,dump-node = <0x178>;
				qcom,dump-id = <0x44>;
			};

			qcom,dtlb_dump101 {
				qcom,dump-node = <0x179>;
				qcom,dump-id = <0x45>;
			};

			qcom,dtlb_dump102 {
				qcom,dump-node = <0x17a>;
				qcom,dump-id = <0x46>;
			};

			qcom,dtlb_dump103 {
				qcom,dump-node = <0x17b>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x17c>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x17d>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_dump0 {
				qcom,dump-node = <0x0c>;
				qcom,dump-id = <0xc0>;
			};

			qcom,l2_dump1 {
				qcom,dump-node = <0x16>;
				qcom,dump-id = <0xc1>;
			};

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x17e>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-node = <0x17f>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-node = <0x180>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-node = <0x181>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x182>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-node = <0x183>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-node = <0x184>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-node = <0x185>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x186>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-node = <0x187>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-node = <0x188>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-node = <0x189>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x18a>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-node = <0x18b>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-node = <0x18c>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-node = <0x18d>;
				qcom,dump-id = <0x87>;
			};
		};

		qcom,avtimer@fe09c000 {
			compatible = "qcom,avtimer";
			reg = <0xfe09c00c 0x04 0xfe09c010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
			qcom,clk_div = <0x1b>;
		};

		cci@f9100000 {
			compatible = "arm,cci-400";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf9100000 0x1000>;
			ranges = <0x00 0xf9100000 0x10000>;
			hw-version = <0x08>;

			pmu@a000 {
				compatible = "arm,cci-400-pmu";
				reg = <0x9000 0x5000>;
				interrupts = <0x00 0x158 0x00 0x00 0x158 0x00 0x00 0x158 0x00 0x00 0x158 0x00 0x00 0x158 0x00>;
			};
		};

		mem-acc0-regulator {
			compatible = "qcom,mem-acc-regulator";
			reg = <0xf900d084 0x01 0xf900d088 0x01 0xf900d08c 0x01 0xf900d090 0x01>;
			reg-names = "mem-acc-type1\0mem-acc-type2\0mem-acc-type3\0mem-acc-type4";
			regulator-name = "mem_acc0_corner";
			regulator-min-microvolt = <0x01>;
			regulator-max-microvolt = <0x04>;
			qcom,corner-acc-map = <0x01 0x01 0x00 0x00>;
			qcom,mem-acc-type1 = <0x02 0x02 0x00 0x00>;
			qcom,mem-acc-type2 = <0x02 0x02 0x00 0x00>;
			qcom,mem-acc-type3 = <0x02 0x02 0x00 0x00>;
			qcom,mem-acc-type4 = <0x02 0x02 0x00 0x00>;
			linux,phandle = <0x18f>;
			phandle = <0x18f>;
		};

		mem-acc1-regulator {
			compatible = "qcom,mem-acc-regulator";
			reg = <0xf900f084 0x01 0xf900f088 0x01 0xf900f08c 0x01 0xf900f090 0x01>;
			reg-names = "mem-acc-type1\0mem-acc-type2\0mem-acc-type3\0mem-acc-type4";
			regulator-name = "mem_acc1_corner";
			regulator-min-microvolt = <0x01>;
			regulator-max-microvolt = <0x04>;
			qcom,corner-acc-map = <0x01 0x01 0x00 0x00>;
			qcom,mem-acc-type1 = <0x02 0x02 0x06 0x06>;
			qcom,mem-acc-type2 = <0x02 0x02 0x06 0x06>;
			qcom,mem-acc-type3 = <0x02 0x02 0x06 0x06>;
			qcom,mem-acc-type4 = <0x0b 0x0b 0x0b 0x0b>;
			linux,phandle = <0x191>;
			phandle = <0x191>;
		};

		regulator@f9019000 {
			compatible = "qcom,cpr-regulator";
			reg = <0xf9019000 0x1000 0xf900d064 0x04 0xfc4bc000 0x1000>;
			reg-names = "rbcpr\0rbcpr_clk\0efuse_addr";
			interrupts = <0x00 0x10 0x00>;
			regulator-name = "apc0_corner";
			qcom,cpr-fuse-corners = <0x04>;
			regulator-min-microvolt = <0x01>;
			regulator-max-microvolt = <0x0d>;
			qcom,cpr-voltage-ceiling = <0xdbba0 0xdbba0 0xf4240 0x120160>;
			qcom,cpr-voltage-floor = <0xaae60 0xaae60 0xbe6e0 0xcbdb8>;
			vdd-apc-supply = <0x18e>;
			qcom,vdd-mx-corner-map = <0x03 0x04 0x05 0x07>;
			qcom,vdd-mx-vmax = <0x07>;
			qcom,vdd-mx-vmin-method = <0x04>;
			vdd-mx-supply = <0x111>;
			mem-acc-supply = <0x18f>;
			qcom,cpr-ref-clk = <0x4b00>;
			qcom,cpr-timer-delay = <0x1388>;
			qcom,cpr-timer-cons-up = <0x00>;
			qcom,cpr-timer-cons-down = <0x02>;
			qcom,cpr-irq-line = <0x00>;
			qcom,cpr-step-quotient = <0x0c>;
			qcom,cpr-up-threshold = <0x02>;
			qcom,cpr-down-threshold = <0x04>;
			qcom,cpr-idle-clocks = <0x0f>;
			qcom,cpr-gcnt-time = <0x01>;
			qcom,vdd-apc-step-up-limit = <0x01>;
			qcom,vdd-apc-step-down-limit = <0x01>;
			qcom,cpr-apc-volt-step = <0x1388>;
			qcom,cpr-fuse-row = <0x89 0x00>;
			qcom,cpr-fuse-target-quot = <0x1f 0x27 0x2f 0x37>;
			qcom,cpr-fuse-target-quot-size = <0x08 0x08 0x08 0x08>;
			qcom,cpr-fuse-target-quot-scale = <0x00 0x0a 0x00 0x0a 0x00 0x0a 0x00 0x0a>;
			qcom,cpr-fuse-ro-sel = <0x52 0x52 0x52 0x52>;
			qcom,cpr-fuse-init-voltage = <0x8a 0x00 0x06 0x00 0x8a 0x00 0x06 0x00 0x8a 0x06 0x06 0x00 0x8a 0x0c 0x06 0x00>;
			qcom,cpr-fuse-revision = <0x3e 0x30 0x03 0x00>;
			qcom,fuse-remap-base-row = <0x3e8>;
			qcom,fuse-remap-source = <0x38 0x15 0x2b 0x00 0x39 0x37 0x04 0x00>;
			qcom,cpr-fuse-redun-sel = <0x8c 0x3d 0x03 0x01 0x00>;
			qcom,cpr-fuse-redun-row = <0x3e8 0x00>;
			qcom,cpr-fuse-redun-target-quot = <0x00 0x08 0x10 0x18>;
			qcom,cpr-fuse-redun-ro-sel = <0x2c 0x2c 0x2c 0x2c>;
			qcom,cpr-fuse-redun-init-voltage = <0x3e8 0x20 0x06 0x00 0x3e8 0x20 0x06 0x00 0x3e8 0x26 0x06 0x00 0x3e8 0x26 0x06 0x00>;
			qcom,cpr-init-voltage-ref = <0xc3500 0xdbba0 0xf4240 0x12b128>;
			qcom,cpr-init-voltage-step = <0x2710>;
			qcom,cpr-corner-map = <0x01 0x02 0x02 0x02 0x03 0x03 0x03 0x04 0x04 0x04 0x04 0x04 0x04>;
			qcom,cpr-voltage-ceiling-override = <0xffffffff 0x00 0xdbba0 0xdbba0 0xdbba0 0xdbba0 0xf4240 0xf4240 0xf4240 0x110378 0x110378 0x120160 0x120160 0x120160 0x120160>;
			qcom,cpr-voltage-floor-override = <0xffffffff 0x00 0xaae60 0xaae60 0xaae60 0xb1008 0xbe6e0 0xc3500 0xc96a8 0xcbdb8 0xcf850 0xdf638 0xecd10 0xef420 0xf4240>;
			qcom,cpr-fuse-version-map = <0xffffffff 0xffffffff 0x01 0x00 0x00 0x00 0x00 0xffffffff 0xffffffff 0x02 0x00 0x00 0x00 0x00 0xffffffff 0xffffffff 0x03 0x00 0x00 0x00 0x00 0xffffffff 0xffffffff 0x04 0x00 0x00 0x00 0x00>;
			qcom,cpr-quotient-adjustment = <0x00 0x00 0x00 0xffffffce 0x00 0x00 0x00 0xffffffce 0x00 0xffffffce 0xffffffa6 0x28 0x00 0xffffffce 0xffffffa6 0x00>;
			qcom,cpr-init-voltage-adjustment = <0x00 0x00 0x00 0xffff9e58 0x00 0x00 0x00 0xffff9e58 0x00 0xffff9e58 0xffff9e58 0x4e20 0x00 0xffff9e58 0xffff9e58 0x00>;
			qcom,cpr-fuse-min-quot-diff = <0x00 0x00 0x00 0x00>;
			qcom,cpr-min-quot-diff-adjustment = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,cpr-scaled-init-voltage-as-ceiling;
			qcom,cpr-voltage-scaling-factor-max = <0x00 0x00 0x7d0 0x7d0>;
			qcom,cpr-quot-adjust-scaling-factor-max = <0x00 0x7d0 0x7d0 0x7d0>;
			qcom,cpr-corner-frequency-map = <0x01 0x11e1a300 0x02 0x11e1a300 0x03 0x16e36000 0x04 0x1b774000 0x05 0x23c34600 0x06 0x280de800 0x07 0x2dc6c000 0x08 0x337f9800 0x09 0x39387000 0x0a 0x4a62f800 0x0b 0x501bd000 0x0c 0x581e9800 0x0d 0x5cb27800>;
			qcom,cpr-speed-bin-max-corners = <0xffffffff 0x00 0x01 0x04 0x07 0x0d>;
			qcom,cpr-enable;
			linux,phandle = <0x10f>;
			phandle = <0x10f>;
		};

		regulator@f901a000 {
			compatible = "qcom,cpr-regulator";
			reg = <0xf901a000 0x1000 0xf900f064 0x04 0xfc4bc000 0x1000>;
			reg-names = "rbcpr\0rbcpr_clk\0efuse_addr";
			interrupts = <0x00 0x13 0x00>;
			regulator-name = "apc1_corner";
			qcom,cpr-fuse-corners = <0x04>;
			regulator-min-microvolt = <0x01>;
			regulator-max-microvolt = <0x11>;
			qcom,cpr-voltage-ceiling = <0xdbba0 0xdbba0 0xf4240 0x12b128>;
			qcom,cpr-voltage-floor = <0xaae60 0xaae60 0xb71b0 0xcbdb8>;
			vdd-apc-supply = <0x190>;
			qcom,vdd-mx-corner-map = <0x03 0x04 0x05 0x07>;
			qcom,vdd-mx-vmax = <0x07>;
			qcom,vdd-mx-vmin-method = <0x04>;
			vdd-mx-supply = <0x111>;
			mem-acc-supply = <0x191>;
			qcom,cpr-ref-clk = <0x4b00>;
			qcom,cpr-timer-delay = <0x1388>;
			qcom,cpr-timer-cons-up = <0x00>;
			qcom,cpr-timer-cons-down = <0x02>;
			qcom,cpr-irq-line = <0x00>;
			qcom,cpr-step-quotient = <0x0e 0x0e 0x0c 0x0c 0x0c 0x0c 0x07 0x08>;
			qcom,cpr-up-threshold = <0x02>;
			qcom,cpr-down-threshold = <0x04>;
			qcom,cpr-idle-clocks = <0x0f>;
			qcom,cpr-gcnt-time = <0x01>;
			qcom,cpr-clamp-timer-interval = <0x01>;
			qcom,vdd-apc-step-up-limit = <0x01>;
			qcom,vdd-apc-step-down-limit = <0x01>;
			qcom,cpr-apc-volt-step = <0x1388>;
			qcom,cpr-fuse-row = <0x8a 0x00>;
			qcom,cpr-fuse-target-quot = <0x15 0x1d 0x25 0x2d>;
			qcom,cpr-fuse-target-quot-size = <0x08 0x08 0x08 0x08>;
			qcom,cpr-fuse-target-quot-scale = <0x00 0x0a 0x00 0x0a 0x00 0x0a 0x00 0x0a>;
			qcom,cpr-fuse-ro-sel = <0x48 0x48 0x48 0x48>;
			qcom,cpr-fuse-init-voltage = <0x8a 0x36 0x06 0x00 0x8a 0x36 0x06 0x00 0x8a 0x3c 0x06 0x00 0x8b 0x02 0x06 0x00>;
			qcom,cpr-fuse-revision = <0x3e 0x30 0x03 0x00>;
			qcom,speed-bin-fuse-sel = <0x16 0x00 0x03 0x00>;
			qcom,fuse-remap-base-row = <0x3e8>;
			qcom,fuse-remap-source = <0x39 0x3b 0x05 0x00 0x88 0x00 0x2a 0x00>;
			qcom,cpr-fuse-redun-sel = <0x8c 0x3d 0x03 0x01 0x00>;
			qcom,cpr-fuse-redun-row = <0x3e8 0x00>;
			qcom,cpr-fuse-redun-target-quot = <0x00 0x08 0x10 0x18>;
			qcom,cpr-fuse-redun-ro-sel = <0x2c 0x2c 0x2c 0x2c>;
			qcom,cpr-fuse-redun-init-voltage = <0x3e8 0x20 0x06 0x00 0x3e8 0x20 0x06 0x00 0x3e8 0x26 0x06 0x00 0x3e8 0x26 0x06 0x00>;
			qcom,cpr-init-voltage-ref = <0xdbba0 0xdbba0 0xf4240 0x12b128>;
			qcom,cpr-init-voltage-step = <0x2710>;
			qcom,cpr-corner-map = <0x01 0x02 0x02 0x02 0x02 0x03 0x03 0x03 0x04 0x04 0x04 0x04 0x04 0x04 0x04 0x04 0x04>;
			qcom,cpr-voltage-ceiling-override = <0x00 0x00 0xdbba0 0xdbba0 0xdbba0 0xdbba0 0xdbba0 0xf4240 0xf4240 0xf4240 0x11b340 0x11b340 0x11b340 0x11b340 0x11b340 0x12b128 0x12b128 0x12b128 0x12b128 0x01 0x00 0xdbba0 0xdbba0 0xdbba0 0xdbba0 0xdbba0 0xf4240 0xf4240 0xf4240 0x11b340 0x11b340 0x11b340 0x11b340 0x11b340 0x12b128 0x12b128 0x12b128 0x12b128>;
			qcom,cpr-voltage-floor-override = <0x00 0x00 0xaae60 0xaae60 0xaae60 0xaae60 0xb1008 0xb71b0 0xbd358 0xc2178 0xcbdb8 0xd1f60 0xd6d80 0xda818 0xdf638 0xe4458 0xe6b68 0xe7ef0 0xef420 0x01 0x00 0xaae60 0xaae60 0xaae60 0xaae60 0xb1008 0xb71b0 0xbd358 0xc2178 0xcbdb8 0xd1f60 0xd6d80 0xda818 0xdf638 0xe4458 0xe6b68 0xe7ef0 0xef420>;
			qcom,cpr-fuse-version-map = <0x00 0xffffffff 0x01 0x06 0x06 0x06 0x06 0x00 0xffffffff 0x02 0x06 0x06 0x06 0x06 0x00 0xffffffff 0x02 0x04 0x04 0x04 0x04 0x00 0xffffffff 0x03 0x04 0x04 0x04 0x04 0x00 0xffffffff 0x04 0x04 0x04 0x04 0x04 0x01 0xffffffff 0x03 0x04 0x04 0x04 0x04 0x01 0xffffffff 0x04 0x04 0x04 0x04 0x04>;
			qcom,cpr-quotient-adjustment = <0x00 0x00 0x00 0xffffffe8 0x00 0x00 0x00 0xffffffe8 0x00 0x00 0x00 0xffffffac 0x00 0x00 0xffffff97 0xffffff8d 0x00 0x00 0xffffff97 0xffffff8d 0x00 0x00 0xffffff97 0xffffff8d 0x00 0x00 0xffffff97 0xffffff8d>;
			qcom,cpr-init-voltage-adjustment = <0x00 0x00 0x00 0xffffc568 0x00 0x00 0x00 0xffffc568 0x00 0x00 0x00 0xffffc568 0x00 0x00 0xffff9e58 0xffff7748 0x00 0x00 0xffff9e58 0xffff7748 0x00 0x00 0xffff9e58 0xffff7748 0x00 0x00 0xffff9e58 0xffff7748>;
			qcom,cpr-fuse-min-quot-diff = <0x00 0x00 0x00 0x00>;
			qcom,cpr-min-quot-diff-adjustment = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,cpr-cpus = <0x06 0x07 0x08 0x09>;
			qcom,cpr-online-cpu-virtual-corner-init-voltage-adjustment = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffd8f0 0x00 0xffffd8f0 0xffffd8f0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffd8f0 0x00 0xffffd8f0 0xffffd8f0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffd8f0 0x00 0xffffd8f0 0xffffd8f0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffd8f0 0x00 0xffffd8f0 0xffffd8f0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffd8f0 0x00 0xffffd8f0 0xffffd8f0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffd8f0 0x00 0xffffd8f0 0xffffd8f0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffd8f0 0xffffd8f0 0xffffd8f0 0xffffc568 0xffffc568 0xffffb1e0 0x00 0xffffb1e0 0xffff8ad0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffec78 0xffffd8f0 0x00 0xffffd8f0 0xffffd8f0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,cpr-online-cpu-virtual-corner-quotient-adjustment = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffffa 0xfffffffa 0xfffffffa 0xfffffff7 0xfffffff7 0xfffffff4 0x00 0xfffffff4 0xffffffee 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffffa 0xfffffffa 0xfffffffa 0xfffffff7 0xfffffff7 0xfffffff4 0x00 0xfffffff4 0xffffffee 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffffd 0xfffffffd 0xfffffffd 0xfffffffd 0xfffffffd 0xfffffffa 0x00 0xfffffffa 0xfffffffa 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffffa 0xfffffffa 0xfffffffa 0xfffffff7 0xfffffff7 0xfffffff4 0x00 0xfffffff4 0xffffffee 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffffa 0xfffffffa 0xfffffffa 0xfffffff7 0xfffffff7 0xfffffff4 0x00 0xfffffff4 0xffffffee 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffffd 0xfffffffd 0xfffffffd 0xfffffffd 0xfffffffd 0xfffffffa 0x00 0xfffffffa 0xfffffffa 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xffffffeb 0x00 0xffffffeb 0xffffffeb 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xffffffeb 0x00 0xffffffeb 0xffffffeb 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xffffffeb 0x00 0xffffffeb 0xffffffeb 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xffffffeb 0x00 0xffffffeb 0xffffffeb 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xffffffeb 0xffffffeb 0xffffffeb 0xffffffe1 0xffffffe1 0xffffffd6 0x00 0xffffffd6 0xffffffc1 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xfffffff6 0xffffffeb 0x00 0xffffffeb 0xffffffeb 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,cpr-online-cpu-init-voltage-as-ceiling;
			qcom,cpr-voltage-scaling-factor-max = <0x00 0x00 0x7d0 0x7d0>;
			qcom,cpr-quot-adjust-scaling-factor-max = <0x00 0x7d0 0x7d0 0x7d0>;
			qcom,cpr-corner-frequency-map = <0x01 0x11e1a300 0x02 0x11e1a300 0x03 0x16e36000 0x04 0x1c9c3800 0x05 0x25c3f800 0x06 0x2dc6c000 0x07 0x337f9800 0x08 0x39387000 0x09 0x4a62f800 0x0a 0x501bd000 0x0b 0x55d4a800 0x0c 0x5b8d8000 0x0d 0x61465800 0x0e 0x66ff3000 0x0f 0x69492000 0x10 0x6cb80800 0x11 0x74bad000>;
			qcom,cpr-speed-bin-max-corners = <0x00 0x00 0x01 0x05 0x08 0x11 0x01 0x00 0x01 0x05 0x08 0x0f>;
			qcom,cpr-enable;
			linux,phandle = <0x110>;
			phandle = <0x110>;
		};

		bt_vreg {
			compatible = "regulator-fixed";
			regulator-name = "bt_vreg";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			gpio = <0xcf 0x09 0x00>;
			linux,phandle = <0x239>;
			phandle = <0x239>;
		};

		usb-otg-switch {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vreg";
			vin-supply = <0x192>;
			enable-active-high;
			gpio = <0x3c 0x05 0x00>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
			};

			qcom,ion-heap@8 {
				compatible = "qcom,msm-ion-reserve";
				reg = <0x08>;
				qcom,heap-align = <0x1000>;
				linux,contiguous-region = <0x193>;
				qcom,ion-heap-type = "SECURE_DMA";
				qcom,default-prefetch-size = <0x6c00000>;
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				linux,contiguous-region = <0xc2>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				linux,contiguous-region = <0x194>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@28 {
				reg = <0x1c>;
				linux,contiguous-region = <0x16b>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@23 {
				compatible = "qcom,msm-ion-reserve";
				reg = <0x17>;
				linux,contiguous-region = <0x104>;
				qcom,ion-heap-type = "DMA";
			};
		};

		qcom,iommu@fda64000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfda64000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x43 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,needs-alt-core-clk;
			label = "jpeg_iommu";
			status = "ok";
			qcom,msm-bus,name = "jpeg_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x00 0x00 0x3e 0x200 0x00 0x3e8>;
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008 0x200c 0x2010 0x2014>;
			qcom,iommu-bfb-data = <0x03 0x3ffff 0x1555 0x00 0x04 0x04 0x2000 0xe673 0x2c00 0xe616 0x00 0x00 0x10 0x68 0x00 0x00 0x00 0x00>;
			vdd-supply = <0x195>;
			qcom,needs-alt-iface-clk;
			clocks = <0x1e 0x7eeae7b 0x1e 0x2b877145 0x1e 0xc4ff91d4 0x1e 0x8f8b2d33>;
			clock-names = "core_clk\0iface_clk\0alt_iface_clk\0alt_core_clk";

			qcom,iommu-ctx@fda6c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda6c000 0x1000>;
				interrupts = <0x00 0x46 0x00>;
				qcom,iommu-ctx-sids = <0x00>;
				label = "jpeg_enc0";
			};

			qcom,iommu-ctx@fda6d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda6d000 0x1000>;
				interrupts = <0x00 0x46 0x00>;
				qcom,iommu-ctx-sids = <0x01>;
				label = "jpeg_enc1";
			};

			qcom,iommu-ctx@fda6e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda6e000 0x1000>;
				interrupts = <0x00 0x46 0x00>;
				qcom,iommu-ctx-sids = <0x02>;
				label = "jpeg_dec";
			};

			qcom,iommu-ctx@fda6f000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda6f000 0x1000>;
				interrupts = <0x00 0x46 0x00>;
				qcom,iommu-ctx-sids = <0x03>;
				label = "jpeg_dma";
			};
		};

		qcom,iommu@fd928000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfd928000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x49 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x01>;
			label = "mdp_iommu";
			qcom,msm-bus,name = "mdp_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x3e8>;
			status = "disabled";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x204c 0x2050 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x2314 0x2394 0x2414 0x2008 0x200c 0x2010 0x2014 0x2018 0x201c 0x2020>;
			qcom,iommu-bfb-data = <0xffffffff 0x00 0x04 0x10 0x00 0x00 0x34 0x44 0x00 0x34 0x74 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;

			qcom,iommu-ctx@fd930000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd930000 0x1000>;
				interrupts = <0x00 0x2f 0x00>;
				qcom,iommu-ctx-sids = <0x00>;
				label = "mdp_0";
			};

			qcom,iommu-ctx@fd931000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd931000 0x1000>;
				interrupts = <0x00 0x2f 0x00 0x00 0x2e 0x00>;
				qcom,iommu-ctx-sids = <0x01>;
				label = "mdp_1";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fd932000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd932000 0x1000>;
				interrupts = <0x00 0x2f 0x00 0x00 0x2e 0x00>;
				qcom,iommu-ctx-sids;
				label = "mdp_2";
				qcom,secure-context;
			};
		};

		qcom,iommu@fdc84000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfdc84000 0x10000 0xfdce0004 0x04>;
			reg-names = "iommu_base\0clk_base";
			interrupts = <0x00 0x2d 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x00>;
			qcom,needs-alt-core-clk;
			label = "venus_iommu";
			qcom,msm-bus,name = "venus_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x3e8>;
			status = "ok";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008 0x200c 0x2010 0x2014 0x2018 0x201c>;
			qcom,iommu-bfb-data = <0x03 0x7ffffff 0x1555 0x00 0x04 0x08 0x13607 0x140a0 0x4000 0x14020 0x00 0x00 0x94 0x114 0x00 0x00 0x00 0x00 0x00 0x00>;
			vdd-supply = <0x103>;
			clocks = <0x1e 0x34fecbbe 0x1e 0x6694087d 0x1e 0xaf0dbde4>;
			clock-names = "core_clk\0iface_clk\0alt_core_clk";

			qcom,iommu-ctx@fdc8c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdc8c000 0x1000>;
				interrupts = <0x00 0x2a 0x00>;
				qcom,iommu-ctx-sids = <0x00 0x21 0x45 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x65 0x67 0x69 0x6a 0x6b>;
				label = "venus_ns";
				qcom,iommu-sid-mask = <0x00 0x0f 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				linux,phandle = <0x19b>;
				phandle = <0x19b>;
			};

			qcom,iommu-ctx@fdc8d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdc8d000 0x1000>;
				interrupts = <0x00 0x2a 0x00 0x00 0x2b 0x00>;
				qcom,iommu-ctx-sids = <0x400 0x421 0x422 0x423 0x424 0x448 0x44a 0x46a>;
				label = "venus_sec_bitstream";
				qcom,secure-context;
				linux,phandle = <0x19c>;
				phandle = <0x19c>;
			};

			qcom,iommu-ctx@fdc8e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdc8e000 0x1000>;
				interrupts = <0x00 0x2a 0x00 0x00 0x2b 0x00>;
				qcom,iommu-ctx-sids = <0x600 0x606>;
				label = "venus_fw";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fdc8f000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdc8f000 0x1000>;
				interrupts = <0x00 0x2a 0x00 0x00 0x2b 0x00>;
				qcom,iommu-ctx-sids = <0x425 0x428 0x445 0x44c 0x465>;
				label = "venus_sec_pixel";
				qcom,secure-context;
				linux,phandle = <0x19d>;
				phandle = <0x19d>;
			};

			qcom,iommu-ctx@fdc90000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdc90000 0x1000>;
				interrupts = <0x00 0x2a 0x00 0x00 0x2b 0x00>;
				qcom,iommu-ctx-sids = <0x427 0x447 0x449 0x44b 0x467 0x469 0x46b 0x500>;
				label = "venus_sec_non_pixel";
				qcom,secure-context;
				linux,phandle = <0x19e>;
				phandle = <0x19e>;
			};
		};

		qcom,iommu@fdb10000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfdb10000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x26 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			label = "kgsl_iommu";
			qcom,msm-bus,name = "kgsl_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x3e8>;
			status = "ok";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008 0x2600 0x2604 0x2608 0x260c 0x2610 0x2614 0x2618 0x261c 0x2620 0x2624 0x2628 0x262c>;
			qcom,iommu-bfb-data = <0x03 0x03 0x1555 0x00 0x00 0x10 0x00 0x120 0x120 0x10 0x00 0x00 0x00 0x01 0x00 0x07 0x00 0x20 0x20 0x0c 0x00 0x00 0x00 0x10 0x00 0x00 0x10>;
			vdd-supply = <0x196>;
			qcom,alt-vdd-supply = <0x197>;
			qcom,iommu-secure-id = <0x12>;
			clocks = <0x1e 0x40c75e70 0x1e 0xcc8b032c>;
			clock-names = "core_clk\0iface_clk";
			linux,phandle = <0x1b2>;
			phandle = <0x1b2>;

			qcom,iommu-ctx@fdb18000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdb18000 0x1000>;
				interrupts = <0x00 0xf1 0x00>;
				qcom,iommu-ctx-sids = <0x00 0x01>;
				label = "gfx3d_user";
			};

			qcom,iommu-ctx@fdb19000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdb19000 0x1000>;
				interrupts = <0x00 0xf1 0x00>;
				qcom,iommu-ctx-sids;
				label = "gfx3d_priv";
			};

			qcom,iommu-ctx@fdb1a000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdb1a000 0x1000>;
				interrupts = <0x00 0xf1 0x00 0x00 0xf0 0x00>;
				qcom,iommu-ctx-sids = <0x02>;
				label = "gfx3d_spare";
				qcom,secure-context;
				linux,contiguous-region = <0x193>;
			};
		};

		qcom,iommu@fda44000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfda44000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x3e 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x13>;
			qcom,needs-alt-core-clk;
			label = "vfe_iommu";
			qcom,msm-bus,name = "vfe_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x00 0x00 0x1d 0x200 0x00 0x3e8>;
			status = "ok";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008 0x200c 0x2010 0x2014>;
			qcom,iommu-bfb-data = <0x03 0xfffff 0x1555 0x00 0x04 0x04 0x2400 0x8844 0x2400 0x8812 0x00 0x00 0x12 0x5a 0x00 0x00 0x00 0x00>;
			vdd-supply = <0x198>;
			qcom,needs-alt-iface-clk;
			clocks = <0x1e 0x8412c7db 0x1e 0xbd885885 0x1e 0xc4ff91d4 0x1e 0x8f8b2d33>;
			clock-names = "core_clk\0iface_clk\0alt_iface_clk\0alt_core_clk";

			qcom,iommu-ctx@fda4c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda4c000 0x1000>;
				interrupts = <0x00 0x41 0x00>;
				qcom,iommu-ctx-sids = <0x00 0x01>;
				label = "vfe";
			};

			qcom,iommu-ctx@fda4d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda4d000 0x1000>;
				interrupts = <0x00 0x41 0x00>;
				qcom,iommu-ctx-sids = <0x02>;
				label = "cpp";
			};

			qcom,iommu-ctx@fda4e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda4e000 0x1000>;
				interrupts = <0x00 0x41 0x00 0x00 0x40 0x00>;
				qcom,iommu-ctx-sids;
				label = "vfe_secure";
				qcom,secure-context;
			};
		};

		qcom,iommu@f9bc4000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xf9bc4000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x99 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x08>;
			label = "copss_iommu";
			qcom,msm-bus,name = "copss_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x58 0x200 0x00 0x00 0x58 0x200 0x00 0x3e8>;
			status = "disabled";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008>;
			qcom,iommu-bfb-data = <0x03 0x04 0x04 0x00 0x00 0x00 0x01 0x00 0x00 0x40 0x44 0x00 0x00>;
			qcom,iommu-lpae-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2000 0x2008>;
			qcom,iommu-lpae-bfb-data = <0x03 0x00 0x04 0x04 0x00 0x05 0x00 0x01 0x00 0x00 0x40 0x44 0x03 0x00>;

			qcom,iommu-ctx@f9bcc000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bcc000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x00>;
				label = "copss_cb0";
			};

			qcom,iommu-ctx@f9bcd000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bcd000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x01>;
				label = "copss_cb1";
			};

			qcom,iommu-ctx@f9bce000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bce000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x02>;
				label = "copss_usb";
			};

			qcom,iommu-ctx@f9bcf000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bcf000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x03>;
				label = "copss_cb3";
			};

			qcom,iommu-ctx@f9bd0000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bd0000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x04>;
				label = "copss_cb4";
			};

			qcom,iommu-ctx@f9bd1000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bd1000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x05>;
				label = "copss_cb5";
			};

			qcom,iommu-ctx@f9bd2000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bd2000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x06>;
				label = "copss_cb6";
			};

			qcom,iommu-ctx@f9bd3000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xf9bd3000 0x1000>;
				interrupts = <0x00 0x8e 0x00>;
				qcom,iommu-ctx-sids = <0x07>;
				label = "copss_cb7";
			};
		};

		qcom,iommu@fdee4000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfdee4000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x93 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x07>;
			label = "vpu_iommu";
			qcom,msm-bus,name = "vpu_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x5d 0x200 0x00 0x00 0x5d 0x200 0x00 0x3e8>;
			status = "disabled";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x2314 0x2394 0x2414 0x2494 0x20ac 0x215c 0x220c 0x22bc 0x2008 0x200c 0x2010 0x2014>;
			qcom,iommu-bfb-data = <0xffff 0x04 0x10 0x00 0x00 0x0f 0x4b 0x00 0x1e00 0x1e00 0x5a0f 0x00 0x00 0x00 0x00 0x00>;
			qcom,iommu-lpae-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x2314 0x2394 0x2414 0x2494 0x20ac 0x215c 0x220c 0x22bc 0x2008 0x200c 0x2010 0x2000 0x2014>;
			qcom,iommu-lpae-bfb-data = <0xffff 0x00 0x04 0x10 0x00 0x00 0x0f 0x4b 0x1e00 0x5a2d 0x1e00 0x5a0f 0x00 0x00 0x00 0x03 0x00>;

			qcom,iommu-ctx@fdeec000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdeec000 0x1000>;
				interrupts = <0x00 0x91 0x00>;
				qcom,iommu-ctx-sids = <0x00 0x01 0x03>;
				label = "vpu_hlos";
			};

			qcom,iommu-ctx@fdeed000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdeed000 0x1000>;
				interrupts = <0x00 0x91 0x00 0x00 0x90 0x00>;
				qcom,iommu-ctx-sids = <0x08 0x09>;
				label = "vpu_cp";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fdeee000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdeee000 0x1000>;
				interrupts = <0x00 0x91 0x00 0x00 0x90 0x00>;
				qcom,iommu-ctx-sids = <0x05 0x07 0x0f>;
				label = "vpu_fw";
				qcom,secure-context;
			};
		};

		qcom,iommu@fe054000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfe054000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0xca 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x02>;
			label = "lpass_qdsp_iommu";
			status = "disabled";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008>;
			qcom,iommu-bfb-data = <0x03 0x04 0x04 0x00 0x00 0x00 0x10 0x00 0x00 0x15e 0x19e 0x00 0x00>;
			qcom,iommu-lpae-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2000 0x2008>;
			qcom,iommu-lpae-bfb-data = <0x03 0x00 0x04 0x04 0x00 0x20 0x00 0x10 0x00 0x00 0x15e 0x19e 0x03 0x00>;

			qcom,iommu-ctx@fe05c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfe05c000 0x1000>;
				interrupts = <0x00 0x109 0x00 0x00 0xcb 0x00>;
				qcom,iommu-ctx-sids = <0x00 0x0f>;
				label = "q6_fw";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fe05d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfe05d000 0x1000>;
				interrupts = <0x00 0x109 0x00>;
				qcom,iommu-ctx-sids = <0x01>;
				label = "audio_shared";
			};

			qcom,iommu-ctx@fe05e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfe05e000 0x1000>;
				interrupts = <0x00 0x109 0x00>;
				qcom,iommu-ctx-sids = <0x02>;
				label = "q6_spare1";
			};

			qcom,iommu-ctx@fe05f000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfe05f000 0x1000>;
				interrupts = <0x00 0x109 0x00>;
				qcom,iommu-ctx-sids = <0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e>;
				label = "q6_spare2";
			};
		};

		qcom,iommu@fe064000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfe064000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0xa6 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x06>;
			label = "lpass_core_iommu";
			status = "disabled";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008>;
			qcom,iommu-bfb-data = <0x03 0x04 0x04 0x00 0x00 0x00 0x04 0x00 0x00 0x40 0x50 0x00 0x00>;
			qcom,iommu-lpae-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2000 0x2008>;
			qcom,iommu-lpae-bfb-data = <0x03 0x00 0x04 0x04 0x00 0x0c 0x00 0x04 0x00 0x00 0x40 0x50 0x03 0x00>;

			qcom,iommu-ctx@fe06c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfe06c000 0x1000>;
				interrupts = <0x00 0x10b 0x00 0x00 0xb4 0x00>;
				qcom,iommu-ctx-sids = <0x0b>;
				label = "lpass_core_image";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fe06d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfe06d000 0x1000>;
				interrupts = <0x00 0x10b 0x00>;
				qcom,iommu-ctx-sids = <0x0c>;
				label = "lpass_core_audio";
			};

			qcom,iommu-ctx@fe06e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfe06e000 0x1000>;
				interrupts = <0x00 0x10b 0x00>;
				qcom,iommu-ctx-sids = <0x0d>;
				label = "lpass_core_slimbus";
			};
		};

		qcom,iommu@fdfb6000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfdfb6000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x13b 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,needs-alt-core-clk;
			label = "vcap_iommu";
			status = "disabled";
			qcom,msm-bus,name = "vcap_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x30 0x200 0x00 0x00 0x30 0x200 0x00 0x3e8>;
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x204c 0x2514 0x2540 0x256c 0x2314 0x2394 0x2414 0x2494 0x20ac 0x215c 0x220c 0x22bc 0x2008 0x200c 0x2060>;
			qcom,iommu-bfb-data = <0xff 0x04 0x08 0x00 0x00 0x08 0x28 0x00 0x1000 0x1000 0x3008 0x00 0x00 0x00 0x1555>;

			qcom,iommu-ctx@fdfbe000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdfbe000 0x1000>;
				interrupts = <0x00 0x139 0x00>;
				qcom,iommu-ctx-sids = <0x00>;
				label = "vcap_cb0";
			};

			qcom,iommu-ctx@fdfbf000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdfbf000 0x1000>;
				interrupts = <0x00 0x139 0x00>;
				qcom,iommu-ctx-sids = <0x01>;
				label = "vcap_cb1";
			};

			qcom,iommu-ctx@fdfc0000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdfc0000 0x1000>;
				interrupts = <0x00 0x139 0x00>;
				qcom,iommu-ctx-sids;
				label = "vcap_cb2";
			};
		};

		qcom,iommu@fc734000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfc734000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x117 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			label = "bcast_iommu";
			qcom,iommu-secure-id = <0x0d>;
			status = "disabled";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x204c 0x2050 0x2514 0x2540 0x256c 0x2314 0x2394 0x2414 0x2494 0x20ac 0x215c 0x220c 0x22bc 0x2008 0x200c 0x2010 0x2014 0x2018 0x201c 0x2020 0x2060>;
			qcom,iommu-bfb-data = <0xffffffff 0x01 0x04 0x04 0x00 0x00 0x55 0xd9 0x00 0xaa00 0x4200 0xe821 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1555>;

			qcom,iommu-ctx@fc73c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfc73c000 0x1000>;
				interrupts = <0x00 0x114 0x00>;
				qcom,iommu-ctx-sids = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				label = "bcast_cb0_hlos";
			};

			qcom,iommu-ctx@fc73d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfc73d000 0x1000>;
				interrupts = <0x00 0x114 0x00>;
				qcom,iommu-ctx-sids = <0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e>;
				label = "bcast_cb1_cpz";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fc73e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfc73e000 0x1000>;
				interrupts = <0x00 0x114 0x00>;
				qcom,iommu-ctx-sids = <0x3f>;
				label = "bcast_cb2_demod";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fc73f000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfc73f000 0x1000>;
				interrupts = <0x00 0x114 0x00>;
				qcom,iommu-ctx-sids;
				label = "bcast_cb3_apz";
				qcom,secure-context;
			};
		};

		qcom,iommu@0xfd864000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfd864000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x13a 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			label = "fd_iommu";
			status = "ok";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008>;
			qcom,iommu-bfb-data = <0x03 0x07 0x1555 0x00 0x04 0x08 0x601 0x1a0d 0x400 0x1a02 0x00 0x00 0x02 0x0a 0x00>;
			vdd-supply = <0x199>;
			qcom,needs-alt-core-clk;
			qcom,needs-alt-iface-clk;
			clocks = <0x1e 0x60d01d11 0x1e 0x868a2c5c 0x1e 0x3badcae4 0x1e 0x7e624e15>;
			clock-names = "core_clk\0iface_clk\0alt_core_clk\0alt_iface_clk";

			qcom,iommu-ctx@fd86c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd86c000 0x1000>;
				interrupts = <0x00 0x13e 0x00>;
				qcom,iommu-ctx-sids = <0x00>;
				label = "camera_fd";
			};

			qcom,iommu-ctx@fd86d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd86d000 0x1000>;
				interrupts = <0x00 0x13e 0x00>;
				qcom,iommu-ctx-sids;
				label = "fd_1";
			};

			qcom,iommu-ctx@fd86e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd86e000 0x1000>;
				interrupts = <0x00 0x13e 0x00>;
				qcom,iommu-ctx-sids;
				label = "fd_2";
			};
		};

		qcom,iommu@0xfda84000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfda84000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x108 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			label = "cpp_iommu";
			status = "ok";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008 0x200c>;
			qcom,iommu-bfb-data = <0x03 0x3ff 0x1555 0x00 0x04 0x10 0x1400 0x164b2 0x1400 0x1640a 0x00 0x00 0x0a 0x32 0x00 0x00>;
			vdd-supply = <0x19a>;
			qcom,needs-alt-core-clk;
			qcom,needs-alt-iface-clk;
			clocks = <0x1e 0xccfc9229 0x1e 0xea097d83 0x1e 0xc4ff91d4 0x1e 0x8f8b2d33>;
			clock-names = "core_clk\0iface_clk\0alt_iface_clk\0alt_core_clk";

			qcom,iommu-ctx@fda8c000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda8c000 0x1000>;
				interrupts = <0x00 0x10a 0x00>;
				qcom,iommu-ctx-sids = <0x02>;
				label = "cpp_0";
			};

			qcom,iommu-ctx@fda8d000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda8d000 0x1000>;
				interrupts = <0x00 0x10a 0x00>;
				qcom,iommu-ctx-sids;
				label = "cpp_1";
			};

			qcom,iommu-ctx@fda8e000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfda8e000 0x1000>;
				interrupts = <0x00 0x10a 0x00>;
				qcom,iommu-ctx-sids;
				label = "cpp_2";
			};
		};

		qcom,iommu@fd9cc000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfd9cc000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x00 0x49 0x00 0x00 0xe5 0x00 0x00 0xe7 0x00 0x00 0xe6 0x00 0x00 0xe8 0x00>;
			interrupt-names = "pmon\0global_cfg_NS_irq\0global_client_NS_irq\0global_cfg_S_irq\0global_client_S_irq";
			qcom,iommu-secure-id = <0x01>;
			label = "mdp_iommu";
			qcom,msm-bus,name = "mdp_ebi";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x3e8>;
			status = "ok";
			vdd-supply = <0x27>;
			clocks = <0x1e 0xcc07d687 0x1e 0x684ccb41>;
			clock-names = "core_clk\0iface_clk";
			qcom,iommu-pmu-ngroups = <0x01>;
			qcom,iommu-pmu-ncounters = <0x08>;
			qcom,iommu-pmu-event-classes = <0x00 0x01 0x08 0x09 0x0a 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008 0x200c 0x2010 0x2014 0x2018>;
			qcom,iommu-bfb-data = <0x03 0x7fffff 0x1777 0x00 0x04 0x10 0x5000 0x182c1 0x5a1d 0x1822d 0x00 0x00 0x28 0x68 0x00 0x00 0x00 0x00 0x00>;

			qcom,iommu-ctx@fd9d4000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd9d4000 0x1000>;
				interrupts = <0x00 0x2f 0x00>;
				qcom,iommu-ctx-sids = <0x00>;
				label = "mdp_0";
			};

			qcom,iommu-ctx@fd9d5000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd9d5000 0x1000>;
				interrupts = <0x00 0x2f 0x00 0x00 0x2e 0x00>;
				qcom,iommu-ctx-sids = <0x01>;
				label = "mdp_1";
				qcom,secure-context;
			};

			qcom,iommu-ctx@fd9d6000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfd9d6000 0x1000>;
				interrupts = <0x00 0x2f 0x00 0x00 0x2e 0x00>;
				qcom,iommu-ctx-sids;
				label = "mdp_2";
				qcom,secure-context;
			};
		};

		qcom,iommu-domains {
			compatible = "qcom,iommu-domains";

			qcom,iommu-domain1 {
				label = "venus_ns";
				qcom,iommu-contexts = <0x19b>;
				qcom,virtual-addr-pool = <0x5dc00000 0x7f000000 0xdcc00000 0x1000000>;
				linux,phandle = <0x115>;
				phandle = <0x115>;
			};

			qcom,iommu-domain2 {
				label = "venus_sec_bitstream";
				qcom,iommu-contexts = <0x19c>;
				qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
				qcom,secure-domain;
				linux,phandle = <0x116>;
				phandle = <0x116>;
			};

			qcom,iommu-domain3 {
				label = "venus_sec_pixel";
				qcom,iommu-contexts = <0x19d>;
				qcom,virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-domain;
				linux,phandle = <0x117>;
				phandle = <0x117>;
			};

			qcom,iommu-domain4 {
				label = "venus_sec_non_pixel";
				qcom,iommu-contexts = <0x19e>;
				qcom,virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-domain;
				linux,phandle = <0x118>;
				phandle = <0x118>;
			};
		};

		qcom,msm-cam@fd8c0000 {
			compatible = "qcom,msm-cam";
			reg = <0xfd8c0000 0x10000>;
			reg-names = "msm-cam";
		};

		qcom,csiphy@fda0ac00 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v3.1.1\0qcom,csiphy";
			reg = <0xfda0ac00 0x200 0xfda00030 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			interrupts = <0x00 0x4e 0x00>;
			interrupt-names = "csiphy";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x2f>;
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x9a212c6d 0x1e 0x227e65bc 0x1e 0x2cecfb84 0x1e 0xc8a309be 0x1e 0x2248c8b 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csi_phy_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0xe4e1c00 0x00 0xbebc200 0x00 0x00>;
		};

		qcom,csiphy@fda0b000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v3.1.1\0qcom,csiphy";
			reg = <0xfda0b000 0x200 0xfda00038 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			interrupts = <0x00 0x4f 0x00>;
			interrupt-names = "csiphy";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x2f>;
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x9a212c6d 0x1e 0x6a2a6c36 0x1e 0xb989f06d 0x1e 0x7c0fe23a 0x1e 0x690fe05b 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csi_phy_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0xe4e1c00 0x00 0xbebc200 0x00 0x00>;
		};

		qcom,csiphy@fda0b400 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v3.1.1\0qcom,csiphy";
			reg = <0xfda0b400 0x200 0xfda00040 0x04>;
			reg-names = "csiphy\0csiphy_clk_mux";
			interrupts = <0x00 0x50 0x00>;
			interrupt-names = "csiphy";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x2f>;
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x9a212c6d 0x1e 0x4113589f 0x1e 0xda05d9d8 0x1e 0x62ffea9c 0x1e 0x93daa279 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0ispif_ahb_clk\0csi_src_clk\0csi_phy_clk\0csiphy_timer_src_clk\0csiphy_timer_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0xe4e1c00 0x00 0xbebc200 0x00 0x00>;
		};

		qcom,csid@fda08000 {
			cell-index = <0x00>;
			compatible = "qcom,csid-v3.1\0qcom,csid";
			reg = <0xfda08000 0x400>;
			reg-names = "csid";
			interrupts = <0x00 0x33 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x2f>;
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x9a212c6d 0x1e 0x227e65bc 0x1e 0x30862ddb 0x1e 0x6e29c972 0x1e 0x83645ef5 0x1e 0x6946f77b 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0ispif_ahb_clk\0csi_clk\0csi_ahb_clk\0csi_src_clk\0csi_rdi_clk\0csi_pix_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0xe4e1c00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,csid@fda08400 {
			cell-index = <0x01>;
			compatible = "qcom,csid-v3.1\0qcom,csid";
			reg = <0xfda08400 0x400>;
			reg-names = "csid";
			interrupts = <0x00 0x34 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x2f>;
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x9a212c6d 0x1e 0x6a2a6c36 0x1e 0xb150f052 0x1e 0xccc15f06 0x1e 0x4d2f3352 0x1e 0x58d19bf3 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0ispif_ahb_clk\0csi_clk\0csi_ahb_clk\0csi_src_clk\0csi_rdi_clk\0csi_pix_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0xe4e1c00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,csid@fda08800 {
			cell-index = <0x02>;
			compatible = "qcom,csid-v3.1\0qcom,csid";
			reg = <0xfda08800 0x400>;
			reg-names = "csid";
			interrupts = <0x00 0x35 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x2f>;
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x9a212c6d 0x1e 0x4113589f 0x1e 0x74fc92e8 0x1e 0x92d02d75 0x1e 0xdc1b2081 0x1e 0xf8ed0731 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0ispif_ahb_clk\0csi_clk\0csi_ahb_clk\0csi_src_clk\0csi_rdi_clk\0csi_pix_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0xe4e1c00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,csid@fda08c00 {
			cell-index = <0x03>;
			compatible = "qcom,csid-v3.1\0qcom,csid";
			reg = <0xfda08c00 0x100>;
			reg-names = "csid";
			interrupts = <0x00 0x36 0x00>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x2f>;
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x9a212c6d 0x1e 0xfd934012 0x1e 0x39488fdd 0x1e 0xee5e459c 0x1e 0xb6750046 0x1e 0xd82bd467 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0ispif_ahb_clk\0csi_clk\0csi_ahb_clk\0csi_src_clk\0csi_rdi_clk\0csi_pix_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x00 0xe4e1c00 0x00 0x00 0x00 0x00 0x00>;
		};

		qcom,ispif@fda0a000 {
			cell-index = <0x00>;
			compatible = "qcom,ispif-v3.0\0qcom,ispif";
			reg = <0xfda0a000 0x500 0xfda00020 0x10>;
			reg-names = "ispif\0csi_clk_mux";
			interrupts = <0x00 0x37 0x00>;
			interrupt-names = "ispif";
			qcom,num-isps = <0x02>;
			vdd-supply = <0x1f>;
			clocks = <0x1e 0x9a212c6d 0x1e 0x227e65bc 0x1e 0x30862ddb 0x1e 0x83645ef5 0x1e 0x6946f77b 0x1e 0x6a2a6c36 0x1e 0xb150f052 0x1e 0x4d2f3352 0x1e 0x58d19bf3 0x1e 0x4113589f 0x1e 0x74fc92e8 0x1e 0xdc1b2081 0x1e 0xf8ed0731 0x1e 0xfd934012 0x1e 0x39488fdd 0x1e 0xb6750046 0x1e 0xd82bd467 0x1e 0xa0c2bd8f 0x1e 0x373027a2 0x1e 0x3023937a 0x1e 0x4e357366 0x1e 0xb8d03898 0x1e 0xe66fa522>;
			clock-names = "ispif_ahb_clk\0csi0_src_clk\0csi0_clk\0csi0_pix_clk\0csi0_rdi_clk\0csi1_src_clk\0csi1_clk\0csi1_pix_clk\0csi1_rdi_clk\0csi2_src_clk\0csi2_clk\0csi2_pix_clk\0csi2_rdi_clk\0csi3_src_clk\0csi3_clk\0csi3_pix_clk\0csi3_rdi_clk\0vfe0_clk_src\0camss_vfe_vfe0_clk\0camss_csi_vfe0_clk\0vfe1_clk_src\0camss_vfe_vfe1_clk\0camss_csi_vfe1_clk";
			qcom,clock-rates = "0\0240000000\00\00\00\0240000000\00\00\00\0240000000\00\00\00\0240000000\00\00\00\0-2\00\00\0-2\00\00";
		};

		qcom,vfe@fda10000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe46";
			reg = <0xfda10000 0x1000 0xfda40000 0x200>;
			reg-names = "vfe\0vfe_vbif";
			interrupts = <0x00 0x39 0x00>;
			interrupt-names = "vfe";
			vdd-supply = <0x198>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0xc4ff91d4 0x1e 0xa0c2bd8f 0x1e 0x373027a2 0x1e 0x3023937a 0x1e 0xbd885885 0x1e 0x8412c7db>;
			clock-names = "camss_top_ahb_clk\0camss_ahb_clk\0vfe_clk_src\0camss_vfe_vfe_clk\0camss_csi_vfe_clk\0iface_clk\0bus_clk";
			qcom,clock-rates = <0x00 0x00 0x1312d000 0x00 0x00 0x00 0x00>;
			qos-entries = <0x08>;
			qos-regs = <0x378 0x37c 0x380 0x384 0x388 0x38c 0x390 0x394>;
			qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0x1aaa9>;
			vbif-entries = <0x01>;
			vbif-regs = <0x124>;
			vbif-settings = <0x03>;
			ds-entries = <0x11>;
			ds-regs = <0xbd8 0xbdc 0xbe0 0xbe4 0xbe8 0xbec 0xbf0 0xbf4 0xbf8 0xbfc 0xc00 0xc04 0xc08 0xc0c 0xc10 0xc14 0xc18>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x103>;
			max-clk-nominal = <0x1bb75640>;
			max-clk-turbo = <0x23c34600>;
		};

		qcom,vfe@fda14000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe46";
			reg = <0xfda14000 0x1000 0xfda40000 0x200>;
			reg-names = "vfe\0vfe_vbif";
			interrupts = <0x00 0x3a 0x00>;
			interrupt-names = "vfe";
			vdd-supply = <0x198>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0xc4ff91d4 0x1e 0x4e357366 0x1e 0xb8d03898 0x1e 0xe66fa522 0x1e 0xbd885885 0x1e 0x8412c7db>;
			clock-names = "camss_top_ahb_clk\0camss_ahb_clk\0vfe_clk_src\0camss_vfe_vfe_clk\0camss_csi_vfe_clk\0iface_clk\0bus_clk";
			qcom,clock-rates = <0x00 0x00 0x1312d000 0x00 0x00 0x00 0x00>;
			qos-entries = <0x08>;
			qos-regs = <0x378 0x37c 0x380 0x384 0x388 0x38c 0x390 0x394>;
			qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0x1aaa9>;
			vbif-entries = <0x01>;
			vbif-regs = <0x124>;
			vbif-settings = <0x03>;
			ds-entries = <0x11>;
			ds-regs = <0xbd8 0xbdc 0xbe0 0xbe4 0xbe8 0xbec 0xbf0 0xbf4 0xbf8 0xbfc 0xc00 0xc04 0xc08 0xc0c 0xc10 0xc14 0xc18>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x103>;
			max-clk-nominal = <0x1bb75640>;
			max-clk-turbo = <0x23c34600>;
		};

		qcom,jpeg@fda1c000 {
			cell-index = <0x00>;
			compatible = "qcom,jpeg";
			reg = <0xfda1c000 0x400 0xfda60000 0xc30>;
			reg-names = "jpeg";
			interrupts = <0x00 0x3b 0x00>;
			interrupt-names = "jpeg";
			vdd-supply = <0x195>;
			clock-names = "core_clk\0iface_clk\0bus_clk0\0camss_top_ahb_clk\0camss_ahb_clk";
			clocks = <0x1e 0xa1f09a89 0x1e 0x2b877145 0x1e 0x7eeae7b 0x1e 0x8f8b2d33 0x1e 0xc4ff91d4>;
			qcom,clock-rates = <0x1312d000 0x00 0x00 0x00 0x00>;
		};

		qcom,jpeg@fda20000 {
			cell-index = <0x01>;
			compatible = "qcom,jpeg";
			reg = <0xfda20000 0x400 0xfda60000 0xc30>;
			reg-names = "jpeg";
			interrupts = <0x00 0x3c 0x00>;
			interrupt-names = "jpeg";
			vdd-supply = <0x195>;
			clock-names = "core_clk\0iface_clk\0bus_clk0\0camss_top_ahb_clk\0camss_ahb_clk";
			clocks = <0x1e 0x32952078 0x1e 0x2b877145 0x1e 0x7eeae7b 0x1e 0x8f8b2d33 0x1e 0xc4ff91d4>;
			qcom,clock-rates = <0x1312d000 0x00 0x00 0x00 0x00>;
		};

		qcom,jpeg@fda24000 {
			cell-index = <0x02>;
			compatible = "qcom,jpeg";
			reg = <0xfda24000 0x400 0xfda60000 0xc30>;
			reg-names = "jpeg";
			interrupts = <0x00 0x3d 0x00>;
			interrupt-names = "jpeg";
			vdd-supply = <0x195>;
			clock-names = "core_clk\0iface_clk\0bus_clk0\0camss_top_ahb_clk\0camss_ahb_clk";
			clocks = <0x1e 0xd3a2ff99 0x1e 0x2b877145 0x1e 0x7eeae7b 0x1e 0x8f8b2d33 0x1e 0xc4ff91d4>;
			qcom,clock-rates = <0xfe50fb0 0x00 0x00 0x00 0x00>;
		};

		qcom,jpeg@fdaa0000 {
			cell-index = <0x03>;
			compatible = "qcom,jpeg_dma";
			reg = <0xfdaa0000 0x400 0xfda60000 0xc30>;
			reg-names = "jpeg";
			interrupts = <0x00 0x130 0x00>;
			interrupt-names = "jpeg";
			vdd-supply = <0x195>;
			clock-names = "core_clk\0iface_clk\0bus_clk0\0camss_top_ahb_clk\0camss_ahb_clk";
			clocks = <0x1e 0x2336e65d 0x1e 0x2b877145 0x1e 0x7eeae7b 0x1e 0x8f8b2d33 0x1e 0xc4ff91d4>;
			qcom,clock-rates = <0xfe50fb0 0x00 0x00 0x00 0x00>;
		};

		qcom,irqrouter@fda00000 {
			cell-index = <0x00>;
			compatible = "qcom,irqrouter";
			reg = <0xfda00000 0x100>;
			reg-names = "irqrouter";
		};

		qcom,cpp@fda04000 {
			cell-index = <0x00>;
			compatible = "qcom,cpp";
			reg = <0xfda04000 0x100 0xfda80000 0x200 0xfda18000 0x08>;
			reg-names = "cpp\0cpp_vbif\0cpp_hw";
			interrupts = <0x00 0x31 0x00>;
			interrupt-names = "cpp";
			vdd-supply = <0x19a>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x8382f56d 0x1e 0xea097d83 0x1e 0xccfc9229 0x1e 0x3ca47975 0x1e 0x33a23277 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0cpp_core_clk\0camss_vfe_cpp_ahb_clk\0camss_vfe_cpp_axi_clk\0camss_vfe_cpp_clk\0micro_iface_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x1bb75640 0x00 0x00 0x1bb75640 0x00 0x00>;
			qcom,min-clock-rate = <0xbebc200>;
		};

		qcom,fd@fd878000 {
			cell-index = <0x00>;
			compatible = "qcom,face-detection";
			reg = <0xfd878000 0x800 0xfd87c000 0x800 0xfd860000 0x1000>;
			reg-names = "fd_core\0fd_misc\0fd_vbif";
			interrupts = <0x00 0x13c 0x00>;
			interrupt-names = "fd";
			vdd-supply = <0x199>;
			clocks = <0x1e 0x3badcae4 0x1e 0x7e624e15 0x1e 0x60d01d11 0x1e 0x868a2c5c>;
			clock-names = "fd_core_clk\0fd_core_uar_clk\0fd_axi_clk\0fd_ahb_clk";
			clock-rates = <0x3938700 0x3938700 0x47868c0 0x2625a00 0xbebc200 0xbebc200 0x8f0d180 0x2625a00 0x17d78400 0x17d78400 0x13d92d40 0x4c4b400>;
		};

		qcom,cci@fda0c000 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			reg = <0xfda0c000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "cci";
			interrupts = <0x00 0x32 0x00>;
			interrupt-names = "cci";
			qcom,gdscr-vdd-supply = <0x1f>;
			clocks = <0x1e 0x8f8b2d33 0x1e 0x822f3d97 0x1e 0x12aec62d 0x1e 0xc9a1bf11 0x1e 0xc4ff91d4>;
			clock-names = "camss_top_ahb_clk\0cci_src_clk\0cci_ahb_clk\0camss_cci_clk\0camss_ahb_clk";
			qcom,clock-rates = <0x00 0x124f800 0x00 0x00 0x00 0x00 0x23c3460 0x00 0x00 0x00>;
			pinctrl-names = "cci_default\0cci_suspend";
			pinctrl-0 = <0x19f 0x1a0>;
			pinctrl-1 = <0x1a1 0x1a2>;
			gpios = <0x28 0x11 0x00 0x28 0x12 0x00 0x28 0x13 0x00 0x28 0x14 0x00>;
			qcom,gpio-tbl-num = <0x00 0x01 0x02 0x03>;
			qcom,gpio-tbl-flags = <0x01 0x01 0x01 0x01>;
			qcom,gpio-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";

			qcom,i2c_standard_mode {
				status = "ok";
				qcom,hw-thigh = <0x16>;
				qcom,hw-tlow = <0x21>;
				qcom,hw-tsu-sto = <0x69>;
				qcom,hw-tsu-sta = <0x77>;
				qcom,hw-thd-dat = <0x0d>;
				qcom,hw-thd-sta = <0x54>;
				qcom,hw-tbuf = <0x74>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
			};

			qcom,i2c_fast_mode {
				status = "ok";
				qcom,hw-thigh = <0x16>;
				qcom,hw-tlow = <0x21>;
				qcom,hw-tsu-sto = <0x15>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-thd-dat = <0x0d>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-tbuf = <0x20>;
				qcom,hw-scl-stretch-en = <0x00>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
			};

			qcom,i2c_custom_mode {
				status = "ok";
				qcom,hw-thigh = <0x0f>;
				qcom,hw-tlow = <0x1c>;
				qcom,hw-tsu-sto = <0x15>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-thd-dat = <0x0d>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-tbuf = <0x19>;
				qcom,hw-scl-stretch-en = <0x01>;
				qcom,hw-trdhld = <0x06>;
				qcom,hw-tsp = <0x03>;
			};

			qcom,i2c_fast_plus_mode {
				status = "ok";
				qcom,hw-thigh = <0x10>;
				qcom,hw-tlow = <0x16>;
				qcom,hw-tsu-sto = <0x11>;
				qcom,hw-tsu-sta = <0x12>;
				qcom,hw-thd-dat = <0x10>;
				qcom,hw-thd-sta = <0x0f>;
				qcom,hw-tbuf = <0x13>;
				qcom,hw-scl-stretch-en = <0x01>;
				qcom,hw-trdhld = <0x03>;
				qcom,hw-tsp = <0x03>;
				qcom,cci-clk-src = <0x23c3460>;
			};

			qcom,camera@6e {
				status = "disabled";
			};

			qcom,camera@90 {
				status = "disabled";
			};

			qcom,camera@0 {
				cell-index = <0x00>;
				compatible = "qcom,sony_camera_0";
				reg = <0x00>;
				status = "ok";
				qcom,slave-id = <0x20 0x00 0x00>;
				qcom,csiphy-sd-index = <0x00>;
				qcom,csid-sd-index = <0x00>;
				qcom,mount-angle = <0x00>;
				qcom,sensor-name = "sony_camera_0";
				cam_vdig-supply = <0x1a3>;
				cam_vana-supply = <0x1a4>;
				cam_vio-supply = <0x1a5>;
				cam_vaf-supply = <0x1a6>;
				qcom,cam-vreg-name = "cam_vdig\0cam_vana\0cam_vio\0cam_vaf";
				qcom,cam-vreg-type = <0x00 0x00 0x01 0x00>;
				qcom,cam-vreg-min-voltage = <0x10c8e0 0x2191c0 0x00 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x10c8e0 0x2191c0 0x00 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x19a28 0x14e60 0x00 0x493e0>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1a7 0x1a8>;
				pinctrl-1 = <0x1a9 0x1aa>;
				gpios = <0x28 0x0d 0x00 0x28 0x58 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0";
				qcom,csi-lane-assign = <0x4320>;
				qcom,csi-lane-mask = <0x1f>;
				qcom,sensor-position = <0x00>;
				qcom,sensor-mode = <0x01>;
				qcom,cci-master = <0x00>;
				clocks = <0x1e 0x266b3853 0x1e 0xcf0c61e0>;
				clock-names = "cam_src_clk\0cam_clk";
				sony,i2c_addr = <0x20>;
				sony,eeprom_addr = <0xa0>;
				sony,eeprom_type = <0x00>;
				sony,eeprom_max_len = <0x800>;
				sony,gpio_af = <0x00>;
				sony,subdev_code = <0x3007>;

				sony,camera_modules {
					module_names = "GENERIC\0SOI25BS0\0SOI25BS1\0SOI25BS2\0SOI25BS3\0SOI25BS4";
					default_module_name = "SOI25BS4";

					GENERIC {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x00>;
						total_pixel_number_w = <0x17a0>;
						total_pixel_number_h = <0x10a8>;
						active_pixel_number_x = <0x38>;
						active_pixel_number_y = <0x58>;
						active_pixel_number_w = <0x1760>;
						active_pixel_number_h = <0x1040>;
						min_focus_distance = <0x78>;
						hyper_focal_distance = <0xe88>;
						diagonal_len = "8.17";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.00";
						max_f_number = "2.00";
						has_focus_actuator = <0x01>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x03>;
						has_pdaf = <0x01>;
						pdaf_free_area_num = <0x08>;
						pdaf_fixed_area_size_w = <0x10>;
						pdaf_fixed_area_size_h = <0x0c>;
						pll_num = <0x12>;
						pll = <0xb6 0x6d 0x70 0x70 0x7a 0x6d 0xb6 0x4b 0x70 0x70 0xb6 0xb6 0xb6 0xb6 0x8e 0xaf 0x68 0xb6>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x01>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							CAM_VAF = <0x03 0xffffffff 0x00 0x63>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x0f>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0CAM_CLK\0GPIO_RESET\0EXIT";
							CAM_VDIG = <0x00 0x44c 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0x898 0x19258 0x01>;
							CAM_VAF = <0x03 0xaf0 0x1a004 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x0a>;
							GPIO_RESET = <0x05 0x01 0x00 0x19>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};

					SOI25BS0 {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x00>;
						total_pixel_number_w = <0x17a0>;
						total_pixel_number_h = <0x10a8>;
						active_pixel_number_x = <0x38>;
						active_pixel_number_y = <0x58>;
						active_pixel_number_w = <0x1760>;
						active_pixel_number_h = <0x1040>;
						min_focus_distance = <0x78>;
						hyper_focal_distance = <0xe88>;
						diagonal_len = "8.17";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.00";
						max_f_number = "2.00";
						has_focus_actuator = <0x01>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x03>;
						has_pdaf = <0x01>;
						pdaf_free_area_num = <0x08>;
						pdaf_fixed_area_size_w = <0x10>;
						pdaf_fixed_area_size_h = <0x0c>;
						pll_num = <0x12>;
						pll = <0xb6 0x6d 0x70 0x70 0x7a 0x6d 0xb6 0x4b 0x70 0x70 0xb6 0xb6 0xb6 0xb6 0x8e 0xaf 0x68 0xb6>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x01>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							CAM_VAF = <0x03 0xffffffff 0x00 0x63>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x0f>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0CAM_CLK\0GPIO_RESET\0EXIT";
							CAM_VDIG = <0x00 0x44c 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0x898 0x19258 0x01>;
							CAM_VAF = <0x03 0xaf0 0x1a004 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x0a>;
							GPIO_RESET = <0x05 0x01 0x00 0x19>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};

					SOI25BS1 {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x00>;
						total_pixel_number_w = <0x17a0>;
						total_pixel_number_h = <0x10a8>;
						active_pixel_number_x = <0x38>;
						active_pixel_number_y = <0x58>;
						active_pixel_number_w = <0x1760>;
						active_pixel_number_h = <0x1040>;
						min_focus_distance = <0x78>;
						hyper_focal_distance = <0xe88>;
						diagonal_len = "8.17";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.00";
						max_f_number = "2.00";
						has_focus_actuator = <0x01>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x03>;
						has_pdaf = <0x01>;
						pdaf_free_area_num = <0x08>;
						pdaf_fixed_area_size_w = <0x10>;
						pdaf_fixed_area_size_h = <0x0c>;
						pll_num = <0x12>;
						pll = <0xb6 0x6d 0x70 0x70 0x7a 0x6d 0xb6 0x4b 0x70 0x70 0xb6 0xb6 0xb6 0xb6 0x8e 0xaf 0x68 0xb6>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x01>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							CAM_VAF = <0x03 0xffffffff 0x00 0x63>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x0f>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0CAM_CLK\0GPIO_RESET\0EXIT";
							CAM_VDIG = <0x00 0x44c 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0x898 0x19258 0x01>;
							CAM_VAF = <0x03 0xaf0 0x1a004 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x0a>;
							GPIO_RESET = <0x05 0x01 0x00 0x19>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};

					SOI25BS2 {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x00>;
						total_pixel_number_w = <0x17a0>;
						total_pixel_number_h = <0x10a8>;
						active_pixel_number_x = <0x38>;
						active_pixel_number_y = <0x58>;
						active_pixel_number_w = <0x1760>;
						active_pixel_number_h = <0x1040>;
						min_focus_distance = <0x78>;
						hyper_focal_distance = <0xe88>;
						diagonal_len = "8.17";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.00";
						max_f_number = "2.00";
						has_focus_actuator = <0x01>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x03>;
						has_pdaf = <0x01>;
						pdaf_free_area_num = <0x08>;
						pdaf_fixed_area_size_w = <0x10>;
						pdaf_fixed_area_size_h = <0x0c>;
						pll_num = <0x12>;
						pll = <0xb6 0x6d 0x70 0x70 0x7a 0x6d 0xb6 0x4b 0x70 0x70 0xb6 0xb6 0xb6 0xb6 0x8e 0xaf 0x68 0xb6>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x01>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							CAM_VAF = <0x03 0xffffffff 0x00 0x63>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x0f>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0CAM_CLK\0GPIO_RESET\0EXIT";
							CAM_VDIG = <0x00 0x44c 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0x898 0x19258 0x01>;
							CAM_VAF = <0x03 0xaf0 0x1a004 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x0a>;
							GPIO_RESET = <0x05 0x01 0x00 0x19>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};

					SOI25BS3 {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x00>;
						total_pixel_number_w = <0x17a0>;
						total_pixel_number_h = <0x10a8>;
						active_pixel_number_x = <0x38>;
						active_pixel_number_y = <0x58>;
						active_pixel_number_w = <0x1760>;
						active_pixel_number_h = <0x1040>;
						min_focus_distance = <0x78>;
						hyper_focal_distance = <0xe88>;
						diagonal_len = "8.17";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.00";
						max_f_number = "2.00";
						has_focus_actuator = <0x01>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x03>;
						has_pdaf = <0x01>;
						pdaf_free_area_num = <0x08>;
						pdaf_fixed_area_size_w = <0x10>;
						pdaf_fixed_area_size_h = <0x0c>;
						pll_num = <0x12>;
						pll = <0xb6 0x6d 0x70 0x70 0x7a 0x6d 0xb6 0x4b 0x70 0x70 0xb6 0xb6 0xb6 0xb6 0x8e 0xaf 0x68 0xb6>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x01>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							CAM_VAF = <0x03 0xffffffff 0x00 0x63>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x0f>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0CAM_CLK\0GPIO_RESET\0EXIT";
							CAM_VDIG = <0x00 0x44c 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0x898 0x19258 0x01>;
							CAM_VAF = <0x03 0xaf0 0x1a004 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x0a>;
							GPIO_RESET = <0x05 0x01 0x00 0x19>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};

					SOI25BS4 {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x00>;
						total_pixel_number_w = <0x17a0>;
						total_pixel_number_h = <0x10a8>;
						active_pixel_number_x = <0x38>;
						active_pixel_number_y = <0x58>;
						active_pixel_number_w = <0x1760>;
						active_pixel_number_h = <0x1040>;
						min_focus_distance = <0x78>;
						hyper_focal_distance = <0xe88>;
						diagonal_len = "8.17";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.00";
						max_f_number = "2.00";
						has_focus_actuator = <0x01>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x03>;
						has_pdaf = <0x01>;
						pdaf_free_area_num = <0x08>;
						pdaf_fixed_area_size_w = <0x10>;
						pdaf_fixed_area_size_h = <0x0c>;
						pll_num = <0x12>;
						pll = <0xb6 0x6d 0x70 0x70 0x7a 0x6d 0xb6 0x4b 0x70 0x70 0xb6 0xb6 0xb6 0xb6 0x8e 0xaf 0x68 0xb6>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x01>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							CAM_VAF = <0x03 0xffffffff 0x00 0x63>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x0f>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0CAM_VAF\0CAM_CLK\0GPIO_RESET\0EXIT";
							CAM_VDIG = <0x00 0x44c 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0x898 0x19258 0x01>;
							CAM_VAF = <0x03 0xaf0 0x1a004 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x0a>;
							GPIO_RESET = <0x05 0x01 0x00 0x19>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};
				};
			};

			qcom,camera@1 {
				cell-index = <0x01>;
				compatible = "qcom,sony_camera_1";
				reg = <0x01>;
				status = "ok";
				qcom,slave-id = <0x6c 0x00 0x00>;
				qcom,csiphy-sd-index = <0x02>;
				qcom,csid-sd-index = <0x02>;
				qcom,mount-angle = <0x00>;
				qcom,sensor-name = "sony_camera_1";
				cam_vdig-supply = <0x1ab>;
				cam_vana-supply = <0x1ac>;
				cam_vio-supply = <0x1a5>;
				qcom,cam-vreg-name = "cam_vdig\0cam_vana\0cam_vio";
				qcom,cam-vreg-type = <0x00 0x00 0x01>;
				qcom,cam-vreg-min-voltage = <0x124f80 0x2932e0 0x00>;
				qcom,cam-vreg-max-voltage = <0x124f80 0x2932e0 0x00>;
				qcom,cam-vreg-op-mode = <0x19a28 0x14e60 0x00>;
				qcom,gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x1ad 0x1ae>;
				pinctrl-1 = <0x1af 0x1b0>;
				gpios = <0x28 0x0f 0x00 0x28 0x68 0x00>;
				qcom,gpio-reset = <0x01>;
				qcom,gpio-req-tbl-num = <0x00 0x01>;
				qcom,gpio-req-tbl-flags = <0x01 0x00>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET1";
				qcom,csi-lane-assign = <0x4320>;
				qcom,csi-lane-mask = <0x07>;
				qcom,sensor-position = <0x01>;
				qcom,sensor-mode = <0x01>;
				qcom,cci-master = <0x01>;
				clocks = <0x1e 0x42545468 0x1e 0x851286f2>;
				clock-names = "cam_src_clk\0cam_clk";
				sony,i2c_addr = <0x6c>;
				sony,eeprom_addr = <0xa0>;
				sony,eeprom_type = <0x00>;
				sony,eeprom_max_len = <0x400>;
				sony,gpio_af = <0x00>;
				sony,subdev_code = <0x3007>;

				sony,camera_modules {
					module_names = "GENERIC\0LGI05BN0\0SEM05BN0";
					default_module_name = "SEM05BN0";

					GENERIC {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x01>;
						total_pixel_number_w = <0xa30>;
						total_pixel_number_h = <0x7d0>;
						active_pixel_number_x = <0x08>;
						active_pixel_number_y = <0x08>;
						active_pixel_number_w = <0xa20>;
						active_pixel_number_h = <0x798>;
						min_focus_distance = <0x00>;
						hyper_focal_distance = <0x00>;
						diagonal_len = "3.63";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.40";
						max_f_number = "2.40";
						has_focus_actuator = <0x00>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x00>;
						has_pdaf = <0x00>;
						pdaf_free_area_num = <0x00>;
						pdaf_fixed_area_size_w = <0x00>;
						pdaf_fixed_area_size_h = <0x00>;
						pll_num = <0x12>;
						pll = <0x76 0x76 0x5f 0x76 0x7d 0x76 0x76 0x7d 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VANA\0CAM_VIO\0CAM_VDIG\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x62>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x01>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0GPIO_RESET\0CAM_CLK\0EXIT";
							CAM_VDIG = <0x00 0x4b0 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0xa8c 0x19258 0x01>;
							GPIO_RESET = <0x05 0x01 0x00 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x01>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};

					LGI05BN0 {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x01>;
						total_pixel_number_w = <0xa30>;
						total_pixel_number_h = <0x7d0>;
						active_pixel_number_x = <0x08>;
						active_pixel_number_y = <0x08>;
						active_pixel_number_w = <0xa20>;
						active_pixel_number_h = <0x798>;
						min_focus_distance = <0x00>;
						hyper_focal_distance = <0x00>;
						diagonal_len = "3.63";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.40";
						max_f_number = "2.40";
						has_focus_actuator = <0x00>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x00>;
						has_pdaf = <0x00>;
						pdaf_free_area_num = <0x00>;
						pdaf_fixed_area_size_w = <0x00>;
						pdaf_fixed_area_size_h = <0x00>;
						pll_num = <0x12>;
						pll = <0x76 0x76 0x5f 0x76 0x7d 0x76 0x76 0x7d 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VANA\0CAM_VIO\0CAM_VDIG\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x62>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x01>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0GPIO_RESET\0CAM_CLK\0EXIT";
							CAM_VDIG = <0x00 0x4b0 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0xa8c 0x19258 0x01>;
							GPIO_RESET = <0x05 0x01 0x00 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x01>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};

					SEM05BN0 {
						mount_angle = <0x10e>;
						sensor_rotation = <0xb4>;
						sensor_facing = <0x01>;
						total_pixel_number_w = <0xa30>;
						total_pixel_number_h = <0x7d0>;
						active_pixel_number_x = <0x08>;
						active_pixel_number_y = <0x08>;
						active_pixel_number_w = <0xa20>;
						active_pixel_number_h = <0x798>;
						min_focus_distance = <0x00>;
						hyper_focal_distance = <0x00>;
						diagonal_len = "3.63";
						unit_cell_size_w = "1.12";
						unit_cell_size_h = "1.12";
						min_f_number = "2.40";
						max_f_number = "2.40";
						has_focus_actuator = <0x00>;
						has_3a = <0x00>;
						i2c_freq_mode = <0x00>;
						has_pdaf = <0x00>;
						pdaf_free_area_num = <0x00>;
						pdaf_fixed_area_size_w = <0x00>;
						pdaf_fixed_area_size_h = <0x00>;
						pll_num = <0x12>;
						pll = <0x76 0x76 0x5f 0x76 0x7d 0x76 0x76 0x7d 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76 0x76>;

						power_off {
							commands = "I2C_WRITE\0GPIO_RESET\0CAM_CLK\0CAM_VANA\0CAM_VIO\0CAM_VDIG\0EXIT";
							CAM_VDIG = <0x00 0xffffffff 0x00 0x62>;
							CAM_VIO = <0x01 0xffffffff 0x00 0x01>;
							CAM_VANA = <0x02 0xffffffff 0x00 0x01>;
							GPIO_RESET = <0x05 0x00 0x00 0x01>;
							CAM_CLK = <0x06 0xffffffff 0x00 0x01>;
							I2C_WRITE = <0x07 0x100 0x00 0x64>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};

						power_on {
							commands = "CAM_VDIG\0CAM_VIO\0CAM_VANA\0GPIO_RESET\0CAM_CLK\0EXIT";
							CAM_VDIG = <0x00 0x4b0 0x14c08 0x01>;
							CAM_VIO = <0x01 0x00 0x00 0x01>;
							CAM_VANA = <0x02 0xa8c 0x19258 0x01>;
							GPIO_RESET = <0x05 0x01 0x00 0x01>;
							CAM_CLK = <0x06 0x00 0x00 0x01>;
							EXIT = <0x08 0x00 0x00 0x00>;
						};
					};
				};
			};
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			qcom,bw-tbl = <0x00 0x2fa 0x478 0x5f5 0x8f0 0xdb5 0x104d 0x1497 0x1728 0x1ee0 0x269f 0x2e57>;
			linux,phandle = <0x1b1>;
			phandle = <0x1b1>;
		};

		qcom,gpu-bwmon {
			compatible = "qcom,bimc-bwmon";
			reg = <0xfc390000 0x300 0xfc381000 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0xb7 0x04>;
			qcom,mport = <0x02>;
			qcom,target-dev = <0x1b1>;
		};

		qcom,kgsl-3d0@fdb00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			reg = <0xfdb00000 0x40000>;
			reg-names = "kgsl_3d0_reg_memory";
			interrupts = <0x00 0x21 0x00>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x4030002>;
			qcom,initial-pwrlevel = <0x04>;
			qcom,idle-timeout = <0x08>;
			qcom,strtstp-sleepwake;
			qcom,pm-qos-active-latency = <0x1f5>;
			qcom,pm-qos-wakeup-latency = <0x65>;
			qcom,clk-map = <0x86>;
			clocks = <0x1e 0x40c75e70 0x1e 0xcc8b032c 0x1e 0x18e21c57>;
			clock-names = "core_clk\0iface_clk\0rbbmtimer_clk";
			qcom,gpubw-dev = <0x1b1>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0x0a>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x186a00 0x1a 0x200 0x00 0x249f00 0x1a 0x200 0x00 0x382700 0x1a 0x200 0x00 0x42c5c0 0x1a 0x200 0x00 0x5459c0 0x1a 0x200 0x00 0x5ed940 0x1a 0x200 0x00 0x7e7700 0x1a 0x200 0x00 0x9e3400 0x1a 0x200 0x00 0xbdd1c0>;
			vddcx-supply = <0x196>;
			vdd-supply = <0x197>;
			iommu = <0x1b2>;
			coresight-id = <0x43>;
			coresight-name = "coresight-gfx";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x48>;
			coresight-child-ports = <0x04>;

			qcom,gpu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gpu-freq = <0x258d0980>;
					qcom,bus-freq = <0x08>;
					qcom,bus-min = <0x07>;
					qcom,bus-max = <0x08>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gpu-freq = <0x1e65fb80>;
					qcom,bus-freq = <0x07>;
					qcom,bus-min = <0x06>;
					qcom,bus-max = <0x08>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x02>;
					qcom,gpu-freq = <0x1ad27480>;
					qcom,bus-freq = <0x06>;
					qcom,bus-min = <0x05>;
					qcom,bus-max = <0x07>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x03>;
					qcom,gpu-freq = <0x173eed80>;
					qcom,bus-freq = <0x05>;
					qcom,bus-min = <0x04>;
					qcom,bus-max = <0x06>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x04>;
					qcom,gpu-freq = <0x122dee40>;
					qcom,bus-min = <0x02>;
					qcom,bus-max = <0x04>;
					qcom,bus-freq = <0x03>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x05>;
					qcom,gpu-freq = <0xaba9500>;
					qcom,bus-freq = <0x02>;
					qcom,bus-min = <0x01>;
					qcom,bus-max = <0x03>;
				};

				qcom,gpu-pwrlevel@6 {
					reg = <0x06>;
					qcom,gpu-freq = <0x19bfcc0>;
					qcom,bus-freq = <0x00>;
					qcom,bus-min = <0x00>;
					qcom,bus-max = <0x00>;
				};
			};

			qcom,ocmem-bus-client {
				qcom,msm-bus,name = "gpu-ocmem";
				qcom,msm-bus,num-cases = <0x07>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x59 0x296 0x00 0x99cf00 0x59 0x296 0x00 0x7c8300 0x59 0x296 0x00 0x6ddd00 0x59 0x296 0x00 0x5f3700 0x59 0x296 0x00 0x4a7680 0x59 0x296 0x00 0x2bf200 0x59 0x296 0x00 0x00>;
			};
		};

		tmc@fc326000 {
			compatible = "arm,coresight-tmc";
			reg = <0xfc326000 0x1000 0xfc37c000 0x3000>;
			reg-names = "tmc-base\0bam-base";
			interrupts = <0x00 0x10e 0x00>;
			interrupt-names = "byte-cntr-irq";
			qcom,memory-size = <0x2000000>;
			qcom,tmc-flush-powerdown;
			qcom,sg-enable;
			coresight-id = <0x00>;
			coresight-name = "coresight-tmc-etr";
			coresight-nr-inports = <0x01>;
			coresight-ctis = <0x1b3 0x1b4>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1b5>;
			phandle = <0x1b5>;
		};

		tpiu@fc320000 {
			compatible = "arm,coresight-tpiu";
			reg = <0xfc320000 0x1000 0xfd512000 0x1000>;
			reg-names = "tpiu-base\0nidnt-base";
			coresight-id = <0x01>;
			coresight-name = "coresight-tpiu";
			coresight-nr-inports = <0x01>;
			vdd-supply = <0xcc>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0xcd>;
			qcom,vdd-io-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			qcom,nidntsw;
			qcom,nidnt-swduart;
			qcom,nidnt-swdtrc;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1b6>;
			phandle = <0x1b6>;
		};

		replicator@fc324000 {
			compatible = "qcom,coresight-replicator";
			reg = <0xfc324000 0x1000>;
			reg-names = "replicator-base";
			coresight-id = <0x02>;
			coresight-name = "coresight-replicator";
			coresight-nr-inports = <0x01>;
			coresight-outports = <0x00 0x01>;
			coresight-child-list = <0x1b5 0x1b6>;
			coresight-child-ports = <0x00 0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1b7>;
			phandle = <0x1b7>;
		};

		tmc@fc325000 {
			compatible = "arm,coresight-tmc";
			reg = <0xfc325000 0x1000>;
			reg-names = "tmc-base";
			coresight-id = <0x03>;
			coresight-name = "coresight-tmc-etf";
			coresight-nr-inports = <0x01>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1b7>;
			coresight-child-ports = <0x00>;
			coresight-default-sink;
			coresight-ctis = <0x1b3 0x1b4>;
			qcom,tmc-flush-powerdown;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1b8>;
			phandle = <0x1b8>;
		};

		funnel@fc323000 {
			compatible = "arm,coresight-funnel";
			reg = <0xfc323000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x04>;
			coresight-name = "coresight-funnel-merg";
			coresight-nr-inports = <0x02>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1b8>;
			coresight-child-ports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1b9>;
			phandle = <0x1b9>;
		};

		funnel@fc321000 {
			compatible = "arm,coresight-funnel";
			reg = <0xfc321000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x05>;
			coresight-name = "coresight-funnel-in0";
			coresight-nr-inports = <0x08>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1b9>;
			coresight-child-ports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x48>;
			phandle = <0x48>;
		};

		funnel@fc322000 {
			compatible = "arm,coresight-funnel";
			reg = <0xfc322000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x06>;
			coresight-name = "coresight-funnel-in1";
			coresight-nr-inports = <0x08>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1b9>;
			coresight-child-ports = <0x01>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x49>;
			phandle = <0x49>;
		};

		funnel@fbb70000 {
			compatible = "arm,coresight-funnel";
			reg = <0xfbb70000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x07>;
			coresight-name = "coresight-funnel-apss1";
			coresight-nr-inports = <0x04>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x49>;
			coresight-child-ports = <0x06>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1ba>;
			phandle = <0x1ba>;
		};

		funnel@fbb60000 {
			compatible = "arm,coresight-funnel";
			reg = <0xfbb60000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x08>;
			coresight-name = "coresight-funnel-apss";
			coresight-nr-inports = <0x08>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1ba>;
			coresight-child-ports = <0x00>;
			qcom,funnel-save-restore;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1bc>;
			phandle = <0x1bc>;
		};

		funnel@fc370000 {
			compatible = "arm,coresight-funnel";
			reg = <0xfc370000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x09>;
			coresight-name = "coresight-funnel-mmss";
			coresight-nr-inports = <0x04>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x49>;
			coresight-child-ports = <0x02>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		tpda@fbb91000 {
			compatible = "qcom,coresight-tpda";
			reg = <0xfbb91000 0x1000>;
			reg-names = "tpda-base";
			coresight-id = <0x0a>;
			coresight-name = "coresight-tpda-lmh";
			coresight-nr-inports = <0x20>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1ba>;
			coresight-child-ports = <0x03>;
			qcom,tpda-atid = <0x40>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1bb>;
			phandle = <0x1bb>;
		};

		tpdm@fbb90000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0xfbb90000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0x0b>;
			coresight-name = "coresight-tpdm-lmh";
			coresight-nr-inports = <0x01>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bb>;
			coresight-child-ports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		stm@fc302000 {
			compatible = "arm,coresight-stm";
			reg = <0xfc302000 0x1000 0xfa280000 0x180000>;
			reg-names = "stm-base\0stm-data-base";
			coresight-id = <0x0c>;
			coresight-name = "coresight-stm";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x48>;
			coresight-child-ports = <0x07>;
			qcom,data-barrier;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fb840000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfb840000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x0d>;
			coresight-name = "coresight-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x00>;
			coresight-etm-cpu = <0x02>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fb940000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfb940000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x0e>;
			coresight-name = "coresight-etm1";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x01>;
			coresight-etm-cpu = <0x03>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fba40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfba40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x0f>;
			coresight-name = "coresight-etm2";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x02>;
			coresight-etm-cpu = <0x04>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fbb40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfbb40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x10>;
			coresight-name = "coresight-etm3";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x03>;
			coresight-etm-cpu = <0x05>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fbc40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfbc40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x11>;
			coresight-name = "coresight-etm4";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x04>;
			coresight-etm-cpu = <0x06>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fbd40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfbd40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x12>;
			coresight-name = "coresight-etm5";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x05>;
			coresight-etm-cpu = <0x07>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fbe40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfbe40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x13>;
			coresight-name = "coresight-etm6";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x06>;
			coresight-etm-cpu = <0x08>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		etm@fbf40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0xfbf40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x14>;
			coresight-name = "coresight-etm7";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x1bc>;
			coresight-child-ports = <0x07>;
			coresight-etm-cpu = <0x09>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		audio_etm0 {
			compatible = "qcom,coresight-audio-etm";
			coresight-id = <0x15>;
			coresight-name = "coresight-audio-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x48>;
			coresight-child-ports = <0x02>;
		};

		modem_etm0 {
			compatible = "qcom,coresight-modem-etm";
			coresight-id = <0x16>;
			coresight-name = "coresight-modem-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x48>;
			coresight-child-ports = <0x01>;
		};

		wcn_etm0 {
			compatible = "qcom,coresight-wcn-etm";
			coresight-id = <0x17>;
			coresight-name = "coresight-wcn-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x49>;
			coresight-child-ports = <0x00>;
		};

		rpm_etm0 {
			compatible = "qcom,coresight-rpm-etm";
			coresight-id = <0x18>;
			coresight-name = "coresight-rpm-etm0";
			coresight-nr-inports = <0x00>;
			coresight-outports = <0x00>;
			coresight-child-list = <0x48>;
			coresight-child-ports = <0x00>;
		};

		csr@fc301000 {
			compatible = "qcom,coresight-csr";
			reg = <0xfc301000 0x1000>;
			reg-names = "csr-base";
			coresight-id = <0x19>;
			coresight-name = "coresight-csr";
			coresight-nr-inports = <0x00>;
			qcom,blk-size = <0x01>;
		};

		cti@fc310000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc310000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x1a>;
			coresight-name = "coresight-cti0";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			linux,phandle = <0x1b3>;
			phandle = <0x1b3>;
		};

		cti@fc311000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc311000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x1b>;
			coresight-name = "coresight-cti1";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc312000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc312000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x1c>;
			coresight-name = "coresight-cti2";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc313000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc313000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x1d>;
			coresight-name = "coresight-cti3";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc314000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc314000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x1e>;
			coresight-name = "coresight-cti4";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc315000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc315000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x1f>;
			coresight-name = "coresight-cti5";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc316000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc316000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x20>;
			coresight-name = "coresight-cti6";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-gpio-trigout = <0x02>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x1bd>;
		};

		cti@fc317000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc317000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x21>;
			coresight-name = "coresight-cti7";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc318000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc318000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x22>;
			coresight-name = "coresight-cti8";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-gpio-trigout = <0x04>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x1be>;
			linux,phandle = <0x1b4>;
			phandle = <0x1b4>;
		};

		cti@fb820000 {
			compatible = "arm,coresight-cti";
			reg = <0xfb820000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x23>;
			coresight-name = "coresight-cti-cpu0";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x02>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fb920000 {
			compatible = "arm,coresight-cti";
			reg = <0xfb920000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x24>;
			coresight-name = "coresight-cti-cpu1";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x03>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fba20000 {
			compatible = "arm,coresight-cti";
			reg = <0xfba20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x25>;
			coresight-name = "coresight-cti-cpu2";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x04>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fbb2000 {
			compatible = "arm,coresight-cti";
			reg = <0xfbb20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x26>;
			coresight-name = "coresight-cti-cpu3";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x05>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fbc20000 {
			compatible = "arm,coresight-cti";
			reg = <0xfbc20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x27>;
			coresight-name = "coresight-cti-cpu4";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x06>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fbd20000 {
			compatible = "arm,coresight-cti";
			reg = <0xfbd20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x28>;
			coresight-name = "coresight-cti-cpu5";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x07>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fbe20000 {
			compatible = "arm,coresight-cti";
			reg = <0xfbe20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x29>;
			coresight-name = "coresight-cti-cpu6";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x08>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fbf2000 {
			compatible = "arm,coresight-cti";
			reg = <0xfbf20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2a>;
			coresight-name = "coresight-cti-cpu7";
			coresight-nr-inports = <0x00>;
			coresight-cti-cpu = <0x09>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
			qcom,cti-save;
		};

		cti@fc338000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc338000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2b>;
			coresight-name = "coresight-cti-video-cpu0";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc33c000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc33c000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2c>;
			coresight-name = "coresight-cti-modem-cpu0";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc360000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc360000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2d>;
			coresight-name = "coresight-cti-audio-cpu0";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		cti@fc364000 {
			compatible = "arm,coresight-cti";
			reg = <0xfc364000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2e>;
			coresight-name = "coresight-cti-rpm-cpu0";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669>;
			clock-names = "core_clk\0core_a_clk";
		};

		hwevent@fd820018 {
			compatible = "qcom,coresight-hwevent";
			reg = <0xfd828018 0x80 0xf9112000 0x80 0xf9112080 0x04 0xf9112084 0x04 0xf9112088 0x14 0xf9112148 0x38 0xfd4ab160 0x80 0xfc401600 0x80 0xfd4ab360 0x80 0xfc520000 0x04 0xfc520058 0x80 0xfc528000 0x04 0xfc528058 0x80>;
			reg-names = "mmss-mux\0apcs-hwev\0apcs-spi\0apcs-ppi\0apcs-cpu\0apcs-cci\0ppss-mux\0gcc-mux\0tcsr-mux\0pcie0-sysctl\0pcie0-hwev\0pcie1-sysctl\0pcie1-hwev";
			coresight-id = <0x2f>;
			coresight-name = "coresight-hwevent";
			coresight-nr-inports = <0x00>;
			clocks = <0x47 0x1492202a 0x47 0xdd121669 0x1e 0xea30b0e7>;
			clock-names = "core_clk\0core_a_clk\0core_mmss_clk";
			qcom,hwevent-clks = "core_mmss_clk";
		};

		fuse@fc4be024 {
			compatible = "arm,coresight-fuse";
			reg = <0xfc4be024 0x08>;
			reg-names = "fuse-base";
			coresight-id = <0x30>;
			coresight-name = "coresight-fuse";
			coresight-nr-inports = <0x00>;
		};

		arm64-cpu-erp@f9100000 {
			compatible = "arm,arm64-cpu-erp";
			reg = <0xf9100000 0x1000>;
			reg-names = "cci";
			interrupts = <0x00 0x148 0x00 0x00 0x149 0x00 0x00 0x14a 0x00 0x00 0x14b 0x00 0x00 0x16 0x00 0x01 0x07 0x00>;
			interrupt-names = "pri-dbe-irq\0sec-dbe-irq\0pri-ext-irq\0sec-ext-irq\0cci-irq\0sbe-irq";
			poll-delay-ms = <0x1388>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x07 0xff00>;
		};

		qcom,lmh {
			compatible = "qcom,lmh";
			interrupts = <0x00 0x14c 0x04>;
			reg = <0xf9117000 0x04>;
			qcom,lmh-trim-err-offset = <0x12>;
		};

		qcom,spm@f9065000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf9065000 0x1000>;
			qcom,name = "system-cci";
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x00>;
			qcom,cpu-vctl-list = <0x02 0x03 0x04 0x05>;
			qcom,vctl-timeout-us = <0x32>;
			qcom,vctl-port = <0x00>;
			qcom,phase-port = <0x01>;
			qcom,supports-rpm-hs;
			qcom,saw2-pmic-data0 = <0x30000>;
			qcom,saw2-pmic-data1 = <0x2030080>;
			qcom,pfm-port = <0x02>;
			qcom,saw2-spm-cmd-wfi = <0x3000f>;
			qcom,saw2-spm-cmd-pc = <0x607050 0x103113f 0x3f3f3f50 0x60700f>;
		};

		qcom,spm@f9012000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf9012000 0x1000 0xf900d210 0x08>;
			qcom,name = "a53-l2";
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c1c>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,saw2-spm-cmd-wfi = <0x32f1b0f>;
			qcom,saw2-spm-cmd-ret = <0x187b3848 0x266b1803 0x2f1b187b 0x266b4040 0x4838180f>;
			qcom,saw2-spm-cmd-pc = [08 00 30 50 18 7b 48 26 6b 16 6b c0 e2 d2 5b 18 03 2f 1b 18 7b d2 2b e2 3b c0 16 6b 26 6b 48 18 00 30 50 08 0f];
			linux,phandle = <0xa8>;
			phandle = <0xa8>;
		};

		qcom,spm@f9013000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf9013000 0x1000 0xf900f210 0x08>;
			qcom,name = "a57-l2";
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c30>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,cpu-vctl-list = <0x06 0x07 0x08 0x09>;
			qcom,vctl-timeout-us = <0x32>;
			qcom,vctl-port = <0x00>;
			qcom,phase-port = <0x01>;
			qcom,saw2-pmic-data0 = <0x30000>;
			qcom,saw2-pmic-data1 = <0x2030080>;
			qcom,pfm-port = <0x02>;
			qcom,saw2-spm-cmd-wfi = <0x32f1b0f>;
			qcom,saw2-spm-cmd-ret = [18 7b 48 26 6b 18 03 2f 1b 18 7b 26 6b 40 40 48 18 0f];
			qcom,saw2-spm-cmd-pc = [08 00 30 50 18 7b 48 26 6b 16 6b c0 e2 d2 5b 18 b0 01 03 2f 1b 11 b0 3f 3f 3f 3f 18 7b d2 2b e2 3b c0 16 6b 26 6b 48 18 00 30 50 08 0f];
			linux,phandle = <0xa9>;
			phandle = <0xa9>;
		};

		qcom,spm@f9089000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf9089000 0x1000 0xf908b060 0x08>;
			qcom,name = "cpu0";
			qcom,cpu = <0x02>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,saw2-spm-cmd-wfi = <0x32f0b0f>;
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,spm@f9099000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf9099000 0x1000 0xf909b060 0x08>;
			qcom,name = "cpu1";
			qcom,cpu = <0x03>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,saw2-spm-cmd-wfi = <0x32f0b0f>;
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,spm@f90a9000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf90a9000 0x1000 0xf90ab060 0x08>;
			qcom,name = "cpu2";
			qcom,cpu = <0x04>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,saw2-spm-cmd-wfi = <0x32f0b0f>;
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,spm@f90b9000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf90b9000 0x1000 0xf90bb060 0x08>;
			qcom,name = "cpu3";
			qcom,cpu = <0x05>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,saw2-spm-cmd-wfi = <0x32f0b0f>;
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b b0 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 b0 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,spm@f90c9000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf90c9000 0x1000 0xf90cb060 0x08>;
			qcom,name = "cpu4";
			qcom,cpu = <0x06>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,use-qchannel-for-wfi;
			qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50 03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,spm@f90d9000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf90d9000 0x1000 0xf90db060 0x08>;
			qcom,name = "cpu5";
			qcom,cpu = <0x07>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,use-qchannel-for-wfi;
			qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50 03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,spm@f90e9000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf90e9000 0x1000 0xf90eb060 0x08>;
			qcom,name = "cpu6";
			qcom,cpu = <0x08>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,use-qchannel-for-wfi;
			qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50 03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,spm@f90f9000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			reg = <0xf90f9000 0x1000 0xf90fb060 0x08>;
			qcom,name = "cpu7";
			qcom,cpu = <0x09>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,saw2-cfg = <0x01>;
			qcom,saw2-spm-dly = <0x3c100c00>;
			qcom,saw2-spm-ctl = <0x08>;
			qcom,use-qchannel-for-wfi;
			qcom,saw2-spm-cmd-wfi = [03 50 2b 54 0f];
			qcom,saw2-spm-cmd-ret = [50 2b 00 c0 14 3b 1f 1f 1f 1f 1f 50 03 2f 0b 50 2b 1f 1f 1f 1f 1f 1f 14 3b 70 70 c0 00 50 0f];
			qcom,saw2-spm-cmd-pc = [00 40 30 50 2b c0 14 3b 24 3b 80 e2 a0 92 1b 50 03 2f 0b 50 2b 92 1b e2 1b a0 80 24 3b 14 3b c0 50 00 40 30 0f];
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "system";
				qcom,spm-device-names = "cci";
				qcom,default-level = <0x00>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "system-cci-wfi";
					qcom,spm-cci-mode = "wfi";
					qcom,latency-us = <0x5a>;
					qcom,ss-power = <0x133>;
					qcom,energy-overhead = <0x13d1c>;
					qcom,time-overhead = <0xb4>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "system-cci-pc";
					qcom,spm-cci-mode = "pc";
					qcom,latency-us = <0x2bfc>;
					qcom,ss-power = <0x59>;
					qcom,energy-overhead = <0x6a3115>;
					qcom,time-overhead = <0x1537>;
					qcom,min-child-idx = <0x02>;
					qcom,notify-rpm;
				};

				qcom,pm-cluster@0 {
					reg = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					label = "a53";
					qcom,spm-device-names = "l2";
					qcom,default-level = <0x00>;
					qcom,cpu = <0x02 0x03 0x04 0x05>;

					qcom,pm-cluster-level@0 {
						reg = <0x00>;
						label = "a53-l2-wfi";
						qcom,spm-l2-mode = "wfi";
						qcom,latency-us = <0x3c>;
						qcom,ss-power = <0x9f>;
						qcom,energy-overhead = <0x73c8>;
						qcom,time-overhead = <0x78>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x01>;
						label = "a53-l2-retention";
						qcom,spm-l2-mode = "retention";
						qcom,latency-us = <0x78>;
						qcom,ss-power = <0x94>;
						qcom,energy-overhead = <0xadac>;
						qcom,time-overhead = <0xb4>;
						qcom,min-child-idx = <0x01>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x02>;
						label = "a53-l2-pc";
						qcom,spm-l2-mode = "pc";
						qcom,latency-us = <0x320>;
						qcom,ss-power = <0x68>;
						qcom,energy-overhead = <0x6987a>;
						qcom,time-overhead = <0x6d6>;
						qcom,min-child-idx = <0x03>;
					};

					qcom,pm-cpu {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						qcom,pm-cpu-level@0 {
							reg = <0x00>;
							qcom,spm-cpu-mode = "wfi";
							qcom,latency-us = <0x32>;
							qcom,ss-power = <0x41>;
							qcom,energy-overhead = <0x299a>;
							qcom,time-overhead = <0x64>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x01>;
							qcom,spm-cpu-mode = "retention";
							qcom,latency-us = <0x64>;
							qcom,ss-power = <0x33>;
							qcom,energy-overhead = <0x3e67>;
							qcom,time-overhead = <0x96>;
							qcom,use-broadcast-timer;
						};

						qcom,pm-cpu-level@2 {
							reg = <0x02>;
							qcom,spm-cpu-mode = "standalone_pc";
							qcom,latency-us = <0x190>;
							qcom,ss-power = <0x32>;
							qcom,energy-overhead = <0x12336>;
							qcom,time-overhead = <0x2bc>;
							qcom,use-broadcast-timer;
						};

						qcom,pm-cpu-level@3 {
							reg = <0x03>;
							qcom,spm-cpu-mode = "pc";
							qcom,latency-us = <0x1e0>;
							qcom,ss-power = <0x1e>;
							qcom,energy-overhead = <0x14cd0>;
							qcom,time-overhead = <0x320>;
							qcom,use-broadcast-timer;
						};
					};
				};

				qcom,pm-cluster@1 {
					reg = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					label = "a57";
					qcom,spm-device-names = "l2";
					qcom,default-level = <0x00>;
					qcom,cpu = <0x06 0x07 0x08 0x09>;

					qcom,pm-cluster-level@0 {
						reg = <0x00>;
						label = "a57-l2-wfi";
						qcom,spm-l2-mode = "wfi";
						qcom,latency-us = <0x50>;
						qcom,ss-power = <0x10e>;
						qcom,energy-overhead = <0x119e0>;
						qcom,time-overhead = <0xa0>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x01>;
						label = "a57-l2-retention";
						qcom,spm-l2-mode = "retention";
						qcom,latency-us = <0xbe>;
						qcom,ss-power = <0xbd>;
						qcom,energy-overhead = <0x2689a>;
						qcom,time-overhead = <0x15e>;
						qcom,min-child-idx = <0x01>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x02>;
						label = "a57-l2-pc";
						qcom,spm-l2-mode = "pc";
						qcom,latency-us = <0x4ec>;
						qcom,ss-power = <0x5d>;
						qcom,energy-overhead = <0x141f44>;
						qcom,time-overhead = <0xb6c>;
						qcom,min-child-idx = <0x03>;
					};

					qcom,pm-cpu {
						#address-cells = <0x01>;
						#size-cells = <0x00>;

						qcom,pm-cpu-level@0 {
							reg = <0x00>;
							qcom,spm-cpu-mode = "wfi";
							qcom,latency-us = <0x3c>;
							qcom,ss-power = <0x75>;
							qcom,energy-overhead = <0x79e0>;
							qcom,time-overhead = <0x78>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x01>;
							qcom,spm-cpu-mode = "retention";
							qcom,latency-us = <0x78>;
							qcom,ss-power = <0x5d>;
							qcom,energy-overhead = <0xb6d0>;
							qcom,time-overhead = <0xb4>;
							qcom,use-broadcast-timer;
						};

						qcom,pm-cpu-level@2 {
							reg = <0x02>;
							qcom,spm-cpu-mode = "standalone_pc";
							qcom,latency-us = <0x1db>;
							qcom,ss-power = <0x42>;
							qcom,energy-overhead = <0x3131c>;
							qcom,time-overhead = <0x307>;
							qcom,use-broadcast-timer;
						};

						qcom,pm-cpu-level@3 {
							reg = <0x03>;
							qcom,spm-cpu-mode = "pc";
							qcom,latency-us = <0x27c>;
							qcom,ss-power = <0x3c>;
							qcom,energy-overhead = <0x3caf0>;
							qcom,time-overhead = <0x3bc>;
							qcom,use-broadcast-timer;
						};
					};
				};
			};
		};

		qcom,mpm@fc4281d0 {
			compatible = "qcom,mpm-v2";
			reg = <0xfc4281d0 0x1000 0xf900f008 0x04>;
			reg-names = "vmpm\0ipc";
			interrupts = <0x00 0xab 0x01>;
			clocks = <0x47 0x94adbf3d>;
			clock-names = "xo";
			qcom,ipc-bit-offset = <0x01>;
			qcom,gic-parent = <0x01>;
			qcom,gic-map = <0x02 0xd8 0x2f 0xa5 0x34 0xd4 0x37 0xac 0x3e 0xde 0xff 0x14 0xff 0x17 0xff 0x21 0xff 0x22 0xff 0x23 0xff 0x28 0xff 0x30 0xff 0x33 0xff 0x36 0xff 0x38 0xff 0x39 0xff 0x3a 0xff 0x3b 0xff 0x3c 0xff 0x3d 0xff 0x46 0xff 0x4a 0xff 0x4b 0xff 0x4d 0xff 0x4e 0xff 0x4f 0xff 0x5e 0xff 0x61 0xff 0x63 0xff 0x66 0xff 0x69 0xff 0x6d 0xff 0x7e 0xff 0x9b 0xff 0x9f 0xff 0xa3 0xff 0xa4 0xff 0xaa 0xff 0xad 0xff 0xae 0xff 0xaf 0xff 0xb0 0xff 0xb1 0xff 0xb2 0xff 0xb3 0xff 0xb5 0xff 0xbc 0xff 0xbd 0xff 0xbe 0xff 0xbf 0xff 0xc0 0xff 0xc1 0xff 0xc2 0xff 0xc3 0xff 0xc4 0xff 0xc5 0xff 0xc6 0xff 0xc8 0xff 0xc9 0xff 0xca 0xff 0xcb 0xff 0xcc 0xff 0xcd 0xff 0xce 0xff 0xcf 0xff 0xd3 0xff 0xd4 0xff 0xd7 0xff 0xe0 0xff 0xf0 0xff 0x100 0xff 0x105 0xff 0x107 0xff 0x10c 0xff 0x10e 0xff 0x10f 0xff 0x110 0xff 0x111 0xff 0x113 0xff 0x11b 0xff 0x11c 0xff 0x11e 0xff 0x12a 0xff 0x12e 0xff 0x12f 0xff 0x130 0xff 0x136 0xff 0x137 0xff 0x139 0xff 0x149 0xff 0x14c 0xff 0x14d 0xff 0x15c 0xff 0x15e 0xff 0x168 0xff 0x169 0xff 0x16a 0xff 0x16b 0xff 0x16c>;
			qcom,gpio-parent = <0x28>;
			qcom,gpio-map = <0x03 0x65 0x04 0x01 0x05 0x05 0x06 0x09 0x07 0x12 0x08 0x16 0x09 0x1a 0x0a 0x1d 0x0b 0x22 0x0c 0x24 0x0d 0x25 0x0e 0x29 0x0f 0x2a 0x10 0x2e 0x11 0x32 0x12 0x34 0x13 0x35 0x14 0x36 0x15 0x37 0x16 0x39 0x17 0x28 0x18 0x3d 0x19 0x40 0x1a 0x41 0x1b 0x42 0x1c 0x43 0x1d 0x48 0x1e 0x49 0x1f 0x4a 0x20 0x4b 0x21 0x4c 0x22 0x4d 0x23 0x52 0x24 0x56 0x25 0x5a 0x26 0x5f 0x27 0x60 0x28 0x64 0x29 0x47 0x2a 0x6c 0x2b 0x6f 0x2c 0x73 0x2d 0x7f>;
		};

		qcom,pm@fe87f664 {
			compatible = "qcom,pm";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			reg = <0xfe87f664 0x40>;
			clock-names = "cpu4_clk\0cpu5_clk\0cpu6_clk\0cpu7_clk\0l2_clk";
			clocks = <0xa7 0x6c7dc3ea 0xa7 0x6c7dc3ea 0xa7 0x6c7dc3ea 0xa7 0x6c7dc3ea 0xa7 0x96854074>;
			qcom,tz-flushes-cache;
			qcom,no-pll-switch-for-retention;

			qcom,pm-snoc-client {
				compatible = "qcom,pm-snoc-client";
				qcom,msm-bus,name = "ocimem_snoc";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,vectors-KBps = <0x01 0x249 0x00 0x00 0x01 0x249 0x00 0xc3500>;
			};
		};

		qcom,cpu-sleep-status@f908b008 {
			compatible = "qcom,cpu-sleep-status";
			reg = <0xf908b008 0x100>;
			qcom,cpu-alias-addr = <0x10000>;
			qcom,sleep-status-mask = <0x80000>;
		};

		qcom,rpm-log@fc000000 {
			compatible = "qcom,rpm-log";
			reg = <0xfc000000 0x4000 0xfc190018 0x04>;
			qcom,rpm-addr-phys = <0xfc000000>;
			qcom,offset-version = <0x04>;
			qcom,offset-page-buffer-addr = <0x24>;
			qcom,offset-log-len = <0x28>;
			qcom,offset-log-len-mask = <0x2c>;
			qcom,offset-page-indices = <0x38>;
		};

		qcom,rpm-stats@fc000000 {
			compatible = "qcom,rpm-stats";
			reg = <0xfc000000 0x1000 0xfc190014 0x04 0xfc19001c 0x04>;
			reg-names = "phys_addr_base\0offset_addr\0heap_phys_addrbase";
			qcom,sleep-stats-version = <0x02>;
		};

		qcom,rpm-rbcpr-stats@fc000000 {
			compatible = "qcom,rpmrbcpr-stats";
			reg = <0xfc000000 0x1a0000>;
			qcom,start-offset = <0x190010>;
		};

		qcom,npa-dump@0xfc190020 {
			compatible = "qcom,npa-dump";
			reg = <0xfc190020 0x04 0xfc000000 0x1c00>;
		};

		pinctrl@fd510000 {
			compatible = "qcom,msm-tlmm-8994\0qcom,msm-tlmm-8974";
			reg = <0xfd510000 0x4000>;
			interrupts = <0x00 0xd0 0x00>;

			gp {
				qcom,num-pins = <0x92>;
				#qcom,pin-cells = <0x01>;
				linux,phandle = <0x1bf>;
				phandle = <0x1bf>;

				msm_gpio {
					compatible = "qcom,msm-tlmm-gp";
					gpio-controller;
					#gpio-cells = <0x02>;
					interrupt-controller;
					#interrupt-cells = <0x02>;
					qcom,direct-connect-irqs = <0x08>;
					num_irqs = <0x92>;
					linux,phandle = <0x28>;
					phandle = <0x28>;
				};
			};

			pmx-uartconsole {
				qcom,pins = <0x1bf 0x04 0x1bf 0x05>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x02>;
				label = "uart-console";

				uart-console {
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			blsp2_uart2_active {
				qcom,pins = <0x1bf 0x2d 0x1bf 0x2e 0x1bf 0x2f 0x1bf 0x30>;
				qcom,num-grp-pins = <0x04>;
				qcom,pin-func = <0x02>;
				label = "blsp2_uart2_active";

				default {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			blsp2_uart2_sleep {
				qcom,pins = <0x1bf 0x2d 0x1bf 0x2e 0x1bf 0x2f 0x1bf 0x30>;
				qcom,num-grp-pins = <0x04>;
				qcom,pin-func = <0x00>;
				label = "blsp2_uart2_sleep";

				sleep {
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pmx_mdss {
				label = "mdss-pins";
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x1bf 0x4e>;

				active {
					drive-strength = <0x08>;
					bias-disable = <0x00>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			pmx_mdss_te {
				label = "mdss-te-pins";
				qcom,pin-func = <0x01>;
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x1bf 0x0a>;

				active {
					drive-strength = <0x02>;
					bias-pull-down = <0x00>;
					input-debounce = <0x00>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					input-debounce = <0x00>;
				};
			};

			pmx_hdmi_ddc {
				qcom,pin-func = <0x01>;
				label = "hdmi-ddc-pins";
				qcom,num-grp-pins = <0x02>;
				qcom,pins = <0x1bf 0x20 0x1bf 0x21>;

				ddc_active {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0x44>;
					phandle = <0x44>;
				};

				ddc_suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0x43>;
					phandle = <0x43>;
				};
			};

			pmx_hdmi_hpd {
				qcom,pin-func = <0x01>;
				label = "hdmi-hpd-pin";
				qcom,num-grp-pins = <0x01>;
				qcom,pins = <0x1bf 0x22>;

				hpd_active {
					drive-strength = <0x10>;
					bias-pull-down;
					linux,phandle = <0x42>;
					phandle = <0x42>;
				};

				hpd_suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0x45>;
					phandle = <0x45>;
				};
			};

			mhl_intr {
				qcom,pins = <0x1bf 0x39>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "mhl_intr";

				mhl_intr_active {
					bias-pull-up;
					input-enable;
				};
			};

			mhl_reset {
				qcom,pins = <0x1bf 0x3a>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "mhl_reset";

				mhl_reset_active {
					drive-strength = <0x02>;
					bias-pull-down;
					output-low;
				};
			};

			spi_0_active {
				qcom,pins = <0x1bf 0x00 0x1bf 0x01 0x1bf 0x03>;
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x01>;
				label = "spi_0-active";

				spi_active {
					drive-strength = <0x0c>;
					bias-disable = <0x00>;
				};
			};

			spi_0_suspend {
				qcom,pins = <0x1bf 0x00 0x1bf 0x01 0x1bf 0x03>;
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x01>;
				label = "spi_0-suspend";

				spi_sleep {
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			spi_cs1_active {
				qcom,pins = <0x1bf 0x08>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x04>;
				label = "spi_0-cs1-active";

				cs1_active {
					drive-strength = <0x02>;
					bias-disable = <0x00>;
				};
			};

			spi_cs1_suspend {
				qcom,pins = <0x1bf 0x08>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x04>;
				label = "spi_0-cs1-suspend";

				cs1_sleep {
					drive-strength = <0x02>;
					bias-disable = <0x00>;
				};
			};

			pmx_i2c_1 {
				qcom,pins = <0x1bf 0x02 0x1bf 0x03>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x03>;
				label = "pmx_i2c_1";
				status = "disabled";

				i2c_1_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x119>;
					phandle = <0x119>;
				};

				i2c_1_sleep {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x11a>;
					phandle = <0x11a>;
				};
			};

			audio_ext_devices {
				qcom,pins = <0x1bf 0x60>;
				qcom,num-grp-pins = <0x01>;
				label = "audio-ext-speakers";

				audio_ext_speakers {
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			sdc {
				qcom,num-pins = <0x0a>;
				#qcom,pin-cells = <0x01>;
				linux,phandle = <0x1c0>;
				phandle = <0x1c0>;
			};

			pmx_sdc1_clk {
				qcom,pins = <0x1c0 0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc1-clk";

				clk_on {
					bias-disable;
					drive-strength = <0x10>;
					linux,phandle = <0xc4>;
					phandle = <0xc4>;
				};

				clk_off {
					bias-disable;
					drive-strength = <0x02>;
					linux,phandle = <0xc8>;
					phandle = <0xc8>;
				};
			};

			pmx_sdc1_cmd {
				qcom,pins = <0x1c0 0x01>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc1-cmd";

				cmd_on {
					bias-pull-up;
					drive-strength = <0x08>;
					linux,phandle = <0xc5>;
					phandle = <0xc5>;
				};

				cmd_off {
					bias-pull-up = <0x03>;
					drive-strength = <0x02>;
					linux,phandle = <0xc9>;
					phandle = <0xc9>;
				};
			};

			pmx_sdc1_data {
				qcom,pins = <0x1c0 0x02>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc1-data";

				data_on {
					bias-pull-up;
					drive-strength = <0x08>;
					linux,phandle = <0xc6>;
					phandle = <0xc6>;
				};

				data_off {
					bias-pull-up;
					drive-strength = <0x02>;
					linux,phandle = <0xca>;
					phandle = <0xca>;
				};
			};

			pmx_sdc1_rclk {
				qcom,pins = <0x1c0 0x03>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc1-rclk";

				rclk_on {
					bias-pull-down;
					linux,phandle = <0xc7>;
					phandle = <0xc7>;
				};

				rclk_off {
					bias-pull-down;
					linux,phandle = <0xcb>;
					phandle = <0xcb>;
				};
			};

			pmx_sdc2_clk {
				qcom,pins = <0x1c0 0x04>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc2-clk";

				clk_on {
					bias-disable;
					drive-strength = <0x0a>;
					linux,phandle = <0xd0>;
					phandle = <0xd0>;
				};

				clk_off {
					bias-disable;
					drive-strength = <0x02>;
					linux,phandle = <0xd3>;
					phandle = <0xd3>;
				};
			};

			pmx_sdc2_cmd {
				qcom,pins = <0x1c0 0x05>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc2-cmd";

				cmd_on {
					bias-pull-up;
					drive-strength = <0x0a>;
					linux,phandle = <0xd1>;
					phandle = <0xd1>;
				};

				cmd_off {
					bias-pull-up;
					drive-strength = <0x02>;
					linux,phandle = <0xd4>;
					phandle = <0xd4>;
				};
			};

			pmx_sdc2_data {
				qcom,pins = <0x1c0 0x06>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc2-data";

				data_on {
					bias-pull-up;
					drive-strength = <0x0a>;
					linux,phandle = <0xd2>;
					phandle = <0xd2>;
				};

				data_off {
					bias-pull-up;
					drive-strength = <0x02>;
					linux,phandle = <0xd5>;
					phandle = <0xd5>;
				};
			};

			pmx_sdc3_clk {
				qcom,pins = <0x1c0 0x07>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc3-clk";

				clk_on {
					bias-disable;
					drive-strength = <0x06>;
				};

				clk_off {
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			pmx_sdc3_cmd {
				qcom,pins = <0x1c0 0x08>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc3-cmd";

				cmd_on {
					bias-pull-up;
					drive-strength = <0x06>;
				};

				cmd_off {
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			pmx_sdc3_data {
				qcom,pins = <0x1c0 0x09>;
				qcom,num-grp-pins = <0x01>;
				label = "sdc3-data";

				data_on {
					bias-pull-up;
					drive-strength = <0x06>;
				};

				data_off {
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			pmx_i2c_2 {
				qcom,pins = <0x1bf 0x06 0x1bf 0x07>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x03>;
				label = "pmx_i2c_2";

				i2c_2_active {
					drive-strength = <0x02>;
					bias-disable;
				};

				i2c_2_sleep {
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pmx_i2c_5 {
				qcom,pins = <0x1bf 0x53 0x1bf 0x54>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x03>;
				label = "pmx_i2c_5";

				i2c_5_active {
					drive-strength = <0x02>;
					bias-disable;
				};

				i2c_5_sleep {
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pmx_fm_int_active {
				qcom,pins = <0x1bf 0x09>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_fm_int_active";

				fm_int_active {
					drive-strength = <0x10>;
					bias-pull-up;
				};
			};

			pmx_fm_int_suspend {
				qcom,pins = <0x1bf 0x09>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_fm_int_suspend";

				fm_int_suspend {
					drive-strength = <0x10>;
					bias-pull-up;
				};
			};

			pmx_fm_status_int_active {
				qcom,pins = <0x1bf 0x0b>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_fm_status_int_active";

				fm_status_int_active {
					drive-strength = <0x10>;
					bias-pull-up;
				};
			};

			pmx_fm_status_int_suspend {
				qcom,pins = <0x1bf 0x0b>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_fm_status_int_suspend";

				fm_status_int_suspend {
					drive-strength = <0x10>;
					bias-pull-up;
				};
			};

			pmx_fm_rst_active {
				qcom,pins = <0x1bf 0x3e>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_fm_rst_active";

				fm_rst_active {
					drive-strength = <0x10>;
					bias-pull-down;
				};
			};

			pmx_fm_rst_suspend {
				qcom,pins = <0x1bf 0x3e>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_fm_rst_suspend";

				fm_rst_suspend {
					drive-strength = <0x10>;
					bias-pull-down;
				};
			};

			pmx_i2c_6 {
				qcom,pins = <0x1bf 0x1c 0x1bf 0x1b>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x03>;
				label = "pmx_i2c_6";

				i2c_6_active {
					drive-strength = <0x02>;
					bias-disable;
				};

				i2c_6_sleep {
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			pmx_rd_nfc_int {
				qcom,pins = <0x1bf 0x1d>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_nfc_int";

				active {
					drive-strength = <0x06>;
					bias-pull-up;
				};

				suspend {
					drive-strength = <0x06>;
					bias-pull-up;
				};
			};

			pmx_nfc_reset {
				qcom,pins = <0x1bf 0x1e>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "pmx_nfc_disable";

				active {
					drive-strength = <0x06>;
					bias-pull-up;
				};

				suspend {
					drive-strength = <0x06>;
					bias-disable;
				};
			};

			pmx_ts {
				qcom,pins = <0x1bf 0x3c 0x1bf 0x3d>;
				qcom,pin-func = <0x00>;
				qcom,num-grp-pins = <0x02>;
				label = "pmx_ts";

				ts_active {
					drive-strength = <0x10>;
					bias-pull-up;
				};

				ts_suspend {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_1 {
				qcom,pins = <0x1bf 0x1b>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x05>;
				label = "tpiu-seta-1";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_2 {
				qcom,pins = <0x1bf 0x1c>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x04>;
				label = "tpiu-seta-2";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_3 {
				qcom,pins = <0x1bf 0x35>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x0a>;
				label = "tpiu-seta-3";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_4 {
				qcom,pins = <0x1bf 0x36>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x0b>;
				label = "tpiu-seta-4";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_5 {
				qcom,pins = <0x1bf 0x3f>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				label = "tpiu-seta-5";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_6 {
				qcom,pins = <0x1bf 0x40>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-seta-6";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_7 {
				qcom,pins = <0x1bf 0x41>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-seta-7";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_8 {
				qcom,pins = <0x1bf 0x42>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x08>;
				label = "tpiu-seta-8";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_9 {
				qcom,pins = <0x1bf 0x43>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x08>;
				label = "tpiu-seta-9";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_10 {
				qcom,pins = <0x1bf 0x4a>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x08>;
				label = "tpiu-seta-10";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_11 {
				qcom,pins = <0x1bf 0x4b>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-seta-11";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_12 {
				qcom,pins = <0x1bf 0x4c>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-seta-12";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_13 {
				qcom,pins = <0x1bf 0x4d>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-seta-13";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_14 {
				qcom,pins = <0x1bf 0x55>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-seta-14";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_15 {
				qcom,pins = <0x1bf 0x56>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-seta-15";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_16 {
				qcom,pins = <0x1bf 0x57>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x05>;
				label = "tpiu-seta-16";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_17 {
				qcom,pins = <0x1bf 0x59>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				label = "tpiu-seta-17";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_seta_18 {
				qcom,pins = <0x1bf 0x5a>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				label = "tpiu-seta-18";

				seta {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_1 {
				qcom,pins = <0x1bf 0x0d>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x04>;
				label = "tpiu-setb-1";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_2 {
				qcom,pins = <0x1bf 0x0e>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x04>;
				label = "tpiu-setb-2";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_3 {
				qcom,pins = <0x1bf 0x0f>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				label = "tpiu-setb-3";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_4 {
				qcom,pins = <0x1bf 0x10>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x03>;
				label = "tpiu-setb-4";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_5 {
				qcom,pins = <0x1bf 0x11>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-setb-5";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_6 {
				qcom,pins = <0x1bf 0x12>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-setb-6";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_7 {
				qcom,pins = <0x1bf 0x13>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-setb-7";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_8 {
				qcom,pins = <0x1bf 0x15>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-setb-8";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_9 {
				qcom,pins = <0x1bf 0x16>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x06>;
				label = "tpiu-setb-9";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_10 {
				qcom,pins = <0x1bf 0x17>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-setb-10";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_11 {
				qcom,pins = <0x1bf 0x19>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x08>;
				label = "tpiu-setb-11";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_12 {
				qcom,pins = <0x1bf 0x1a>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-setb-12";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_13 {
				qcom,pins = <0x1bf 0x39>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-setb-13";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_14 {
				qcom,pins = <0x1bf 0x3a>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-setb-14";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_15 {
				qcom,pins = <0x1bf 0x5b>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-setb-15";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_16 {
				qcom,pins = <0x1bf 0x5c>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x05>;
				label = "tpiu-setb-16";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_17 {
				qcom,pins = <0x1bf 0x5d>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-setb-17";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			tpiu_setb_18 {
				qcom,pins = <0x1bf 0x5e>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x07>;
				label = "tpiu-setb-18";

				setb {
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			cti_trigout_a {
				qcom,pins = <0x1bf 0x38>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x09>;
				label = "cti-trigout-a";

				trigout_a {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1bd>;
					phandle = <0x1bd>;
				};
			};

			cti_trigout_c {
				qcom,pins = <0x1bf 0x29>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x04>;
				label = "cti-trigout-c";

				trigout_c {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1be>;
					phandle = <0x1be>;
				};
			};

			wcd9xxx_intr {
				qcom,pins = <0x1bf 0x48>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "wcd-intr-default";

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0xe4>;
					phandle = <0xe4>;
				};
			};

			cci0_active {
				qcom,pins = <0x1bf 0x11 0x1bf 0x12>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x01>;
				label = "cci0-active";

				cci0_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x19f>;
					phandle = <0x19f>;
				};
			};

			cci0_suspend {
				qcom,pins = <0x1bf 0x11 0x1bf 0x12>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x00>;
				label = "cci0-suspend";

				cci0_suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1a1>;
					phandle = <0x1a1>;
				};
			};

			cci1_active {
				qcom,pins = <0x1bf 0x13 0x1bf 0x14>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x01>;
				label = "cci1-active";

				cci1_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1a0>;
					phandle = <0x1a0>;
				};
			};

			cci1_suspend {
				qcom,pins = <0x1bf 0x13 0x1bf 0x14>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x00>;
				label = "cci1-suspend";

				cci1_suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1a2>;
					phandle = <0x1a2>;
				};
			};

			cam_sensor_mclk0_active {
				qcom,pins = <0x1bf 0x0d>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "cam_sensor_mclk0_active";

				cam_sensor_mclk0_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1a7>;
					phandle = <0x1a7>;
				};
			};

			cam_sensor_mclk0_suspend {
				qcom,pins = <0x1bf 0x0d>;
				qcom,num-grp-pins = <0x01>;
				label = "cam_sensor_mclk0_suspend";

				cam_sensor_mclk0_suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0x1a9>;
					phandle = <0x1a9>;
				};
			};

			cam_sensor_rear_active {
				qcom,pins = <0x1bf 0x5c 0x1bf 0x5b>;
				qcom,num-grp-pins = <0x02>;
				label = "cam_sensor_rear_active";

				cam_sensor_rear_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1a8>;
					phandle = <0x1a8>;
				};
			};

			cam_sensor_rear_suspend {
				qcom,pins = <0x1bf 0x5c 0x1bf 0x5b>;
				qcom,num-grp-pins = <0x02>;
				label = "cam_sensor_rear_suspend";

				cam_sensor_rear_suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1aa>;
					phandle = <0x1aa>;
				};
			};

			cam_sensor_mclk1_active {
				qcom,pins = <0x1bf 0x0e>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "cam_sensor_mclk1_active";

				cam_sensor_mclk1_active {
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_mclk1_suspend {
				qcom,pins = <0x1bf 0x0e>;
				qcom,num-grp-pins = <0x01>;
				label = "cam_sensor_mclk1_suspend";

				cam_sensor_mclk1_suspend {
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			cam_sensor_rear2_active {
				qcom,pins = <0x1bf 0x5e 0x1bf 0x5d>;
				qcom,num-grp-pins = <0x02>;
				label = "cam_sensor_rear2_active";

				cam_sensor_rear2_active {
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_rear2_suspend {
				qcom,pins = <0x1bf 0x5e 0x1bf 0x5d>;
				qcom,num-grp-pins = <0x02>;
				label = "cam_sensor_rear2_suspend";

				cam_sensor_rear2_suspend {
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			cam_sensor_mclk2_active {
				qcom,pins = <0x1bf 0x0f>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "cam_sensor_mclk2_active";

				cam_sensor_mclk2_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1ad>;
					phandle = <0x1ad>;
				};
			};

			cam_sensor_mclk2_suspend {
				qcom,pins = <0x1bf 0x0f>;
				qcom,num-grp-pins = <0x01>;
				label = "cam_sensor_mclk2_suspend";

				cam_sensor_mclk2_suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0x1af>;
					phandle = <0x1af>;
				};
			};

			cam_sensor_front_active {
				qcom,pins = <0x1bf 0x68 0x1bf 0x69>;
				qcom,num-grp-pins = <0x02>;
				label = "cam_sensor_front_active";

				cam_sensor_front_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1ae>;
					phandle = <0x1ae>;
				};
			};

			cam_sensor_front_suspend {
				qcom,pins = <0x1bf 0x68 0x1bf 0x69>;
				qcom,num-grp-pins = <0x02>;
				label = "cam_sensor_front_suspend";

				cam_sensor_front_suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1b0>;
					phandle = <0x1b0>;
				};
			};

			cnss_pmux {
				qcom,pins = <0x1bf 0x71>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "cnss_pins";

				default {
					drive-strength = <0x10>;
					bias-pull-down;
				};
			};

			cnss_lpass {
				qcom,pins = <0x1bf 0x70>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "cnss-lpass";

				cnss_lpass_default {
					drive-strength = <0x10>;
					bias-pull-down;
				};
			};

			pcie0_clkreq {
				qcom,pins = <0x1bf 0x36>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				label = "pcie0-clkreq";

				pcie0_clkreq_default {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xb7>;
					phandle = <0xb7>;
				};
			};

			pcie0_perst {
				qcom,pins = <0x1bf 0x35>;
				qcom,num-grp-pins = <0x01>;
				label = "pcie0-perst";

				pcie0_perst_default {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xb8>;
					phandle = <0xb8>;
				};
			};

			pcie0_wake {
				qcom,pins = <0x1bf 0x37>;
				qcom,num-grp-pins = <0x01>;
				label = "pcie0-wake";

				pcie0_wake_default {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xb9>;
					phandle = <0xb9>;
				};
			};

			pcie1_clkreq {
				qcom,pins = <0x1bf 0x24>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x02>;
				label = "pcie1-clkreq";

				pcie1_clkreq_default {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xbc>;
					phandle = <0xbc>;
				};
			};

			pcie1_perst {
				qcom,pins = <0x1bf 0x23>;
				qcom,num-grp-pins = <0x01>;
				label = "pcie1-perst";

				pcie1_perst_default {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xbd>;
					phandle = <0xbd>;
				};
			};

			pcie1_wake {
				qcom,pins = <0x1bf 0x25>;
				qcom,num-grp-pins = <0x01>;
				label = "pcie1-wake";

				pcie1_wake_default {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xbe>;
					phandle = <0xbe>;
				};

				pcie1_wake_sleep {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xbf>;
					phandle = <0xbf>;
				};
			};

			pmx_sec_aux_pcm_sleep {
				qcom,pins = <0x1bf 0x4f 0x1bf 0x50 0x1bf 0x52>;
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x00>;
				label = "pmx_sec_aux_pcm_sleep";

				sec_aux_pcm_sleep {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x137>;
					phandle = <0x137>;
				};
			};

			pmx_sec_aux_pcm_active {
				qcom,pins = <0x1bf 0x4f 0x1bf 0x50 0x1bf 0x52>;
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x01>;
				label = "pmx_sec_aux_pcm_active";

				sec_aux_pcm_active {
					drive-strength = <0x04>;
					bias-disable;
					output-high;
					linux,phandle = <0x139>;
					phandle = <0x139>;
				};
			};

			pmx_sec_aux_pcm_din_sleep {
				qcom,pins = <0x1bf 0x51>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "pmx_sec_aux_pcm_din_sleep";

				sec_aux_pcm_din_sleep {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x138>;
					phandle = <0x138>;
				};
			};

			pmx_sec_aux_pcm_din_active {
				qcom,pins = <0x1bf 0x51>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "pmx_sec_aux_pcm_din_active";

				sec_aux_pcm_din_active {
					drive-strength = <0x08>;
					bias-disable;
					linux,phandle = <0x13a>;
					phandle = <0x13a>;
				};
			};

			pmx_pri_mi2s_sleep {
				qcom,pins = <0x1bf 0x41 0x1bf 0x42>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x00>;
				label = "pri_mi2s_sleep";

				pri_mi2s_sleep {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x135>;
					phandle = <0x135>;
				};
			};

			pmx_pri_mi2s_active {
				qcom,pins = <0x1bf 0x41 0x1bf 0x42>;
				qcom,num-grp-pins = <0x02>;
				qcom,pin-func = <0x01>;
				label = "pri_mi2s_active";

				pri_mi2s_active {
					drive-strength = <0x02>;
					bias-disable;
					output-high;
					linux,phandle = <0x13b>;
					phandle = <0x13b>;
				};
			};

			pmx_pri_mi2s_sd0_sleep {
				qcom,pins = <0x1bf 0x43>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "pri_mi2s_sd0_sleep";

				pri_mi2s_sd0_sleep {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x136>;
					phandle = <0x136>;
				};
			};

			pmx_pri_mi2s_sd0_active {
				qcom,pins = <0x1bf 0x43>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "pri_mi2s_sd0_active";

				pri_mi2s_sd0_active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x13c>;
					phandle = <0x13c>;
				};
			};

			tsif0_signals {
				qcom,pins = <0x1bf 0x59 0x1bf 0x5a 0x1bf 0x5b>;
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x01>;
				label = "tsif0-signals";

				tsif0_signals_active {
					drive_strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xe5>;
					phandle = <0xe5>;
				};
			};

			tsif0_sync {
				qcom,pins = <0x1bf 0x6e>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "tsif0-sync";

				tsif0_sync_active {
					drive_strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xe6>;
					phandle = <0xe6>;
				};
			};

			tsif1_signals {
				qcom,pins = <0x1bf 0x5d 0x1bf 0x5e 0x1bf 0x5f>;
				qcom,num-grp-pins = <0x03>;
				qcom,pin-func = <0x01>;
				label = "tsif1-signals";

				tsif1_signals_active {
					drive_strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xe7>;
					phandle = <0xe7>;
				};
			};

			tsif1_sync {
				qcom,pins = <0x1bf 0x60>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "tsif1-sync";

				tsif1_sync_active {
					drive_strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xe8>;
					phandle = <0xe8>;
				};
			};

			msm_gpio_0 {
				qcom,pins = <0x1bf 0x00>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_0";
				qcom,pin-func = <0x01>;

				active {
					drive-strength = <0x02>;
					bias-disable;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1d0>;
					phandle = <0x1d0>;
				};
			};

			msm_gpio_1 {
				qcom,pins = <0x1bf 0x01>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_1";
				qcom,pin-func = <0x01>;

				active {
					drive-strength = <0x02>;
					bias-disable;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
				};

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0x1d1>;
					phandle = <0x1d1>;
				};
			};

			msm_gpio_2 {
				qcom,pins = <0x1bf 0x02>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_2";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1d2>;
					phandle = <0x1d2>;
				};
			};

			msm_gpio_3 {
				qcom,pins = <0x1bf 0x03>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_3";
				qcom,pin-func = <0x01>;

				active {
					drive-strength = <0x02>;
					bias-disable;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1d3>;
					phandle = <0x1d3>;
				};
			};

			msm_gpio_4 {
				qcom,pins = <0x1bf 0x04>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_4";
				qcom,pin-func = <0x02>;

				suspend {
					drive-strength = <0x04>;
					bias-disable;
					linux,phandle = <0xab>;
					phandle = <0xab>;
				};

				default {
					drive-strength = <0x04>;
					bias-disable;
					linux,phandle = <0x1d4>;
					phandle = <0x1d4>;
				};
			};

			msm_gpio_5 {
				qcom,pins = <0x1bf 0x05>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_5";
				qcom,pin-func = <0x02>;

				suspend {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xac>;
					phandle = <0xac>;
				};

				default {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0x1d5>;
					phandle = <0x1d5>;
				};
			};

			msm_gpio_6 {
				qcom,pins = <0x1bf 0x06>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_6";
				qcom,pin-func = <0x03>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x11c>;
					phandle = <0x11c>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x11e>;
					phandle = <0x11e>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1d6>;
					phandle = <0x1d6>;
				};
			};

			msm_gpio_7 {
				qcom,pins = <0x1bf 0x07>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_7";
				qcom,pin-func = <0x03>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x11d>;
					phandle = <0x11d>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x11f>;
					phandle = <0x11f>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1d7>;
					phandle = <0x1d7>;
				};
			};

			msm_gpio_8 {
				qcom,pins = <0x1bf 0x08>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_8";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1d8>;
					phandle = <0x1d8>;
				};
			};

			msm_gpio_9 {
				qcom,pins = <0x1bf 0x09>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_9";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-high;
					linux,phandle = <0x1d9>;
					phandle = <0x1d9>;
				};
			};

			msm_gpio_10 {
				qcom,pins = <0x1bf 0x0a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_10";
				qcom,pin-func = <0x01>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x36>;
					phandle = <0x36>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x39>;
					phandle = <0x39>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1da>;
					phandle = <0x1da>;
				};
			};

			msm_gpio_11 {
				qcom,pins = <0x1bf 0x0b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_11";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x1db>;
					phandle = <0x1db>;
				};
			};

			msm_gpio_12 {
				qcom,pins = <0x1bf 0x0c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_12";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x1dc>;
					phandle = <0x1dc>;
				};
			};

			msm_gpio_13 {
				qcom,pins = <0x1bf 0x0d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_13";
				qcom,pin-func = <0x01>;

				default {
					drive-strength = <0x06>;
					bias-disable;
					linux,phandle = <0x1dd>;
					phandle = <0x1dd>;
				};
			};

			msm_gpio_14 {
				qcom,pins = <0x1bf 0x0e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_14";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x1de>;
					phandle = <0x1de>;
				};
			};

			msm_gpio_15 {
				qcom,pins = <0x1bf 0x0f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_15";
				qcom,pin-func = <0x01>;

				default {
					drive-strength = <0x06>;
					bias-disable;
					linux,phandle = <0x1df>;
					phandle = <0x1df>;
				};
			};

			msm_gpio_16 {
				qcom,pins = <0x1bf 0x10>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_16";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x1e0>;
					phandle = <0x1e0>;
				};
			};

			msm_gpio_17 {
				qcom,pins = <0x1bf 0x11>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_17";
				qcom,pin-func = <0x01>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1e1>;
					phandle = <0x1e1>;
				};
			};

			msm_gpio_18 {
				qcom,pins = <0x1bf 0x12>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_18";
				qcom,pin-func = <0x01>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1e2>;
					phandle = <0x1e2>;
				};
			};

			msm_gpio_19_active {
				qcom,pins = <0x1bf 0x13>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_19_active";
				qcom,pin-func = <0x01>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1c8>;
					phandle = <0x1c8>;
				};
			};

			msm_gpio_19_suspend {
				qcom,pins = <0x1bf 0x13>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_19_suspend";
				qcom,pin-func = <0x00>;

				suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x1ca>;
					phandle = <0x1ca>;
				};
			};

			msm_gpio_19_default {
				qcom,pins = <0x1bf 0x13>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_19_default";
				qcom,pin-func = <0x01>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1e3>;
					phandle = <0x1e3>;
				};
			};

			msm_gpio_20_active {
				qcom,pins = <0x1bf 0x14>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_20_active";
				qcom,pin-func = <0x01>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1c9>;
					phandle = <0x1c9>;
				};
			};

			msm_gpio_20_suspend {
				qcom,pins = <0x1bf 0x14>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_20_suspend";
				qcom,pin-func = <0x00>;

				suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x1cb>;
					phandle = <0x1cb>;
				};
			};

			msm_gpio_20_default {
				qcom,pins = <0x1bf 0x14>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_20_default";
				qcom,pin-func = <0x01>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1e4>;
					phandle = <0x1e4>;
				};
			};

			msm_gpio_21 {
				qcom,pins = <0x1bf 0x15>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_21";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1e5>;
					phandle = <0x1e5>;
				};
			};

			msm_gpio_22 {
				qcom,pins = <0x1bf 0x16>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_22";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1e6>;
					phandle = <0x1e6>;
				};
			};

			msm_gpio_23 {
				qcom,pins = <0x1bf 0x17>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_23";
				qcom,pin-func = <0x04>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1e7>;
					phandle = <0x1e7>;
				};
			};

			msm_gpio_24 {
				qcom,pins = <0x1bf 0x18>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_24";
				qcom,pin-func = <0x05>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1e8>;
					phandle = <0x1e8>;
				};
			};

			msm_gpio_25 {
				qcom,pins = <0x1bf 0x19>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_25";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1e9>;
					phandle = <0x1e9>;
				};
			};

			msm_gpio_26 {
				qcom,pins = <0x1bf 0x1a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_26";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1ea>;
					phandle = <0x1ea>;
				};
			};

			msm_gpio_27_active {
				qcom,pins = <0x1bf 0x1b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_27_active";
				qcom,pin-func = <0x03>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x12b>;
					phandle = <0x12b>;
				};
			};

			msm_gpio_27_suspend {
				qcom,pins = <0x1bf 0x1b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_27_suspend";
				qcom,pin-func = <0x00>;

				suspend {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x12d>;
					phandle = <0x12d>;
				};
			};

			msm_gpio_27_default {
				qcom,pins = <0x1bf 0x1b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_27_default";
				qcom,pin-func = <0x03>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1eb>;
					phandle = <0x1eb>;
				};
			};

			msm_gpio_28_active {
				qcom,pins = <0x1bf 0x1c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_28_active";
				qcom,pin-func = <0x03>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x12c>;
					phandle = <0x12c>;
				};
			};

			msm_gpio_28_suspend {
				qcom,pins = <0x1bf 0x1c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_28_suspend";
				qcom,pin-func = <0x00>;

				suspend {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x12e>;
					phandle = <0x12e>;
				};
			};

			msm_gpio_28_default {
				qcom,pins = <0x1bf 0x1c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_28_default";
				qcom,pin-func = <0x03>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1ec>;
					phandle = <0x1ec>;
				};
			};

			msm_gpio_29 {
				qcom,pins = <0x1bf 0x1d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_29";
				qcom,pin-func = <0x00>;

				nfc_active {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x120>;
					phandle = <0x120>;
				};

				nfc_suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x122>;
					phandle = <0x122>;
				};

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x1ed>;
					phandle = <0x1ed>;
				};

				felica_active {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};

				felica_suspend {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
				};
			};

			msm_gpio_30 {
				qcom,pins = <0x1bf 0x1e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_30";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x121>;
					phandle = <0x121>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x123>;
					phandle = <0x123>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1ee>;
					phandle = <0x1ee>;
				};
			};

			msm_gpio_31 {
				qcom,pins = <0x1bf 0x1f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_31";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1ef>;
					phandle = <0x1ef>;
				};
			};

			msm_gpio_38 {
				qcom,pins = <0x1bf 0x26>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_38";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x1f0>;
					phandle = <0x1f0>;
				};
			};

			msm_gpio_39 {
				qcom,pins = <0x1bf 0x27>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_39";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1f1>;
					phandle = <0x1f1>;
				};
			};

			msm_gpio_40 {
				qcom,pins = <0x1bf 0x28>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_40";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x1f2>;
					phandle = <0x1f2>;
				};
			};

			msm_gpio_41 {
				qcom,pins = <0x1bf 0x29>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_41";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1f3>;
					phandle = <0x1f3>;
				};
			};

			msm_gpio_42 {
				qcom,pins = <0x1bf 0x2a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_42";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x130>;
					phandle = <0x130>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x131>;
					phandle = <0x131>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x1f4>;
					phandle = <0x1f4>;
				};
			};

			msm_gpio_43 {
				qcom,pins = <0x1bf 0x2b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_43";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1f5>;
					phandle = <0x1f5>;
				};
			};

			msm_gpio_44 {
				qcom,pins = <0x1bf 0x2c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_44";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1f6>;
					phandle = <0x1f6>;
				};
			};

			msm_gpio_45_active {
				qcom,pins = <0x1bf 0x2d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_45_active";
				qcom,pin-func = <0x02>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0xae>;
					phandle = <0xae>;
				};
			};

			msm_gpio_45_suspend {
				qcom,pins = <0x1bf 0x2d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_45_suspend";
				qcom,pin-func = <0x00>;

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-high;
					linux,phandle = <0xb2>;
					phandle = <0xb2>;
				};
			};

			msm_gpio_45_default {
				qcom,pins = <0x1bf 0x2d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_45_default";
				qcom,pin-func = <0x02>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1f7>;
					phandle = <0x1f7>;
				};
			};

			msm_gpio_46_active {
				qcom,pins = <0x1bf 0x2e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_46_active";
				qcom,pin-func = <0x02>;

				active {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xaf>;
					phandle = <0xaf>;
				};
			};

			msm_gpio_46_suspend {
				qcom,pins = <0x1bf 0x2e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_46_suspend";
				qcom,pin-func = <0x02>;

				suspend {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xb3>;
					phandle = <0xb3>;
				};
			};

			msm_gpio_46_default {
				qcom,pins = <0x1bf 0x2e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_46_default";
				qcom,pin-func = <0x02>;

				default {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0x1f8>;
					phandle = <0x1f8>;
				};
			};

			msm_gpio_47_active {
				qcom,pins = <0x1bf 0x2f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_47_active";
				qcom,pin-func = <0x02>;

				active {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xb0>;
					phandle = <0xb0>;
				};
			};

			msm_gpio_47_suspend {
				qcom,pins = <0x1bf 0x2f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_47_suspend";
				qcom,pin-func = <0x02>;

				suspend {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0xb4>;
					phandle = <0xb4>;
				};
			};

			msm_gpio_47_default {
				qcom,pins = <0x1bf 0x2f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_47_default";
				qcom,pin-func = <0x02>;

				default {
					drive-strength = <0x02>;
					bias-pull-up;
					linux,phandle = <0x1f9>;
					phandle = <0x1f9>;
				};
			};

			msm_gpio_48_active {
				qcom,pins = <0x1bf 0x30>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_48_active";
				qcom,pin-func = <0x02>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0xb1>;
					phandle = <0xb1>;
				};
			};

			msm_gpio_48_suspend {
				qcom,pins = <0x1bf 0x30>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_48_suspend";
				qcom,pin-func = <0x00>;

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-high;
					linux,phandle = <0xb5>;
					phandle = <0xb5>;
				};
			};

			msm_gpio_48_default {
				qcom,pins = <0x1bf 0x30>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_48_default";
				qcom,pin-func = <0x02>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x1fa>;
					phandle = <0x1fa>;
				};
			};

			msm_gpio_49 {
				qcom,pins = <0x1bf 0x31>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_49";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x22b>;
					phandle = <0x22b>;
				};
			};

			msm_gpio_50 {
				qcom,pins = <0x1bf 0x32>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_50";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x22c>;
					phandle = <0x22c>;
				};
			};

			msm_gpio_51 {
				qcom,pins = <0x1bf 0x33>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_51";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x22d>;
					phandle = <0x22d>;
				};
			};

			msm_gpio_52 {
				qcom,pins = <0x1bf 0x34>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_52";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1fb>;
					phandle = <0x1fb>;
				};
			};

			msm_gpio_53 {
				qcom,pins = <0x1bf 0x35>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_53";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1fc>;
					phandle = <0x1fc>;
				};
			};

			msm_gpio_54 {
				qcom,pins = <0x1bf 0x36>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_54";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1fd>;
					phandle = <0x1fd>;
				};
			};

			msm_gpio_55 {
				qcom,pins = <0x1bf 0x37>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_55";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1fe>;
					phandle = <0x1fe>;
				};
			};

			msm_gpio_56 {
				qcom,pins = <0x1bf 0x38>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_56";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x37>;
					phandle = <0x37>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x3a>;
					phandle = <0x3a>;
				};

				default {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x1ff>;
					phandle = <0x1ff>;
				};
			};

			msm_gpio_57 {
				qcom,pins = <0x1bf 0x39>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_57";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x200>;
					phandle = <0x200>;
				};
			};

			msm_gpio_58 {
				qcom,pins = <0x1bf 0x3a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_58";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x201>;
					phandle = <0x201>;
				};
			};

			msm_gpio_59 {
				qcom,pins = <0x1bf 0x3b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_59";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x202>;
					phandle = <0x202>;
				};
			};

			msm_gpio_60 {
				qcom,pins = <0x1bf 0x3c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_60";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x203>;
					phandle = <0x203>;
				};
			};

			msm_gpio_61 {
				qcom,pins = <0x1bf 0x3d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_61";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x204>;
					phandle = <0x204>;
				};
			};

			msm_gpio_62 {
				qcom,pins = <0x1bf 0x3e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_62";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x205>;
					phandle = <0x205>;
				};
			};

			msm_gpio_63 {
				qcom,pins = <0x1bf 0x3f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_63";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x206>;
					phandle = <0x206>;
				};
			};

			msm_gpio_64 {
				qcom,pins = <0x1bf 0x40>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_64";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x207>;
					phandle = <0x207>;
				};
			};

			msm_gpio_69 {
				qcom,pins = <0x1bf 0x45>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_69";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x208>;
					phandle = <0x208>;
				};
			};

			msm_gpio_74 {
				qcom,pins = <0x1bf 0x4a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_74";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x209>;
					phandle = <0x209>;
				};
			};

			msm_gpio_75 {
				qcom,pins = <0x1bf 0x4b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_75";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x20a>;
					phandle = <0x20a>;
				};
			};

			msm_gpio_76 {
				qcom,pins = <0x1bf 0x4c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_76";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x20b>;
					phandle = <0x20b>;
				};
			};

			msm_gpio_77 {
				qcom,pins = <0x1bf 0x4d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_77";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x20c>;
					phandle = <0x20c>;
				};
			};

			msm_gpio_78 {
				qcom,pins = <0x1bf 0x4e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_78";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x38>;
					phandle = <0x38>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x3b>;
					phandle = <0x3b>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x20d>;
					phandle = <0x20d>;
				};
			};

			msm_gpio_83 {
				qcom,pins = <0x1bf 0x53>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_83";
				qcom,pin-func = <0x03>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x124>;
					phandle = <0x124>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x126>;
					phandle = <0x126>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x20e>;
					phandle = <0x20e>;
				};
			};

			msm_gpio_84 {
				qcom,pins = <0x1bf 0x54>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_84";
				qcom,pin-func = <0x03>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x125>;
					phandle = <0x125>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x127>;
					phandle = <0x127>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0x20f>;
					phandle = <0x20f>;
				};
			};

			msm_gpio_85 {
				qcom,pins = <0x1bf 0x55>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_85";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x210>;
					phandle = <0x210>;
				};
			};

			msm_gpio_86 {
				qcom,pins = <0x1bf 0x56>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_86";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x211>;
					phandle = <0x211>;
				};
			};

			msm_gpio_87 {
				qcom,pins = <0x1bf 0x57>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_87";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x212>;
					phandle = <0x212>;
				};
			};

			msm_gpio_88 {
				qcom,pins = <0x1bf 0x58>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_88";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x213>;
					phandle = <0x213>;
				};
			};

			msm_gpio_89 {
				qcom,pins = <0x1bf 0x59>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_89";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x214>;
					phandle = <0x214>;
				};
			};

			msm_gpio_90 {
				qcom,pins = <0x1bf 0x5a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_90";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x215>;
					phandle = <0x215>;
				};
			};

			msm_gpio_91 {
				qcom,pins = <0x1bf 0x5b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_91";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1c2>;
					phandle = <0x1c2>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1c4>;
					phandle = <0x1c4>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x216>;
					phandle = <0x216>;
				};
			};

			msm_gpio_92 {
				qcom,pins = <0x1bf 0x5c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_92";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x217>;
					phandle = <0x217>;
				};
			};

			msm_gpio_93 {
				qcom,pins = <0x1bf 0x5d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_93";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x218>;
					phandle = <0x218>;
				};
			};

			msm_gpio_94 {
				qcom,pins = <0x1bf 0x5e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_94";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x219>;
					phandle = <0x219>;
				};
			};

			msm_gpio_95 {
				qcom,pins = <0x1bf 0x5f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_95";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x21a>;
					phandle = <0x21a>;
				};
			};

			msm_gpio_96 {
				qcom,pins = <0x1bf 0x60>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_96";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x21b>;
					phandle = <0x21b>;
				};
			};

			msm_gpio_100 {
				qcom,pins = <0x1bf 0x64>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_100";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x237>;
					phandle = <0x237>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x238>;
					phandle = <0x238>;
				};

				default {
					drive-strength = <0x02>;
					bias-pull-up;
					input-enable;
					linux,phandle = <0x21c>;
					phandle = <0x21c>;
				};
			};

			msm_gpio_102 {
				qcom,pins = <0x1bf 0x66>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_102";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x21d>;
					phandle = <0x21d>;
				};
			};

			msm_gpio_103 {
				qcom,pins = <0x1bf 0x67>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_103";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x21e>;
					phandle = <0x21e>;
				};
			};

			msm_gpio_104 {
				qcom,pins = <0x1bf 0x68>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_104";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x21f>;
					phandle = <0x21f>;
				};
			};

			msm_gpio_105 {
				qcom,pins = <0x1bf 0x69>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_105";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x220>;
					phandle = <0x220>;
				};
			};

			msm_gpio_106 {
				qcom,pins = <0x1bf 0x6a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_106";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x221>;
					phandle = <0x221>;
				};
			};

			msm_gpio_107 {
				qcom,pins = <0x1bf 0x6b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_107";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x222>;
					phandle = <0x222>;
				};
			};

			msm_gpio_108 {
				qcom,pins = <0x1bf 0x6c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_108";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x1cd>;
					phandle = <0x1cd>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x1cf>;
					phandle = <0x1cf>;
				};

				default {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x223>;
					phandle = <0x223>;
				};
			};

			msm_gpio_109 {
				qcom,pins = <0x1bf 0x6d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_109";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x132>;
					phandle = <0x132>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x133>;
					phandle = <0x133>;
				};

				reset {
					drive-strength = <0x02>;
					bias-disable;
					output-high;
					linux,phandle = <0x134>;
					phandle = <0x134>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x224>;
					phandle = <0x224>;
				};
			};

			msm_gpio_110 {
				qcom,pins = <0x1bf 0x6e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_110";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1c3>;
					phandle = <0x1c3>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1c5>;
					phandle = <0x1c5>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x225>;
					phandle = <0x225>;
				};
			};

			msm_gpio_111 {
				qcom,pins = <0x1bf 0x6f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_111";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x1c6>;
					phandle = <0x1c6>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0x1c7>;
					phandle = <0x1c7>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					input-enable;
					linux,phandle = <0x226>;
					phandle = <0x226>;
				};
			};

			msm_gpio_112 {
				qcom,pins = <0x1bf 0x70>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_112";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x227>;
					phandle = <0x227>;
				};
			};

			msm_gpio_113 {
				qcom,pins = <0x1bf 0x71>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_113";
				qcom,pin-func = <0x00>;

				active {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1cc>;
					phandle = <0x1cc>;
				};

				suspend {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x1ce>;
					phandle = <0x1ce>;
				};

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x228>;
					phandle = <0x228>;
				};
			};

			msm_gpio_114 {
				qcom,pins = <0x1bf 0x72>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_114";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x229>;
					phandle = <0x229>;
				};
			};

			msm_gpio_115 {
				qcom,pins = <0x1bf 0x73>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_115";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_116 {
				qcom,pins = <0x1bf 0x74>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_116";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_117 {
				qcom,pins = <0x1bf 0x75>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_117";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x234>;
					phandle = <0x234>;
				};
			};

			msm_gpio_118 {
				qcom,pins = <0x1bf 0x76>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_118";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_120 {
				qcom,pins = <0x1bf 0x78>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_120";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_121 {
				qcom,pins = <0x1bf 0x79>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_121";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_122 {
				qcom,pins = <0x1bf 0x7a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_122";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x22a>;
					phandle = <0x22a>;
				};
			};

			msm_gpio_123 {
				qcom,pins = <0x1bf 0x7b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_123";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x235>;
					phandle = <0x235>;
				};
			};

			msm_gpio_124 {
				qcom,pins = <0x1bf 0x7c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_124";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_125 {
				qcom,pins = <0x1bf 0x7d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_125";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x22e>;
					phandle = <0x22e>;
				};
			};

			msm_gpio_126 {
				qcom,pins = <0x1bf 0x7e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_126";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_127 {
				qcom,pins = <0x1bf 0x7f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_127";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x236>;
					phandle = <0x236>;
				};
			};

			msm_gpio_130 {
				qcom,pins = <0x1bf 0x82>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_130";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x22f>;
					phandle = <0x22f>;
				};
			};

			msm_gpio_131 {
				qcom,pins = <0x1bf 0x83>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_131";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_132 {
				qcom,pins = <0x1bf 0x84>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_132";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x230>;
					phandle = <0x230>;
				};
			};

			msm_gpio_133 {
				qcom,pins = <0x1bf 0x85>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_133";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x231>;
					phandle = <0x231>;
				};
			};

			msm_gpio_136 {
				qcom,pins = <0x1bf 0x88>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_136";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_137 {
				qcom,pins = <0x1bf 0x89>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_137";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_138 {
				qcom,pins = <0x1bf 0x8a>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_138";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_139 {
				qcom,pins = <0x1bf 0x8b>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_139";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_140 {
				qcom,pins = <0x1bf 0x8c>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_140";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_141 {
				qcom,pins = <0x1bf 0x8d>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_141";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_142 {
				qcom,pins = <0x1bf 0x8e>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_142";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x232>;
					phandle = <0x232>;
				};
			};

			msm_gpio_143 {
				qcom,pins = <0x1bf 0x8f>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_143";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0x233>;
					phandle = <0x233>;
				};
			};

			msm_gpio_144 {
				qcom,pins = <0x1bf 0x90>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_144";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			msm_gpio_145 {
				qcom,pins = <0x1bf 0x91>;
				qcom,num-grp-pins = <0x01>;
				label = "msm_gpio_145";
				qcom,pin-func = <0x00>;

				default {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			fpc_spi_mosi_active {
				qcom,pins = <0x1bf 0x00>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "fpc_spi_mosi_active";

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0xdb>;
					phandle = <0xdb>;
				};
			};

			fpc_spi_miso_active {
				qcom,pins = <0x1bf 0x01>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "fpc_spi_miso_active";

				active {
					drive-strength = <0x02>;
					bias-pull-down;
					linux,phandle = <0xdc>;
					phandle = <0xdc>;
				};
			};

			fpc_spi_clk_active {
				qcom,pins = <0x1bf 0x03>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x01>;
				label = "fpc_spi_clk_active";

				active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0xdd>;
					phandle = <0xdd>;
				};
			};

			fpc_cs_manual {
				qcom,pins = <0x1bf 0x02 0x1bf 0x08>;
				qcom,num-grp-pins = <0x02>;
				label = "fpc_cs_manual";
				qcom,pin-func = <0x00>;

				output-low {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0xe0>;
					phandle = <0xe0>;
				};

				output-high {
					drive-strength = <0x02>;
					bias-disable;
					output-high;
					linux,phandle = <0xe1>;
					phandle = <0xe1>;
				};
			};

			fpc_cs_active {
				qcom,pins = <0x1bf 0x02 0x1bf 0x08>;
				qcom,num-grp-pins = <0x02>;
				label = "fpc_cs_active";
				qcom,pin-func = <0x01>;

				spi-active {
					drive-strength = <0x02>;
					bias-disable;
					linux,phandle = <0xe2>;
					phandle = <0xe2>;
				};
			};

			fpc_reset {
				qcom,pins = <0x1bf 0x59>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "fpc_reset";

				reset {
					drive-strength = <0x02>;
					bias-disable;
					output-low;
					linux,phandle = <0xde>;
					phandle = <0xde>;
				};

				active {
					drive-strength = <0x02>;
					bias-disable;
					output-high;
					linux,phandle = <0xdf>;
					phandle = <0xdf>;
				};
			};

			fpc_irq_active {
				qcom,pins = <0x1bf 0x5a>;
				qcom,num-grp-pins = <0x01>;
				qcom,pin-func = <0x00>;
				label = "fpc_irq_active";

				active {
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
					linux,phandle = <0xe3>;
					phandle = <0xe3>;
				};
			};
		};

		gen-vkeys {
			compatible = "qcom,gen-vkeys";
			label = "synaptics_dsx";
			qcom,disp-maxx = <0x63f>;
			qcom,disp-maxy = <0x9ff>;
			qcom,panel-maxx = <0x63f>;
			qcom,panel-maxy = <0xa8f>;
			qcom,key-codes = <0x9e 0x8b 0x66 0xd9>;
		};

		gpio_keys {
			compatible = "gpio-keys";
			input-name = "gpio-keys";

			vol_up {
				label = "volume_up";
				gpios = <0xcf 0x03 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
			};

			cam_snapshot {
				label = "cam_snapshot";
				gpios = <0xcf 0x04 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x2fe>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
			};

			cam_focus {
				label = "cam_focus";
				gpios = <0xcf 0x05 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x210>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
			};

			vol_dn {
				label = "volume_down";
				gpios = <0xcf 0x02 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x72>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
			};
		};

		ramoops {
			compatible = "ramoops";
			status = "ok";
			android,ramoops-buffer-start = <0x1fe00000>;
			android,ramoops-buffer-size = <0x200000>;
			android,ramoops-console-size = <0x100000>;
			android,ramoops-record-size = <0x10000>;
			android,ramoops-ftrace-size = <0x10000>;
			android,ramoops-pmsg-size = <0x80000>;
			android,ramoops-dump-oops = <0x01>;
			linux,contiguous-region = <0x1c1>;

			android,ramoops-hole {
				compatible = "qcom,msm-contig-mem";
				qcom,memblock-reserve = <0x1fe00000 0x200000>;
			};
		};

		bcm43xx {
			compatible = "bcm,bcm43xx";
			gpios = <0x28 0x5b 0x00 0x28 0x6e 0x00>;
			pinctrl-names = "default\0sleep\0wake_irq_active\0wake_irq_suspend";
			pinctrl-0 = <0x1c2 0x1c3>;
			pinctrl-1 = <0x1c4 0x1c5>;
			pinctrl-2 = <0x1c6>;
			pinctrl-3 = <0x1c7>;
		};

		i2c@f9926000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg-names = "qup_phys_addr\0bam_phys_addr";
			reg = <0xf9926000 0x1000 0xf9904000 0x19000>;
			interrupt-names = "qup_irq\0bam_irq";
			interrupts = <0x00 0x62 0x00 0x00 0xee 0x00>;
			qcom,clk-freq-out = <0x56ab8>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk\0core_clk";
			clocks = <0xaa 0x8caa5b4f 0xaa 0xd7f40f6f>;
			pinctrl-names = "i2c_active\0i2c_sleep";
			pinctrl-0 = <0x1c8 0x1c9>;
			pinctrl-1 = <0x1ca 0x1cb>;
			qcom,noise-rjct-scl = <0x00>;
			qcom,noise-rjct-sda = <0x00>;
			qcom,bam-pipe-idx-cons = <0x12>;
			qcom,bam-pipe-idx-prod = <0x13>;
			qcom,master-id = <0x56>;
			status = "ok";
		};

		ldo_vibrator {
			compatible = "ldo-vibrator";
			gpios = <0x3c 0x01 0x01>;
		};

		bcmdhd_wlan {
			compatible = "android,bcmdhd_wlan";
			gpios = <0x28 0x71 0x00 0x28 0x6c 0x00>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x1cc 0x1cd>;
			pinctrl-1 = <0x1ce 0x1cf>;
			wlan-pci-number = <0x01>;
		};

		somc_pinctrl {
			compatible = "somc-pinctrl";
			pinctrl-names = "platform_common_default\0product_common_default\0variant_default";
			pinctrl-0 = <0x1d0 0x1d1 0x1d2 0x1d3 0x1d4 0x1d5 0x1d6 0x1d7 0x1d8 0x1d9 0x1da 0x1db 0x1dc 0x1dd 0x1de 0x1df 0x1e0 0x1e1 0x1e2 0x1e3 0x1e4 0x1e5 0x1e6 0x1e7 0x1e8 0x1e9 0x1ea 0x1eb 0x1ec 0x1ed 0x1ee 0x1ef 0x1f0 0x1f1 0x1f2 0x1f3 0x1f4 0x1f5 0x1f6 0x1f7 0x1f8 0x1f9 0x1fa 0x1fb 0x1fc 0x1fd 0x1fe 0x1ff 0x200 0x201 0x202 0x203 0x204 0x205 0x206 0x207 0x208 0x209 0x20a 0x20b 0x20c 0x20d 0x20e 0x20f 0x210 0x211 0x212 0x213 0x214 0x215 0x216 0x217 0x218 0x219 0x21a 0x21b 0x21c 0x21d 0x21e 0x21f 0x220 0x221 0x222 0x223 0x224 0x225 0x226 0x227 0x228 0x229 0x22a>;
			pinctrl-1 = <0x22b 0x22c 0x22d 0x22e 0x22f 0x230 0x231 0x232 0x233>;
			pinctrl-2 = <0x234 0x235 0x236>;
		};

		bu520x1nvx {
			compatible = "rohm,bu520x1nvx";

			acc_cover {
				label = "lid";
				gpios = <0xcf 0x0b 0x01>;
				lid-pin = <0x01>;
				debounce-interval = <0x32>;
			};
		};

		sim_detect {
			compatible = "sim-detect";
			interrupt-parent = <0x28>;
			interrupts = <0x34 0x00>;

			sim1_det {
				label = "sim-detection";
				pinctrl-names = "tlmm_gpio_key_active\0tlmm_gpio_key_suspend";
				pinctrl-0 = <0x237>;
				pinctrl-1 = <0x238>;
				gpios = <0x28 0x64 0x00>;
				debounce-interval = <0x0a>;
			};

			sim2_det {
				label = "sim2-detection";
				gpios = <0x28 0x34 0x00>;
				debounce-interval = <0x0a>;
			};
		};

		qcom,msm-pcm-bit {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x03>;
			qcom,msm-pcm-bit;
			linux,phandle = <0x140>;
			phandle = <0x140>;
		};

		qcom,qseecom@e900000 {
			compatible = "qcom,qseecom";
			reg = <0xe900000 0x1900000>;
			reg-names = "secapp-region";
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,file-encrypt-pipe-pair = <0x00>;
			qcom,support-multiple-ce-hw-instance;
			qcom,hlos-num-ce-hw-instances = <0x02>;
			qcom,hlos-ce-hw-instance = <0x01 0x02>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,support-fde;
			qcom,support-pfe;
			qcom,no-clock-support;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x00 0x00 0x37 0x200 0x00 0x00 0x37 0x200 0x1d4c0 0x124f80 0x37 0x200 0x60180 0x3c0f00>;
			clock-names = "core_clk\0ufs_core_clk_src\0ufs_core_clk\0ufs_bus_clk\0ufs_iface_clk";
			clocks = <0x47 0xaa858373 0xaa 0x297ca380 0xaa 0x47c743a7 0xaa 0x19d38312 0xaa 0x1914bb84>;
			qcom,ce-opp-freq = <0xa37d070>;
		};
	};

	chosen {
		bootargs = "sched_enable_hmp=1 sched_enable_power_aware=1";
	};

	aliases {
		sdhc1 = "/soc/sdhci@f9824900";
		sdhc2 = "/soc/sdhci@f98a4900";
		sdhc3 = "/soc/sdhci@f9864900";
		i2c6 = "/soc/i2c@f9928000";
		i2c1 = "/soc/i2c@f9923000";
		i2c2 = "/soc/i2c@f9924000";
		i2c5 = "/soc/i2c@f9967000";
		spi0 = "/soc/spi@f9923000";
		qup2 = "/soc/i2c@f9924000";
		i2c4 = "/soc/i2c@f9926000";
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x00 0x00 0x00>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;

		secure_region@0 {
			linux,reserve-contiguous-region;
			reg = <0x00 0x00 0x00 0x12c00000>;
			label = "secure_mem";
			linux,phandle = <0x193>;
			phandle = <0x193>;
		};

		adsp_region@0 {
			linux,reserve-contiguous-region;
			reg = <0x00 0x00 0x00 0x3f00000>;
			label = "adsp_mem";
			linux,phandle = <0xc2>;
			phandle = <0xc2>;
		};

		qsecom_region@0 {
			linux,reserve-contiguous-region;
			reg = <0x00 0x00 0x00 0x1900000>;
			label = "qseecom_mem";
			linux,phandle = <0x194>;
			phandle = <0x194>;
		};

		audio_region@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			reg = <0x00 0x00 0x00 0x614000>;
			label = "audio_mem";
			linux,phandle = <0x16b>;
			phandle = <0x16b>;
		};

		debug_region@0 {
			compatible = "qcom,debug_region";
			linux,reserve-contiguous-region;
			linux,reserve-region;
			linux,remove-completely;
			reg = <0x00 0x6200000 0x00 0x100000>;
			label = "debug_mem";
		};

		removed_regions@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			linux,remove-completely;
			reg = <0x00 0x6a00000 0x00 0x9800000>;
			label = "memory_hole";
		};

		dfps_data_mem@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			reg = <0x00 0x3400000 0x00 0x1000>;
			label = "dfps_data_mem";
			linux,phandle = <0x46>;
			phandle = <0x46>;
		};

		cont_splash_mem@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			reg = <0x00 0x3401000 0x00 0x2200000>;
			label = "cont_splash_mem";
			linux,phandle = <0x2a>;
			phandle = <0x2a>;
		};

		peripheral_region@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			linux,remove-completely;
			reg = <0x00 0xca00000 0x00 0x3600000>;
			label = "peripheral_mem";
			linux,phandle = <0x104>;
			phandle = <0x104>;
		};

		modem_region@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			linux,remove-completely;
			reg = <0x00 0x7000000 0x00 0x5a00000>;
			label = "modem_mem";
			linux,phandle = <0x108>;
			phandle = <0x108>;
		};

		fb_region@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			reg = <0x00 0x40000000 0x00 0x1000000>;
			label = "fb_mem";
			linux,phandle = <0x29>;
			phandle = <0x29>;
		};

		ramoops_region@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			reg = <0x00 0x1fe00000 0x00 0x200000>;
			linux,remove-completely;
			label = "ramoops_mem";
			linux,phandle = <0x1c1>;
			phandle = <0x1c1>;
		};
	};

	bt_qca6174 {
		compatible = "qca,qca6174";
		qca,bt-reset-gpio = <0xcf 0x13 0x00>;
		qca,bt-vdd-pa-supply = <0x239>;
		qca,bt-vdd-io-supply = <0x3f>;
		qca,bt-vdd-xtal-supply = <0x23a>;
		qca,bt-vdd-io-voltage-level = <0x1b7740 0x1b7740>;
		qca,bt-vdd-xtal-voltage-level = <0x1b7740 0x1b7740>;
	};

	qcom,battery-data {
		qcom,batt-id-range-pct = <0x11>;
		linux,phandle = <0xf2>;
		phandle = <0xf2>;

		qcom,kitakami-sumire-send {
			qcom,max-voltage-uv = <0x426030>;
			qcom,v-cutoff-uv = <0x33e140>;
			qcom,chg-term-ua = <0x186a0>;
			somc,step-charge-en = <0x01>;
			somc,step-charge-threshold = <0x41>;
			somc,step-charge-current-ma = <0x834>;
			qcom,batt-id-kohm = <0xde>;
			qcom,battery-type = "1294-1249";
			qcom,chg-rslow-comp-c1 = <0x26908e>;
			qcom,chg-rslow-comp-c2 = <0x29681b>;
			qcom,chg-rs-to-rslow = <0x14405a>;
			qcom,chg-rslow-comp-thr = <0x99>;
			qcom,fg-profile-data = <0xdf83807c 0x8c803076 0x4b83f65c 0xa082898d 0x4822a99 0xedb65cc2 0x5d12c782 0xe5781577 0xde702783 0x8179d585 0xa815d82 0xc5928eaf 0x7cb97d12 0xd70b085a 0xce6e4afc 0x6c2ae63f 0xcf300000 0x8e358e3b 0xc53e0000 0x00 0x00 0xf771dd70 0x4b77ad73 0xf676c069 0x52749179 0xc9768369 0xcf7885c0 0xc1c5a00 0x4da0710c 0x2800ff36 0xf0113003 0x0c>;
		};

		qcom,kitakami-sumire-lg {
			qcom,max-voltage-uv = <0x426030>;
			qcom,v-cutoff-uv = <0x33e140>;
			qcom,chg-term-ua = <0x186a0>;
			qcom,batt-id-kohm = <0x7b>;
			qcom,battery-type = "1294-1251";
			qcom,chg-rslow-comp-c1 = <0x266312>;
			qcom,chg-rslow-comp-c2 = <0x26fe8b>;
			qcom,chg-rs-to-rslow = <0x12dcd2>;
			qcom,chg-rslow-comp-thr = <0x99>;
			qcom,fg-profile-data = <0xd683507c 0x7c802a76 0x7283b37c 0x63902497 0x37822698 0xbb51dc0 0x5219e482 0x4784175 0x47703183 0xdb78aa84 0xb27a6282 0x1898d9b5 0xc1c17716 0xb90b755a 0xce6e4afc 0xbd3c293d 0xfe120000 0x3847cd48 0x1d3e0000 0x00 0x00 0xfb71cd70 0x9b6fa081 0xa476d26a 0xc65c2980 0x2b753368 0x675959a2 0x32536034 0x54a0710c 0x2800ff36 0xf0113003 0x0c>;
		};
	};
};
