#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 14 17:55:43 2020
# Process ID: 18552
# Current directory: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25012 C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.xpr
# Log file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/vivado.log
# Journal file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.xpupupdate_compile_order -fileset sources_open_bd_design {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral xilinx.com user out_SSD 1.0 -dir C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:out_SSD:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:out_SSD:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:out_SSD:1.0]
set_property  ip_repo_paths  {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo/out_SSD_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0 C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_out_SSD_v1_0 -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/../ip_repo c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml
update_compile_order -fileset sources_1
current_project APP6
current_project edit_out_SSD_v1_0
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:out_SSD:1.0 out_SSD_0
endgroup
set_property location {6 2020 589} [get_bd_cells out_SSD_0]
startgroup
make_bd_pins_external  [get_bd_pins out_SSD_0/out_SSD]
endgroup
set_property name out_SSD [get_bd_ports out_SSD_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/out_SSD_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins out_SSD_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_intc_1/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
save_bd_design
reset_run synth_1
reset_run design_1_axi_quad_spi_0_1_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
reset_run design_1_axi_intc_1_0_synth_1
reset_run design_1_in_potentio_0_0_synth_1
reset_run design_1_rst_clk_wiz_1_100M_1_0_synth_1
reset_run design_1_out_SSD_0_0_synth_1
reset_run design_1_axi_quad_spi_0_1_synth_1
reset_run design_1_xbar_0_synth_1
ipx::edit_ip_in_project -upgrade true -name in_potentio_v1_0_project -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.tmp/in_potentio_v1_0_project c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:in_potentio:1.0 [get_ips  design_1_in_potentio_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_in_potentio_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name out_SSD_v1_0_project -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.tmp/out_SSD_v1_0_project c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/out_SSD_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:out_SSD:1.0 [get_ips  design_1_out_SSD_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_out_SSD_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name in_potentio_v1_0_project -directory C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.tmp/in_potentio_v1_0_project c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/in_potentio_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:in_potentio:1.0 [get_ips  design_1_in_potentio_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_in_potentio_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports GPIO_0]
delete_bd_objs [get_bd_ports LEDS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property name o_SSD [get_bd_ports out_SSD]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
file copy -force C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
