/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire [17:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(in_data[151] ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_13z = !(celloutsig_1_9z ? celloutsig_1_3z[2] : celloutsig_1_1z);
  assign celloutsig_0_5z = !(celloutsig_0_4z ? in_data[9] : celloutsig_0_4z);
  assign celloutsig_0_7z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_6z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[49]);
  assign celloutsig_0_22z = !(celloutsig_0_2z[5] ? _00_ : celloutsig_0_18z);
  assign celloutsig_0_13z = ~celloutsig_0_9z[1];
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_0z) & (in_data[82] | celloutsig_0_0z));
  assign celloutsig_1_0z = ~((in_data[153] | in_data[116]) & (in_data[147] | in_data[136]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_18z = ~((in_data[30] | celloutsig_0_13z) & (celloutsig_0_14z | celloutsig_0_2z[5]));
  assign celloutsig_0_19z = ~((celloutsig_0_0z | celloutsig_0_5z) & (celloutsig_0_8z | celloutsig_0_2z[4]));
  assign celloutsig_0_11z = celloutsig_0_5z | ~(celloutsig_0_10z);
  assign celloutsig_0_15z = celloutsig_0_14z | ~(in_data[87]);
  assign celloutsig_1_12z = ~(celloutsig_1_0z ^ celloutsig_1_10z[8]);
  assign celloutsig_1_19z = ~(celloutsig_1_1z ^ celloutsig_1_12z);
  assign celloutsig_1_10z = { celloutsig_1_7z[3:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z } + { celloutsig_1_7z[3:1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_2z = { in_data[65:58], celloutsig_0_1z } + in_data[31:23];
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_6z } + { _01_[9:4], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_21z };
  reg [17:0] _23_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _23_ <= 18'h00000;
    else _23_ <= { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_6z };
  assign { _02_[17:15], _00_, _02_[13:0] } = _23_;
  reg [6:0] _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 7'h00;
    else _24_ <= { in_data[92:89], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z };
  assign { _01_[9:4], _03_[0] } = _24_;
  assign celloutsig_0_10z = { in_data[36:28], celloutsig_0_7z, celloutsig_0_4z } == { in_data[25:16], celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_6z ? { celloutsig_1_3z[4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } : { 1'h0, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_9z ? { celloutsig_1_10z[5], celloutsig_1_3z } : { celloutsig_1_10z[6:1], celloutsig_1_8z };
  assign celloutsig_1_18z = celloutsig_1_13z ? { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_10z } : { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_1z ? { celloutsig_0_2z[7:4], 1'h1, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z } : { in_data[90:84], celloutsig_0_0z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[117:112] };
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_21z = & { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_0z = ^ in_data[56:52];
  assign celloutsig_1_1z = ^ { in_data[122:121], celloutsig_1_0z };
  assign celloutsig_0_8z = ^ { in_data[75:36], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_24z = { celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } >> { _02_[11:10], celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_5z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_2z) | (in_data[163] & celloutsig_1_4z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & in_data[89]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_14z = ~((celloutsig_1_2z & celloutsig_1_10z[3]) | (in_data[147] & celloutsig_1_13z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_0z & in_data[2]));
  assign celloutsig_0_12z = ~((celloutsig_0_8z & celloutsig_0_3z) | (in_data[27] & celloutsig_0_8z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z[7] & celloutsig_0_9z[3]) | (celloutsig_0_11z & celloutsig_0_9z[0]));
  assign celloutsig_0_23z = ~((celloutsig_0_5z & celloutsig_0_11z) | (celloutsig_0_22z & celloutsig_0_6z));
  assign _01_[3:0] = { celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_21z };
  assign _02_[14] = _00_;
  assign _03_[6:1] = _01_[9:4];
  assign { out_data[142:128], out_data[96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
