{"vcs1":{"timestamp_begin":1739094452.982996608, "rt":0.24, "ut":0.09, "st":0.11}}
{"vcselab":{"timestamp_begin":1739094453.303274100, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739094453.620033311, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739094452.751583436}
{"VCS_COMP_START_TIME": 1739094452.751583436}
{"VCS_COMP_END_TIME": 1739094453.833687327}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150356}}
