{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "how-to for some common basic tasks when building hardware platforms.\n",
    "    \n",
    "    These guides use vivado 2023.1 and vitis 2023.1\n",
    "    \n",
    "    unless otherwise states these guides will use a PYNQ-Z1 board\n",
    "\n",
    "    target language VHDL\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# How to use Uartlite \n",
    "create block design, name it 'ic20_top'\n",
    "\n",
    "[+] ZYNQ7 Processing System\n",
    "\n",
    "[+] AXI UARTlite\n",
    "\n",
    "    double click AXI Uartlite core and change baud rate to 115200\n",
    "\n",
    "    run block automation \n",
    "\n",
    "    run connection automation (all automation)\n",
    "\n",
    "    In 'Sources' right click ic20_top and create HDL wrapper. \n",
    "\n",
    "![pic](assets/uartlite_blockdiagram.png \"Block Diagram\")\n",
    "\n",
    "\n",
    "![pic](assets/uartlite_sources.png \"Sources\")\n",
    "\n",
    "click on Run Synthesis\n",
    "\n",
    "after synthesis enter I/O planning perspective, from here under the I/O ports tab assign the uart ports\n",
    "\n",
    "remember to change voltage to LVCMOS33 here.\n",
    "\n",
    "![pic](assets/uartlite_io_ports.png \"IO_PORTS\")\n",
    "\n",
    "ctrl-s to save, name your constraint something like \"physical_constr.xdc\"\n",
    "\n",
    "\n",
    "note the constraint file that was created \n",
    "\n",
    "![pic](assets/uartlite_constraints.png \"Constraints\")\n",
    "\n",
    "Generate Bitstream and export hardware.\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "------------------------------------------------\n",
    "\n",
    "\n",
    "1. Open Vitis and create a workspace\n",
    "2, create platform component using the .xsa we just exported (ic20_top_wrapper.xsa)\n",
    "3.from example, create hello world appliction project.\n",
    "4. edit hello_world.c\n",
    "```\n",
    "//hello_world.c\n",
    "//baud rate: 115200\n",
    "    #include <stdio.h>\n",
    "#include \"platform.h\"\n",
    "#include \"xil_printf.h\"\n",
    "#include <xparameters.h>\n",
    "#include <xuartlite.h>\n",
    "\n",
    "#define uart_id XPAR_AXI_UARTLITE_0_BASEADDR\n",
    "\n",
    "XUartLite uart;\n",
    "int main()\n",
    "{\n",
    "    char msg[] = \"Hello Daniel!\\n\\r\";\n",
    "    XUartLite_Initialize(&uart, uart_id);\n",
    "\n",
    "    for(;;){\n",
    "        XUartLite_Send(&uart,msg, sizeof(msg));\n",
    "        sleep(1);\n",
    "    }\n",
    "    return 0;\n",
    "}\n",
    "```\n",
    "XUartLite_Initialize  initializes axi_uartlite, it comes from the <xuartlite.h> library\n",
    "\n",
    "build and run platform/application\n",
    "\n",
    "|     PMOD A  |       |       |       |       |       |\n",
    "|-------|-------|-------|-------|-------|-------|\n",
    "|    0   |     GND  |    0   |     WHITE  | GREEN      |   0    |\n",
    "|    0   |    0   |    0   |    0   |    0   |   0    |\n",
    "\n",
    "\n",
    "open gtkterm to view output, remember to enable port in configuration.\n",
    "\n",
    "![pic](assets/uartlite_output.png \"Output\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Creating a Shared BRAM\n",
    "\n",
    "We want to create a BRAM that can be read and written to by both the hardcore and softcore.\n",
    "\n",
    "![pic](assets/sharedBRAM_abstract.png \"drawing of shared bram\")\n",
    "\n",
    "Create a new project \n",
    "\n",
    "Create block design\n",
    "\n",
    "[+] ZYNQ7 Processing System \n",
    "\n",
    "Run block automation and choose defaults\n",
    "\n",
    "[+] MicroBlaze\n",
    "\n",
    "Run block automation, choose 64KB local memory and None for cache configuration.\n",
    "\n",
    "[+] AXI BRAM controller\n",
    "\n",
    "click on and rename this IP 'shared_bram_ctrl', double click and change from 2 ports to 1.\n",
    "\n",
    "[+] Block Memory Generator\n",
    "\n",
    "change name of this IP to 'shared_bram_0' and manually connect output of controller to input of shared_bram\n",
    "\n",
    "\n",
    "![pic](assets/sharedBRAM_start.png \"starting block diagram\")\n",
    "\n",
    "Run connection automation *twice*. selecting all automation.\n",
    "\n",
    "Now, in Sources tab, drag and drop  \"4 LEDS\" and \"4 buttons\" in that order. this determines GPIO channel.\n",
    "\n",
    "[+] AXI Uartlite\n",
    "\n",
    "double click this IP and change baud rate to 115200\n",
    "\n",
    "Run connection automation and reformat design.\n",
    "\n",
    "![pic](assets/sharedBRAM_mid.png \"middle\")\n",
    "\n",
    "open 'address editor' tab and notice that both the processing system and microblaze are on network 0\n",
    "\n",
    "![pic](assets/sharedBRAM_address.png \"shared address\")\n",
    "\n",
    "more specifically they both have shared_bram_ctrl at the same address.\n",
    "\n",
    "there is another network.. it is for the microblaze local memory bus.\n",
    "\n",
    "validate, Save, and create HDL wrapper.\n",
    "\n",
    "create a constraint file (Alt-A) called 'uartlite_pmoda.xdc' \n",
    "\n",
    "add the following constraints\n",
    "\n",
    "```\n",
    "set_property PACKAGE_PIN Y19 [get_ports uart_rtl_rxd]\n",
    "set_property IOSTANDARD LVCMOS33 [get_ports uart_rtl_rxd]\n",
    "set_property PACKAGE_PIN Y16 [get_ports uart_rtl_txd]\n",
    "set_property IOSTANDARD LVCMOS33 [get_ports uart_rtl_txd]\n",
    "```\n",
    "\n",
    "Generate Bitstream.\n",
    "\n",
    "sidenote: the \"number of jobs\" is how many CPU cores the simulation is using. Increase this number at your own risk, it will speed things up.\n",
    "\n",
    "Export hardware platform to vitis.\n",
    "\n",
    "![pic](assets/sharedBRAM_done.png \"shared address\")\n",
    "\n",
    "before we go to vitis, i would like to point out that our design would benefit from a custom rtl that chooses which BRAM to select.\n",
    "\n",
    "\n",
    "\n",
    "Open a new workspace in Vitis, create a new hardware platform and import the platform we just created.\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "vscode": {
     "languageId": "plaintext"
    }
   },
   "source": [
    "#  Intro to the Processing System\n",
    "\n",
    "The processing system is what seperates our SoC from just any old fpga, The Zynq 7000 SoC that we are targeting comes outfitted with a dual-core ARM A9 processor. We often refer to this as the 'white core\"\n",
    "\n",
    "![PS](assets/PS_overview.png \"overview\")\n",
    "\n",
    "![PS](assets/PS_ps_overview.png \"overview\")\n",
    "\n",
    "In Vivado, create a block diagram.\n",
    "\n",
    "[+] ZYNQ7 Processing System\n",
    "\n",
    "connect Master clock to fabric clock\n",
    "\n",
    "run block automation \n",
    "\n",
    "![PS](assets/PS_clock.png \"overview\")\n",
    "\n",
    "double click the PS7 to get this overview, we can see that the built in uart is already activated. if it wasnt we could edit that here.\n",
    "\n",
    "![PS](assets/PS_block.png \"overview\")\n",
    "\n",
    "in Sources, right click ic20_top and create HDL wrapper. when this is complete, generate bitstream and export to vitis.\n",
    "\n",
    "in Vitis, create a workspace and platform component using the bitstream we just exported from vivado.\n",
    "\n",
    "![PS](assets/PS_platform.png \"overview\")\n",
    "\n",
    "notice here we have the platform running on 1 core of the ARM processor.\n",
    "\n",
    "Now, create an application from example, select 'hello_world' and edit the string to be printed in 'hello_world.c' under the sources directory.\n",
    "\n",
    "open a gtkterm and select the appropriate port\n",
    "\n",
    "build and run application in vitis to view the output\n",
    "\n",
    "![PS](assets/PS_output.png \"overview\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# how to use vitis python CLI\n",
    "\n",
    "## after creating shared bram hw design with processing system and microblaze on a shared network.\n",
    "\n",
    "in the same directory as your hw, open an interactive shell\n",
    "\n",
    "import the required library\n",
    "\n",
    "```import hsi```\n",
    "\n",
    "using the hsi library import the xsa, ill call it HwDesign\n",
    "\n",
    "``` HwDesign = hsi.HwManager.open_hw_design(\"ic20_top_wrapper.xsa\")```\n",
    "\n",
    "make a list of cells, filtering for processors\n",
    "\n",
    "```procs = HwDesign.get_cells(hierarchical='true',filter='IP_TYPE==PROCESSOR')```\n",
    "\n",
    "print list of processors in hw design \n",
    "\n",
    "```for procs in procs:```\n",
    "    ```print(procs)```\n",
    "\n",
    "![procs](assets/vitis_procs.png \"processors\")\n",
    "\n",
    "from here we can inspect all the IP on the memory map of a specific processor\n",
    "\n",
    "```memmap = HwDesign.get_mem_ranges(of_object=procs[0])```\n",
    "\n",
    "notice that both microblaze and processing system can see the shared bram controller and gpio\n",
    "\n",
    "![memmap](assets/vitis_memmap.png \"memory map of mb vs ps \")\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
