###################################################################

# Created by write_sdc on Sat Jan 15 01:26:30 2022

###################################################################
set sdc_version 2.1

set_units -time ns -resistance MOhm -capacitance fF -voltage V -current mA
set_ideal_network [get_ports clk_i]
set_ideal_network -no_propagate  [get_ports rst_ni]
create_clock [get_ports clk_i]  -period 2  -waveform {0 1}
set_multicycle_path 2 -from [get_ports rst_ni]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {core_id_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {core_id_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {core_id_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {core_id_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {cluster_id_i[5]}]
set_input_delay -clock clk_i  0.8  [get_ports {cluster_id_i[4]}]
set_input_delay -clock clk_i  0.8  [get_ports {cluster_id_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {cluster_id_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {cluster_id_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {cluster_id_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[127]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[126]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[125]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[124]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[123]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[122]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[121]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[120]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[119]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[118]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[117]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[116]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[115]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[114]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[113]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[112]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[111]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[110]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[109]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[108]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[107]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[106]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[105]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[104]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[103]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[102]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[101]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[100]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[99]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[98]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[97]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[96]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[95]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[94]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[93]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[92]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[91]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[90]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[89]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[88]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[87]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[86]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[85]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[84]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[83]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[82]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[81]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[80]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[79]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[78]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[77]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[76]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[75]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[74]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[73]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[72]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[71]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[70]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[69]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[68]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[67]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[66]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[65]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[64]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[63]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[62]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[61]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[60]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[59]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[58]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[57]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[56]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[55]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[54]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[53]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[52]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[51]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[50]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[49]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[48]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[47]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[46]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[45]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[44]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[43]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[42]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[41]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[40]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[39]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[38]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[37]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[36]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[35]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[34]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[33]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[32]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[31]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[30]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[29]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[28]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[27]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[26]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[25]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[24]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[23]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[22]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[21]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[20]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[19]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[18]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[17]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[16]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[15]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[14]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[13]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[12]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[11]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[10]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[9]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[8]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[7]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[6]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[5]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[4]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_result_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_flags_i[4]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_flags_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_flags_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_flags_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {apu_master_flags_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {irq_id_i[4]}]
set_input_delay -clock clk_i  0.8  [get_ports {irq_id_i[3]}]
set_input_delay -clock clk_i  0.8  [get_ports {irq_id_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports {irq_id_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {irq_id_i[0]}]
set_input_delay -clock clk_i  0.8  [get_ports {ext_perf_counters_i[1]}]
set_input_delay -clock clk_i  0.8  [get_ports {ext_perf_counters_i[2]}]
set_input_delay -clock clk_i  0.8  [get_ports clock_en_i]
set_input_delay -clock clk_i  0.8  [get_ports test_mode_i]
set_input_delay -clock clk_i  0.8  [get_ports fetch_enable_i]
set_input_delay -clock clk_i  0.8  [get_ports normal_test_i]
set_input_delay -clock clk_i  0.8  [get_ports test_mode_tp_i]
set_input_delay -clock clk_i  0.8  [get_ports fregfile_disable_i]
set_input_delay -clock clk_i  0.8  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  0.8  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  0.8  [get_ports data_gnt_i]
set_input_delay -clock clk_i  0.8  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  0.8  [get_ports apu_master_gnt_i]
set_input_delay -clock clk_i  0.8  [get_ports apu_master_valid_i]
set_input_delay -clock clk_i  0.8  [get_ports irq_i]
set_input_delay -clock clk_i  0.8  [get_ports irq_sec_i]
set_input_delay -clock clk_i  0.8  [get_ports debug_req_i]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[95]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[94]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[93]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[92]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[91]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[90]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[89]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[88]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[87]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[86]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[85]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[84]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[83]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[82]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[81]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[80]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[79]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[78]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[77]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[76]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[75]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[74]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[73]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[72]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[71]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[70]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[69]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[68]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[67]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[66]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[65]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[64]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[63]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[62]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[61]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[60]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[59]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[58]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[57]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[56]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[55]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[54]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[53]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[52]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[51]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[50]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[49]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[48]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[47]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[46]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[45]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[44]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[43]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[42]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[41]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[40]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[39]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[38]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[37]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[36]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[35]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[34]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[33]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[32]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[31]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[30]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[29]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[28]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[27]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[26]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[25]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[24]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[23]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[22]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[21]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[20]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[19]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[18]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[17]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[16]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[15]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[14]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[13]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[12]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[11]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[10]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[9]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[8]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[7]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[6]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[5]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[4]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_operands_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_op_o[5]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_op_o[4]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_op_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_op_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_op_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_op_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_type_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_type_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[14]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[13]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[12]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[11]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[10]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[9]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[8]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[7]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[6]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[5]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[4]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {apu_master_flags_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  0.8  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  0.8  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  0.8  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  0.8  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  0.8  [get_ports instr_req_o]
set_output_delay -clock clk_i  0.8  [get_ports data_req_o]
set_output_delay -clock clk_i  0.8  [get_ports data_we_o]
set_output_delay -clock clk_i  0.8  [get_ports apu_master_req_o]
set_output_delay -clock clk_i  0.8  [get_ports apu_master_ready_o]
set_output_delay -clock clk_i  0.8  [get_ports irq_ack_o]
set_output_delay -clock clk_i  0.8  [get_ports sec_lvl_o]
set_output_delay -clock clk_i  0.8  [get_ports core_busy_o]
set_output_delay -clock clk_i  0.8  [get_ports test_over_o]
set_output_delay -clock clk_i  0.8  [get_ports go_nogo_o]
