

Implementation tool: Xilinx Vivado v.2013.3
Device target:       xc7z020clg484-1
Report date:         Thu Jun 19 16:10:41 +0800 2014

#=== Resource usage ===
SLICE:         3108
LUT:           4571
FF:            7691
DSP:            216
BRAM:             4
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    9.800
Timing met
