;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	SUB @121, 103
	SUB @221, 105
	JMP 0, #2
	SUB -7, <-420
	JMN <121, 103
	SUB @127, 106
	SUB @127, 106
	DJN -1, @-20
	MOV @121, 103
	SUB @127, 106
	ADD 210, 30
	SLT -1, <-20
	SLT -1, <-20
	SPL 0, <-2
	SUB @221, 105
	SUB #12, @10
	DJN -1, @-20
	MOV @121, 103
	MOV @121, 103
	CMP -7, <-420
	MOV -7, <-420
	JMN @12, #200
	JMN @12, #200
	SPL -1, @-20
	SLT 121, 45
	SPL @72, #290
	SLT -1, <-20
	SPL -1, @-20
	SUB #72, @290
	JMN @12, #200
	SUB @127, 100
	SUB @121, 106
	MOV @121, 103
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	SUB @127, 100
	SLT #712, @10
	MOV -7, <-20
	JMN @12, #200
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	ADD #502, @240
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB #72, @290
