\hypertarget{struct_l_p_c___u_s_a_r_t___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}
\label{struct_l_p_c___u_s_a_r_t___t}\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}


U\+S\+A\+RT register block structure.  




{\ttfamily \#include $<$uart\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_ae2249b8b2ab54c7bd62ee83cd78f9bca}{DLL}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a2f676c9b260c56f817a731fa0d5bd038}{THR}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a3e6148ef7c298a3bf4982bb640b55470}{RBR}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_abee9a1f3f48fd193f59f8a85a11d0462}{DLM}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a29e4c904f59eeaca0d80186f3b36dedf}{FCR}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a2cab358d182aaf444bd1e2e6fa824d15}{IIR}\\
\}; \\

\end{tabbing}\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a982bb8011be2ffc1dd0d4379012b816e}{L\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a8387dc0dc9f45c8a81cfc98bfff7ae32}{L\+SR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_abfc6b26f316e5df5ed4648b0d9eab433}{M\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a64a95891ad3e904dd5548112539c1c98}{S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a9cb55206b29a8c16354747c556ab8bea}{A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a616cc6e68c464708de180402999a93d6}{F\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_aeb78312b461e3fc533df44b1cba1e56f}{O\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_ad1574eb815427899237323c62ec6ff1a}{T\+E\+R1}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a8d5872ef46261e096eae509eec8bc5c3}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_ad2368f94732ad41da998cb2eb03cd2e0}{H\+D\+EN}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a606a37e6c3d5b6067982d4f7997395d1}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a6c2492017eca871e198d76f9666b1653}{S\+C\+I\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a8fa050dd8fb88765dfd1d758dc90bf71}{R\+S485\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_af3474404c184dbae6cdee388d3ae17d3}{R\+S485\+A\+D\+R\+M\+A\+T\+CH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a4bc7d4b838c20506b9951f792a35e463}{R\+S485\+D\+LY}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a9185268c32e68e69d4cc067e1fb01d37}{SYNCCTRL}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{struct_l_p_c___u_s_a_r_t___t_abe3efa91f1a115b49c3d11d6fda600db}{FIFOLVL}\\
\}; \\

\end{tabbing}\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___u_s_a_r_t___t_a6929e8b6502e9904314c20fb3a79235e}{T\+E\+R2}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
U\+S\+A\+RT register block structure. 

Definición en la línea 49 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\subsubsection[{\texorpdfstring{"@64}{@64}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{struct_l_p_c___u_s_a_r_t___t_a73702b79f9d345a92a61a2935dacb692}{}\label{struct_l_p_c___u_s_a_r_t___t_a73702b79f9d345a92a61a2935dacb692}
$<$ U\+S\+A\+R\+Tn Structure \subsubsection[{\texorpdfstring{"@66}{@66}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{struct_l_p_c___u_s_a_r_t___t_a0f69f788943862e7c72c1079d58d30c9}{}\label{struct_l_p_c___u_s_a_r_t___t_a0f69f788943862e7c72c1079d58d30c9}
\subsubsection[{\texorpdfstring{"@68}{@68}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{struct_l_p_c___u_s_a_r_t___t_a54e816fd157e5042a6b55edfcfb9f20b}{}\label{struct_l_p_c___u_s_a_r_t___t_a54e816fd157e5042a6b55edfcfb9f20b}
\subsubsection[{\texorpdfstring{"@70}{@70}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{struct_l_p_c___u_s_a_r_t___t_ad64d51a198e401fea0c69431fcc0622d}{}\label{struct_l_p_c___u_s_a_r_t___t_ad64d51a198e401fea0c69431fcc0622d}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!A\+CR@{A\+CR}}
\index{A\+CR@{A\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+CR}{ACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+CR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a9cb55206b29a8c16354747c556ab8bea}{}\label{struct_l_p_c___u_s_a_r_t___t_a9cb55206b29a8c16354747c556ab8bea}
Auto-\/baud Control Register. Contains controls for the auto-\/baud feature. 

Definición en la línea 72 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!D\+LL@{D\+LL}}
\index{D\+LL@{D\+LL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+LL}{DLL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+LL}\hypertarget{struct_l_p_c___u_s_a_r_t___t_ae2249b8b2ab54c7bd62ee83cd78f9bca}{}\label{struct_l_p_c___u_s_a_r_t___t_ae2249b8b2ab54c7bd62ee83cd78f9bca}
Divisor Latch L\+SB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (D\+L\+AB = 1). 

Definición en la línea 52 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!D\+LM@{D\+LM}}
\index{D\+LM@{D\+LM}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+LM}{DLM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+LM}\hypertarget{struct_l_p_c___u_s_a_r_t___t_abee9a1f3f48fd193f59f8a85a11d0462}{}\label{struct_l_p_c___u_s_a_r_t___t_abee9a1f3f48fd193f59f8a85a11d0462}
Divisor Latch M\+SB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (D\+L\+AB = 1). 

Definición en la línea 59 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+CR}{FCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t F\+CR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a29e4c904f59eeaca0d80186f3b36dedf}{}\label{struct_l_p_c___u_s_a_r_t___t_a29e4c904f59eeaca0d80186f3b36dedf}
F\+I\+FO Control Register. Controls U\+A\+RT F\+I\+FO usage and modes. 

Definición en la línea 63 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!F\+DR@{F\+DR}}
\index{F\+DR@{F\+DR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+DR}{FDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+DR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a616cc6e68c464708de180402999a93d6}{}\label{struct_l_p_c___u_s_a_r_t___t_a616cc6e68c464708de180402999a93d6}
Fractional Divider Register. Generates a clock input for the baud rate divider. 

Definición en la línea 74 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!F\+I\+F\+O\+L\+VL@{F\+I\+F\+O\+L\+VL}}
\index{F\+I\+F\+O\+L\+VL@{F\+I\+F\+O\+L\+VL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O\+L\+VL}{FIFOLVL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t F\+I\+F\+O\+L\+VL}\hypertarget{struct_l_p_c___u_s_a_r_t___t_abe3efa91f1a115b49c3d11d6fda600db}{}\label{struct_l_p_c___u_s_a_r_t___t_abe3efa91f1a115b49c3d11d6fda600db}
F\+I\+FO Level register. Provides the current fill levels of the transmit and receive F\+I\+F\+Os. 

Definición en la línea 88 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!H\+D\+EN@{H\+D\+EN}}
\index{H\+D\+EN@{H\+D\+EN}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{H\+D\+EN}{HDEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+D\+EN}\hypertarget{struct_l_p_c___u_s_a_r_t___t_ad2368f94732ad41da998cb2eb03cd2e0}{}\label{struct_l_p_c___u_s_a_r_t___t_ad2368f94732ad41da998cb2eb03cd2e0}
Half-\/duplex enable Register-\/ only on some U\+A\+R\+Ts 

Definición en la línea 78 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a0a8c8230846fd8ff154b9fde8dfa0399}{}\label{struct_l_p_c___u_s_a_r_t___t_a0a8c8230846fd8ff154b9fde8dfa0399}
Ir\+DA control register (not all U\+A\+R\+TS) 

Definición en la línea 73 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a6566f8cfbd1d8aa7e8db046aa35e77db}{}\label{struct_l_p_c___u_s_a_r_t___t_a6566f8cfbd1d8aa7e8db046aa35e77db}
Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential U\+A\+RT interrupts (D\+L\+AB = 0). 

Definición en la línea 58 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!I\+IR@{I\+IR}}
\index{I\+IR@{I\+IR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+IR}{IIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+IR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a2cab358d182aaf444bd1e2e6fa824d15}{}\label{struct_l_p_c___u_s_a_r_t___t_a2cab358d182aaf444bd1e2e6fa824d15}
Interrupt ID Register. Identifies which interrupt(s) are pending. 

Definición en la línea 64 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!L\+CR@{L\+CR}}
\index{L\+CR@{L\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+CR}{LCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+CR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a982bb8011be2ffc1dd0d4379012b816e}{}\label{struct_l_p_c___u_s_a_r_t___t_a982bb8011be2ffc1dd0d4379012b816e}
Line Control Register. Contains controls for frame formatting and break generation. 

Definición en la línea 67 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!L\+SR@{L\+SR}}
\index{L\+SR@{L\+SR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+SR}{LSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+SR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a8387dc0dc9f45c8a81cfc98bfff7ae32}{}\label{struct_l_p_c___u_s_a_r_t___t_a8387dc0dc9f45c8a81cfc98bfff7ae32}
Line Status Register. Contains flags for transmit and receive status, including line errors. 

Definición en la línea 69 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+CR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a27af4e9f888f0b7b1e8da7e002d98798}{}\label{struct_l_p_c___u_s_a_r_t___t_a27af4e9f888f0b7b1e8da7e002d98798}
Modem Control Register. Only present on U\+S\+A\+RT ports with full modem support. 

Definición en la línea 68 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!M\+SR@{M\+SR}}
\index{M\+SR@{M\+SR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+SR}{MSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t M\+SR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_abfc6b26f316e5df5ed4648b0d9eab433}{}\label{struct_l_p_c___u_s_a_r_t___t_abfc6b26f316e5df5ed4648b0d9eab433}
Modem Status Register. Only present on U\+S\+A\+RT ports with full modem support. 

Definición en la línea 70 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!O\+SR@{O\+SR}}
\index{O\+SR@{O\+SR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{O\+SR}{OSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t O\+SR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_aeb78312b461e3fc533df44b1cba1e56f}{}\label{struct_l_p_c___u_s_a_r_t___t_aeb78312b461e3fc533df44b1cba1e56f}
Oversampling Register. Controls the degree of oversampling during each bit time. Only on some U\+A\+R\+TS. 

Definición en la línea 75 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+BR@{R\+BR}}
\index{R\+BR@{R\+BR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+BR}{RBR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+BR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a3e6148ef7c298a3bf4982bb640b55470}{}\label{struct_l_p_c___u_s_a_r_t___t_a3e6148ef7c298a3bf4982bb640b55470}
Receiver Buffer Register. Contains the next received character to be read (D\+L\+AB = 0). 

Definición en la línea 54 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}3\mbox{]}}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a8d5872ef46261e096eae509eec8bc5c3}{}\label{struct_l_p_c___u_s_a_r_t___t_a8d5872ef46261e096eae509eec8bc5c3}


Definición en la línea 77 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}1\mbox{]}}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a606a37e6c3d5b6067982d4f7997395d1}{}\label{struct_l_p_c___u_s_a_r_t___t_a606a37e6c3d5b6067982d4f7997395d1}


Definición en la línea 79 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+S485\+A\+D\+R\+M\+A\+T\+CH@{R\+S485\+A\+D\+R\+M\+A\+T\+CH}}
\index{R\+S485\+A\+D\+R\+M\+A\+T\+CH@{R\+S485\+A\+D\+R\+M\+A\+T\+CH}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S485\+A\+D\+R\+M\+A\+T\+CH}{RS485ADRMATCH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+S485\+A\+D\+R\+M\+A\+T\+CH}\hypertarget{struct_l_p_c___u_s_a_r_t___t_af3474404c184dbae6cdee388d3ae17d3}{}\label{struct_l_p_c___u_s_a_r_t___t_af3474404c184dbae6cdee388d3ae17d3}
R\+S-\/485/\+E\+I\+A-\/485 address match. Contains the address match value for R\+S-\/485/\+E\+I\+A-\/485 mode. 

Definición en la línea 83 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+S485\+C\+T\+RL@{R\+S485\+C\+T\+RL}}
\index{R\+S485\+C\+T\+RL@{R\+S485\+C\+T\+RL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S485\+C\+T\+RL}{RS485CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+S485\+C\+T\+RL}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a8fa050dd8fb88765dfd1d758dc90bf71}{}\label{struct_l_p_c___u_s_a_r_t___t_a8fa050dd8fb88765dfd1d758dc90bf71}
R\+S-\/485/\+E\+I\+A-\/485 Control. Contains controls to configure various aspects of R\+S-\/485/\+E\+I\+A-\/485 modes. 

Definición en la línea 82 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+S485\+D\+LY@{R\+S485\+D\+LY}}
\index{R\+S485\+D\+LY@{R\+S485\+D\+LY}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S485\+D\+LY}{RS485DLY}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+S485\+D\+LY}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a4bc7d4b838c20506b9951f792a35e463}{}\label{struct_l_p_c___u_s_a_r_t___t_a4bc7d4b838c20506b9951f792a35e463}
R\+S-\/485/\+E\+I\+A-\/485 direction control delay. 

Definición en la línea 84 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!S\+C\+I\+C\+T\+RL@{S\+C\+I\+C\+T\+RL}}
\index{S\+C\+I\+C\+T\+RL@{S\+C\+I\+C\+T\+RL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+C\+I\+C\+T\+RL}{SCICTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+I\+C\+T\+RL}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a6c2492017eca871e198d76f9666b1653}{}\label{struct_l_p_c___u_s_a_r_t___t_a6c2492017eca871e198d76f9666b1653}
Smart card interface control register-\/ only on some U\+A\+R\+Ts 

Definición en la línea 80 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+CR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a64a95891ad3e904dd5548112539c1c98}{}\label{struct_l_p_c___u_s_a_r_t___t_a64a95891ad3e904dd5548112539c1c98}
Scratch Pad Register. Eight-\/bit temporary storage for software. 

Definición en la línea 71 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!S\+Y\+N\+C\+C\+T\+RL@{S\+Y\+N\+C\+C\+T\+RL}}
\index{S\+Y\+N\+C\+C\+T\+RL@{S\+Y\+N\+C\+C\+T\+RL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+Y\+N\+C\+C\+T\+RL}{SYNCCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Y\+N\+C\+C\+T\+RL}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a9185268c32e68e69d4cc067e1fb01d37}{}\label{struct_l_p_c___u_s_a_r_t___t_a9185268c32e68e69d4cc067e1fb01d37}
Synchronous mode control register. Only on U\+S\+A\+R\+Ts. 

Definición en la línea 87 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!T\+E\+R1@{T\+E\+R1}}
\index{T\+E\+R1@{T\+E\+R1}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+E\+R1}{TER1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+E\+R1}\hypertarget{struct_l_p_c___u_s_a_r_t___t_ad1574eb815427899237323c62ec6ff1a}{}\label{struct_l_p_c___u_s_a_r_t___t_ad1574eb815427899237323c62ec6ff1a}
Transmit Enable Register. Turns off U\+S\+A\+RT transmitter for use with software flow control. 

Definición en la línea 76 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!T\+E\+R2@{T\+E\+R2}}
\index{T\+E\+R2@{T\+E\+R2}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+E\+R2}{TER2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+E\+R2}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a6929e8b6502e9904314c20fb3a79235e}{}\label{struct_l_p_c___u_s_a_r_t___t_a6929e8b6502e9904314c20fb3a79235e}
Transmit Enable Register. Only on L\+P\+C177\+X\+\_\+8X U\+A\+R\+T4 and L\+P\+C18\+X\+X/43\+XX U\+S\+A\+R\+T0/2/3. 

Definición en la línea 91 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!T\+HR@{T\+HR}}
\index{T\+HR@{T\+HR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+HR}{THR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t T\+HR}\hypertarget{struct_l_p_c___u_s_a_r_t___t_a2f676c9b260c56f817a731fa0d5bd038}{}\label{struct_l_p_c___u_s_a_r_t___t_a2f676c9b260c56f817a731fa0d5bd038}
Transmit Holding Register. The next character to be transmitted is written here (D\+L\+AB = 0). 

Definición en la línea 53 del archivo uart\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{uart__18xx__43xx_8h}{uart\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
