Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Apr  6 12:01:40 2025
| Host         : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tangerineNX_Z7_wrapper_control_sets_placed.rpt
| Design       : tangerineNX_Z7_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   309 |
|    Minimum number of control sets                        |   309 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   819 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   309 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    52 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |    38 |
| >= 12 to < 14      |    35 |
| >= 14 to < 16      |    26 |
| >= 16              |   113 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             794 |          296 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             415 |          196 |
| Yes          | No                    | No                     |            2362 |          671 |
| Yes          | No                    | Yes                    |              40 |           10 |
| Yes          | Yes                   | No                     |            1832 |          528 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                                                    Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~tangerineNX_Z7_i/is2Controller_0/i2sBClk             |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
| ~tangerineNX_Z7_i/is2Controller_0/i2sBClk             | tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_i_2_n_0                                                                                                                                                                                                         | tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_i_1_n_0                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                     |                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                 |                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                    | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                  |                2 |              3 |         1.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                       | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                         | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                       | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                                      | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]                                      | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                      | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                  | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                              | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                                      | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                      | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterYCount[3]_i_1_n_0                                                                                                                                                                                            | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                               | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                         |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                      | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/FSM_sequential_dmaState[3]_i_1_n_0                                                                                                                                                                                             | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                      | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                       | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                    | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_0[0]                                                   | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                      | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                               | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                       | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                                       | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                        | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                       | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                       | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                       | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                        | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                       | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                        | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/E[0]                                                                                                                                                                                     | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                       | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                        | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/E[0]                                                                                                                                                                                     | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                        | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
| ~tangerineNX_Z7_i/is2Controller_0/i2sBClk             |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | tangerineNX_Z7_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX[5]_i_2_n_0                                                                                                                                                                                                 | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX[5]_i_1_n_0                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY[5]_i_2_n_0                                                                                                                                                                                                 | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY[5]_i_1_n_0                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0                                                                                                                                                                                    | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk320               |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                    | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              7 |         3.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                         | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              7 |         3.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                        | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              7 |         3.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  tangerineNX_Z7_i/is2Controller_0/i2sBClk             |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                           |                3 |              7 |         2.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                   | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              7 |         3.50 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                          | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[1][0]                                                                                                                                                        | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[3][0]                                                                                                                                                        | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[2][0]                                                                                                                                                        | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                         | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/rootRegs_0/U0/reset                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/is2Controller_0/U0/fifoReadDiv_1                                                                                                                                                                                                           | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vga_0/U0/pgCursorX                                                                                                                                                                                                                         | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[2][0]                                                                                                                                                        | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
| ~tangerineNX_Z7_i/is2Controller_0/i2sBClk             | tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter[7]_i_1_n_0                                                                                                                                                                                              | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[1][0]                                                                                                                                                        | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[3][0]                                                                                                                                                        | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bWriteModeTrigger                                                                                                                                                                                                          | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aWriteModeTrigger                                                                                                                                                                                                          | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                             | tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                2 |              8 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                             | tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vga_0/U0/pgCursorY                                                                                                                                                                                                                         | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0              |                2 |             10 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0         |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/rootRegs_0/U0/tickTimerPrescalerCounter[16]_i_1_n_0                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/axiState__0[0]                                                                                                                                                                                                                | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/ch1DmaBufPointer[9]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                             | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                  |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter[9]_i_1_n_0                                                                                                                                                                                | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA[10]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA[10]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount[0]_i_1_n_0                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_3[0]                                                                                                                                  | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                    |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                                                                | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgR[7]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |               10 |             12 |         1.20 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount[0]_i_2_n_0                                                                                                                                                                                                  | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount[0]_i_1_n_0                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                          | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                    |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                  | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                3 |             12 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0              |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0         |                2 |             12 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_0[0]                                                                                  |                                                                                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[13]_i_1_n_0                                                                                                                                                                                         | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                6 |             14 |         2.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow[13]_i_1_n_0                                                                                                                                                                                       | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                5 |             14 |         2.80 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA[13]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                8 |             14 |         1.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_master_slots[6].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                8 |             14 |         1.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_master_slots[6].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                8 |             14 |         1.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                          | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                5 |             15 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             15 |         7.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             15 |         7.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             15 |         7.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             15 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             15 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                            | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                           | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                  |                6 |             16 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/is2Controller_0/U0/i2sClockGenCounter[0]_i_1_n_0                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                             | tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                4 |             16 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/ch1DmaRequestPtrAdd_1                                                                                                                                                                                                          | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/ch1DmaRequestLength                                                                                                                                                                                                            | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/ps2ClockPulseTimer                                                                                                                                                                                         | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggR[7]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                     | tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                4 |             16 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/ps2ClockPulseTimer                                                                                                                                                                                         | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vga_0/U0/vmMode                                                                                                                                                                                                                            | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                             | tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                4 |             16 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                     | tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                              |                4 |             16 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vga_0/U0/axiState__0[0]                                                                                                                                                                                                                    | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                5 |             18 |         3.60 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                                       |                6 |             21 |         3.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/rootRegs_0/U0/tickTimerPrescalerCounter[31]_i_1_n_0                                                                                                                                                                                                                  |                7 |             22 |         3.14 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/blank                                                                                                                                                                                                                         |               18 |             23 |         1.28 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/is2Controller_0/U0/dmaDataLengthReg[23]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/is2Controller_0/U0/dmaDataPointerReg[23]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor[23]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  tangerineNX_Z7_i/is2Controller_0/i2sBClk             | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg                                                                                                | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                           |                6 |             26 |         4.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |                7 |             27 |         3.86 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |                7 |             27 |         3.86 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_1[0]                                                                                  |                                                                                                                                                                                                                                                                                       |                7 |             27 |         3.86 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                5 |             27 |         5.40 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                8 |             28 |         3.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                          | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                7 |             29 |         4.14 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                7 |             30 |         4.29 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             30 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_2[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                7 |             30 |         4.29 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_2[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                            |                                                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |               10 |             30 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |               10 |             30 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                7 |             30 |         4.29 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                5 |             30 |         6.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                7 |             30 |         4.29 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_2[0]                                                                                                          |                                                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/rootRegs_0/U0/sel                                                                                                                                                                                                                          | tangerineNX_Z7_i/rootRegs_0/U0/tickTimerPrescalerCounter[16]_i_1_n_0                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/E[0]                                                                                                                                                                                                             | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/ch1DmaPointerStart_2                                                                                                                                                                                                           | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                   | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                    |                5 |             32 |         6.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/axiState__0[0]                                                                                                                                                                                                                 | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                 | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |                8 |             32 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/is2Controller_0/U0/fifoDinCpu_0                                                                                                                                                                                                            | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/frameTimerCounter0                                                                                                                                                                                             | tangerineNX_Z7_i/rootRegs_0/U0/frameTimerReset                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/is2Controller_0/U0/i2sClockGenMax_2                                                                                                                                                                                                        | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/is2Controller_0/U0/axiState__0[0]                                                                                                                                                                                                          | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
| ~tangerineNX_Z7_i/is2Controller_0/i2sBClk             | tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg[31]_i_1_n_0                                                                                                                                                                                                    | tangerineNX_Z7_i/is2Controller_0/U0/rst                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2aControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[4]_0[0]                                                                                                                                                      | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  tangerineNX_Z7_i/is2Controller_0/i2sBClk             | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                           |                8 |             32 |         4.00 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData                                                                                                                                                                                                      | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/inputSyncPs2AInst/FSM_sequential_ps2State_reg[4]_0[0]                                                                                                                                                      | tangerineNX_Z7_i/ps2Host_0/U0/ps2bControllerInst/SR[0]                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/rootRegs_0/U0/s00_axi_rdata[31]_i_1_n_0                                                                                                                                                                                                    | tangerineNX_Z7_i/rootRegs_0/U0/reset                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                      |               19 |             33 |         1.74 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                  |                                                                                                                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk320               |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |               21 |             34 |         1.62 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |                7 |             34 |         4.86 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                  | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |               12 |             35 |         2.92 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                  | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                9 |             35 |         3.89 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |               19 |             36 |         1.89 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState[36]_i_1_n_0                                                                                                                                                                                   | tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/SR[0]                                                                                                                                                                                                                                       |                5 |             37 |         7.40 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                  |               10 |             39 |         3.90 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/m00_axi_araddr[31]_i_1_n_0                                                                                                                                                                                                     | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                  |                                                                                                                                                                                                                                                                                       |               11 |             45 |         4.09 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_0[0]                                                                                  |                                                                                                                                                                                                                                                                                       |                9 |             45 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                  |                                                                                                                                                                                                                                                                                       |                9 |             45 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |               15 |             45 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                  |                                                                                                                                                                                                                                                                                       |               17 |             45 |         2.65 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |               11 |             45 |         4.09 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |               10 |             45 |         4.50 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |               11 |             45 |         4.09 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                       |               11 |             45 |         4.09 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                8 |             45 |         5.62 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |                9 |             45 |         5.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |               11 |             45 |         4.09 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                                       |               11 |             45 |         4.09 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                       |               11 |             45 |         4.09 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                         | tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               16 |             48 |         3.00 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 | tangerineNX_Z7_i/vgaDMA_0/U0/gfxFbRamBA                                                                                                                                                                                                                     | tangerineNX_Z7_i/vgaDMA_0/U0/reset                                                                                                                                                                                                                                                    |               16 |             74 |         4.62 |
|  tangerineNX_Z7_i/is2Controller_0/i2sBClk             |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |               21 |             75 |         3.57 |
|  tangerineNX_Z7_i/clk_wiz_0/inst/clk64                |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |               42 |             82 |         1.95 |
|  tangerineNX_Z7_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |              212 |            618 |         2.92 |
+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


