#ifndef __IMX_327_SETTING_H__
#define __IMX_327_SETTING_H__


#ifdef __cplusplus
extern "C" {
#endif

static uint16_t imx327_raw12_normal_setting[] = {
 	0x3000, 0x01, // standby
	0x3003, 0x01, // SW_RESET
	0x3002, 0x00, // Master Mode
	0x3005, 0x01, // [0:0] 0:AD-10bit		1:AD-12bit
	0x3007, 0x00, // [7:4] 0:FHD1080, 1:HD720, 4: Crop from FHD 
	0x3009, 0x02, // [1:0] FRSEL, [4:4] FDG_SEL
	0x300A, 0xF0, // [7:0] BlkLevel
	0x300F, 0x00,
	0x3010, 0x21,
	0x3012, 0x64,
	0x3016, 0x09,
	0x3018, 0x65, //VMAX[7:0]
	0x3019, 0x0e, //VMAX[15:8] 
	0x301a, 0x00, //VMAX[16]	
	0x301b, 0x00, 
	0x301c, 0xa0, //HMAX[7:0]
	0x301d, 0x34, //HMAX[15:8] 	
	0x3020, 0x01, //SHS1
	0x3046, 0xE1, // ODBIT[0:0] 0:10bit, 1:12bit  [7:4] LVDS,
	0x305C, 0x18, 
	0x305d, 0x03,
	0x305E, 0x20,
	0x305f, 0x01, 	
	0x3070, 0x02, 
	0x3071, 0x11, 
	0x309B, 0x10, 
	0x309C, 0x22, 
	0x309E, 0x4A, 
	0x309F, 0x4A, 
	0x30A2, 0x02, 
	0x30A6, 0x20, 
	0x30A8, 0x20, 
	0x30AA, 0x20, 
	0x30AC, 0x20, 
	0x30B0, 0x43, 	
	0x3119, 0x9E,
	0x311C, 0x0E, 
	0x311E, 0x08, 
	0x3128, 0x04,
	0x3129, 0x00, // ADBIT1[7:0] 0x00:12bit, 0x1d:10bit	
	0x313B, 0x41, 
	0x313D, 0x83, 
	0x3150, 0x02, 
	0x315E, 0x1A, // 1A:37.125MHz 1B:74.25MHz
	0x3164, 0x1A, // 1A:37.125MHz 1B:74.25MHz
	0x317C, 0x00, // ADBIT2[7:0] 0x00:12bit, 0x12:10bit
	0x317E, 0x00,  
	0x31EC, 0x0E, // ADBIT3[7:0] 0x0E:12bit, 0x37:10bit
	0x3405, 0x20, // REPRTITIOM[5:4] Ref to Output Signal Interface Control ??
	0x3407, 0x03, // PHY_LANE_NUM[1:0]
	0x3414, 0x0a, // OPB_SIZE_V[5:0]
	0x3418, 0x38, // Pair or 0x3419 
	0x3419, 0x04, // Y_OUT_SIZE[12:0],  0x449 = 1080
	0x3441, 0x0c, // Pair of 0x3442
	0x3442, 0x0c, // CSI_DT_FMT[15:0] 0x0A0A:RAW10, 0x0C0C:RAW12
	0x3443, 0x03, // CSI_LANE_MODE[1:0] 0:x, 1:2Lane, 3:x, 3:4Lane
	0x3444, 0x20, // Pair of 0x3445
	0x3445, 0x25, // EXTCK_FREQ[15:0] 0x2520:37.125MHz, 0x4A40:74.25MHz
	0x3446, 0x47,
	0x3447, 0x00,
	0x3448, 0x1f,
	0x3449, 0x00,
	0x344a, 0x17,
	0x344b, 0x00,
	0x344c, 0x0f,
	0x344d, 0x00,
	0x344e, 0x17,
	0x344f, 0x00,
	0x3450, 0x47,
	0x3451, 0x00,
	0x3452, 0x0f,
	0x3453, 0x00,
	0x3454, 0x0f,
	0x3455, 0x00,
	0x3472, 0x80,	// Pair od 0x3473
	0x3473, 0x07,	// X_OUT_SIZE[12:0]	0x07a0 = 1920
	0x3480, 0x49, 
};

static uint16_t imx327_raw12_dol2_setting[] = {
	//1080P @30fps DOL 
	0x3000, 0x01,  // standby 
	0x3003, 0x01,  // SW_RESET
	0x3002, 0x00,  // Master Mode
	0x3005, 0x01,  // [0:0] 0:AD-10bit		1:AD-12bit
	0x3007, 0x00,  // [7:4] 0:FHD1080, 1:HD720, 4: Crop from FHD
	0x3009, 0x02,  // [1:0] FRSEL, [4:4] FDG_SEL
	0x300A, 0xF0,  // black level 60d
	0x300C, 0x11,  // WDMODE, [0:0] 0: Normal, 1: DOL Mode; [4:5] 0: x, 1: DOL-2 2: DOL-3
	0x300F, 0x00,
	0x3010, 0x21, 
	0x3012, 0x64, 
	0x3016, 0x09,     
	0x3018, 0x65, //VMAX      
	0x3019, 0x0E, //VMAX
	0x301a, 0x00, //VMAX   
	0x301C, 0xA0, //HMAX      
	0x301D, 0x14, //HMAX 
	0x3020, 0x02, //SHS1 
	0x3024, 0xC9, //SHS2
	0x3025, 0x07, //SHS2
	0x3030, 0x0B, //RHS1
	0x3031, 0x00,	// RHS1
	0x3032, 0x00,	// RHS1 = 0x00000B
	0x3045, 0x05,  // DOLSYDINFOEN [1] = '1'; HINFOEN [2]= '0'
	0x3046, 0x01,  // ODbit[1:0] = 10bit   
	0x305c, 0x18,	// INCKSEL1 ?
	0x305d, 0x03,	// INCKSEL2 ?
	0x305e, 0x20,	// INCKSEL3 ?
	0x305f, 0x01,	// INCKSEL4 ?
	0x3070, 0x02,
	0x3071, 0x11,
	0x309B, 0x10,
	0x309C, 0x22,
	0x30A2, 0x02,
	0x30A6, 0x20,
	0x30A8, 0x20,
	0x30AA, 0x20,
	0x30AC, 0x20,
	0x30B0, 0x43,
	0x3106, 0x1a,   
	0x3119, 0x9E, 
	0x311C, 0x1E, 
	0x311E, 0x08, 
	0x3128, 0x05, 
	0x3129, 0x00,	// ADBIT1[7:0] 0x00:12bit, 0x1d:10bit
	0x313D, 0x83,
	0x3150, 0x03,
	0x315e, 0x1a,	// INCKSEL5 0x1a:37.125MHz, 0x1b:74.25MHz
	0x3164, 0x1a,	// INCKSEL6 0x1a:37.125MHz, 0x1b:74.25MHz
	0x317c, 0x00,	// ADBIT2[7:0] 0x00:12bit, 0x12:10bit
	0x317E, 0x00,
	0x31ec, 0x0E	// ADBIT3[7:0] 0x0E:12bit, 0x37:10bit
	0x32B8, 0x50,
	0x32B9, 0x10,
	0x32BA, 0x00,
	0x32BB, 0x04,
	0x32C8, 0x50,
	0x32C9, 0x10,
	0x32CA, 0x00,
	0x32CB, 0x04,    
	0x332C, 0xD3,
	0x332D, 0x10,
	0x332E, 0x0D,
	0x3358, 0x06,
	0x3359, 0xE1,
	0x335A, 0x11,
	0x3360, 0x1E,
	0x3361, 0x61,
	0x3362, 0x10,
	0x33B0, 0x50,
	0x33B2, 0x1A,
	0x33B3, 0X04,
	0x3405, 0x20,	// REPRTITIOM[5:4] Ref to Output Signal Interface Control ??
	0x3407, 0x03,	// PHY_LANE_NUM[1:0]
	0x3414, 0x0a,	// OPB_SIZE_V[5:0]
	0x3418, 0x9C,	// Pair or 0x3419 
	0x3419, 0x08,	// Y_OUT_SIZE[12:0],  0x89c = 2204
	0x3441, 0x0c,	// Pair of 0x3442
	0x3442, 0x0c,	// CSI_DT_FMT[15:0] 0x0A0A:RAW10, 0x0C0C:RAW12
	0x3443, 0x03,	// CSI_LANE_MODE[1:0] 0:x, 1:2Lane, 3:x, 3:4Lane
	0x3444, 0x20,	// Pair of 0x3445
	0x3445, 0x25,	// EXTCK_FREQ[15:0] 0x2520:37.125MHz, 0x4A40:74.25MHz
	0x3446, 0x47,
	0x3447, 0x00,
	0x3448, 0x1f,
	0x3449, 0x00,
	0x344a, 0x17,
	0x344b, 0x00,
	0x344c, 0x0f,
	0x344d, 0x00,
	0x344e, 0x17,
	0x344f, 0x00,
	0x3450, 0x47,
	0x3451, 0x00,
	0x3452, 0x0f,
	0x3453, 0x00,
	0x3454, 0x0f,
	0x3455, 0x00,
	0x3472, 0xA0,	// Pair od 0x3473
	0x3473, 0x07,	// X_OUT_SIZE[12:0]	0x07A0 = 1952
	0x347b, 0x23,	// MIF_SYNC_TIME0 0x24: Default, 0x23: DOL Mode
	0x3480, 0x49,	// INCKSEL7[7:0] 0x49:37.125MHz, 0x92:74.25MHz
};

#ifdef __cplusplus
}
#endif
#endif

