<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LabSimulacaoRegMux7SegProj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2x4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/regmux7seg_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/regmux7seg_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/regmux7seg_map.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="regmux7seg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="regmux7seg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="regmux7seg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="regmux7seg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="regmux7seg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="regmux7seg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="regmux7seg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="regmux7seg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="regmux7seg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="regmux7seg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="regmux7seg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="regmux7seg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="regmux7seg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regmux7seg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="regmux7seg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="regmux7seg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="regmux7seg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="regmux7seg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="regmux7seg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="regmux7seg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="regmux7seg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="regmux7seg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="regmux7seg.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regmux7seg_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="regmux7seg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="regmux7seg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regmux7seg_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="regmux7seg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="regmux7seg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="regmux7seg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="regmux7seg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="regmux7seg_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="regmux7seg_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="regmux7seg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="regmux7seg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="regmux7seg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="regmux7seg_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regmux7seg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="regmux7seg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="regmux7seg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="regmux7seg_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regmux7seg_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="regmux7seg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_regmux7seg_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_regmux7seg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_regmux7seg_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_regmux7seg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1678926361" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1678926361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678926806" xil_pn:in_ck="6680328061470612989" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1678926806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Decoder7SegmentDisplayProj/decoder7seg.vhd"/>
      <outfile xil_pn:name="../MuxProj/mux2x4.vhd"/>
      <outfile xil_pn:name="../RegisterProj/reg4bits.vhd"/>
      <outfile xil_pn:name="regmux7seg.vhd"/>
      <outfile xil_pn:name="tb_regmux7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1678926806" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1256326899001714119" xil_pn:start_ts="1678926806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678926806" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1671881534032481403" xil_pn:start_ts="1678926806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678545575" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="81691262290996156" xil_pn:start_ts="1678545575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678926806" xil_pn:in_ck="6680328061470612989" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1678926806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Decoder7SegmentDisplayProj/decoder7seg.vhd"/>
      <outfile xil_pn:name="../MuxProj/mux2x4.vhd"/>
      <outfile xil_pn:name="../RegisterProj/reg4bits.vhd"/>
      <outfile xil_pn:name="regmux7seg.vhd"/>
      <outfile xil_pn:name="tb_regmux7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1678926808" xil_pn:in_ck="6680328061470612989" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2076870030977768428" xil_pn:start_ts="1678926806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_regmux7seg_beh.prj"/>
      <outfile xil_pn:name="tb_regmux7seg_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1678926854" xil_pn:in_ck="-7336588054072435050" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5162904838580411361" xil_pn:start_ts="1678926854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_regmux7seg_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1678927195" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927195" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7707960418953463917" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927195" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="81691262290996156" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927195" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927195" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5403972494043307089" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927195" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927195" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7350185812254090042" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927198" xil_pn:in_ck="954279106467784970" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6916391790039959559" xil_pn:start_ts="1678927195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="regmux7seg.lso"/>
      <outfile xil_pn:name="regmux7seg.ngc"/>
      <outfile xil_pn:name="regmux7seg.ngr"/>
      <outfile xil_pn:name="regmux7seg.prj"/>
      <outfile xil_pn:name="regmux7seg.stx"/>
      <outfile xil_pn:name="regmux7seg.syr"/>
      <outfile xil_pn:name="regmux7seg.xst"/>
      <outfile xil_pn:name="regmux7seg_beh.prj"/>
      <outfile xil_pn:name="regmux7seg_stx_beh.prj"/>
      <outfile xil_pn:name="regmux7seg_vhdl.prj"/>
      <outfile xil_pn:name="regmux7seg_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1678927198" xil_pn:in_ck="-7924849045335468134" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="467419352264631142" xil_pn:start_ts="1678927198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927201" xil_pn:in_ck="4508884550677206254" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7750518838455832407" xil_pn:start_ts="1678927198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="regmux7seg.bld"/>
      <outfile xil_pn:name="regmux7seg.ngd"/>
      <outfile xil_pn:name="regmux7seg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1678927204" xil_pn:in_ck="-5387096962767781201" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1678927201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="regmux7seg.pcf"/>
      <outfile xil_pn:name="regmux7seg_map.map"/>
      <outfile xil_pn:name="regmux7seg_map.mrp"/>
      <outfile xil_pn:name="regmux7seg_map.ncd"/>
      <outfile xil_pn:name="regmux7seg_map.ngm"/>
      <outfile xil_pn:name="regmux7seg_map.xrpt"/>
      <outfile xil_pn:name="regmux7seg_summary.xml"/>
      <outfile xil_pn:name="regmux7seg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1678927209" xil_pn:in_ck="8265620341570946568" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1678927204">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="regmux7seg.ncd"/>
      <outfile xil_pn:name="regmux7seg.pad"/>
      <outfile xil_pn:name="regmux7seg.par"/>
      <outfile xil_pn:name="regmux7seg.ptwx"/>
      <outfile xil_pn:name="regmux7seg.unroutes"/>
      <outfile xil_pn:name="regmux7seg.xpi"/>
      <outfile xil_pn:name="regmux7seg_pad.csv"/>
      <outfile xil_pn:name="regmux7seg_pad.txt"/>
      <outfile xil_pn:name="regmux7seg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1678927212" xil_pn:in_ck="-7924849045335475759" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1678927209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="regmux7seg.bgn"/>
      <outfile xil_pn:name="regmux7seg.bit"/>
      <outfile xil_pn:name="regmux7seg.drc"/>
      <outfile xil_pn:name="regmux7seg.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1678927237" xil_pn:in_ck="-7924849045335488613" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1678927236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678927209" xil_pn:in_ck="-8836366421407601877" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1678927207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="regmux7seg.twr"/>
      <outfile xil_pn:name="regmux7seg.twx"/>
    </transform>
    <transform xil_pn:end_ts="1678925297" xil_pn:in_ck="2265982336559705070" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-3368405462108813884" xil_pn:start_ts="1678925294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/regmux7seg_map.nlf"/>
      <outfile xil_pn:name="netgen/map/regmux7seg_map.sdf"/>
      <outfile xil_pn:name="netgen/map/regmux7seg_map.vhd"/>
    </transform>
  </transforms>

</generated_project>
