arch                     	circuit                                    	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
stratixiv_arch.timing.xml	ucsb_152_tap_fir_stratixiv_arch_timing.blif	13ad12d     	success   	     	26295              	20086                	12181               	791                   	36          	27           	-1     	13    	29         	-1          	-1      	261506               	5.34624       	-18213.3            	-5.34624            	222247           	13                               	0                     	0                    	2.13433e+07       	21958.1              	5.81001            	-19384.5 	-5.81001 	0       	0       	16.74    	16.06     	14.27               	1149832    	-1          	-1         
