/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_TFEC_INTR2_0_H__
#define BCHP_TFEC_INTR2_0_H__

/***************************************************************************
 *TFEC_INTR2_0 - TFEC L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_TFEC_INTR2_0_CPU_STATUS             0x05000200 /* CPU interrupt Status Register */
#define BCHP_TFEC_INTR2_0_CPU_SET                0x05000204 /* CPU interrupt Set Register */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR              0x05000208 /* CPU interrupt Clear Register */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS        0x0500020c /* CPU interrupt Mask Status Register */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET           0x05000210 /* CPU interrupt Mask Set Register */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR         0x05000214 /* CPU interrupt Mask Clear Register */
#define BCHP_TFEC_INTR2_0_PCI_STATUS             0x05000218 /* PCI interrupt Status Register */
#define BCHP_TFEC_INTR2_0_PCI_SET                0x0500021c /* PCI interrupt Set Register */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR              0x05000220 /* PCI interrupt Clear Register */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS        0x05000224 /* PCI interrupt Mask Status Register */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET           0x05000228 /* PCI interrupt Mask Set Register */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR         0x0500022c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: CPU_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_reserved0_MASK                0xffffff00
#define BCHP_TFEC_INTR2_0_CPU_STATUS_reserved0_SHIFT               8

/* TFEC_INTR2_0 :: CPU_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TCO_INTR_MASK                 0x00000080
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TCO_INTR_SHIFT                7
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TCO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: CPU_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TNO_INTR_MASK                 0x00000040
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TNO_INTR_SHIFT                6
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TNO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: CPU_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TBO_INTR_MASK                 0x00000020
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TBO_INTR_SHIFT                5
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TBO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: CPU_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TROL_INTR_MASK                0x00000010
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TROL_INTR_SHIFT               4
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TROL_INTR_DEFAULT             0x00000000

/* TFEC_INTR2_0 :: CPU_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TRIL_INTR_MASK                0x00000008
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TRIL_INTR_SHIFT               3
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TRIL_INTR_DEFAULT             0x00000000

/* TFEC_INTR2_0 :: CPU_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_OSO_INTR_MASK                 0x00000004
#define BCHP_TFEC_INTR2_0_CPU_STATUS_OSO_INTR_SHIFT                2
#define BCHP_TFEC_INTR2_0_CPU_STATUS_OSO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: CPU_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TOL_INTR_MASK                 0x00000002
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TOL_INTR_SHIFT                1
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TOL_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: CPU_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TIL_INTR_MASK                 0x00000001
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TIL_INTR_SHIFT                0
#define BCHP_TFEC_INTR2_0_CPU_STATUS_TIL_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: CPU_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_CPU_SET_reserved0_MASK                   0xffffff00
#define BCHP_TFEC_INTR2_0_CPU_SET_reserved0_SHIFT                  8

/* TFEC_INTR2_0 :: CPU_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_CPU_SET_TCO_INTR_MASK                    0x00000080
#define BCHP_TFEC_INTR2_0_CPU_SET_TCO_INTR_SHIFT                   7
#define BCHP_TFEC_INTR2_0_CPU_SET_TCO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: CPU_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_CPU_SET_TNO_INTR_MASK                    0x00000040
#define BCHP_TFEC_INTR2_0_CPU_SET_TNO_INTR_SHIFT                   6
#define BCHP_TFEC_INTR2_0_CPU_SET_TNO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: CPU_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_CPU_SET_TBO_INTR_MASK                    0x00000020
#define BCHP_TFEC_INTR2_0_CPU_SET_TBO_INTR_SHIFT                   5
#define BCHP_TFEC_INTR2_0_CPU_SET_TBO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: CPU_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_CPU_SET_TROL_INTR_MASK                   0x00000010
#define BCHP_TFEC_INTR2_0_CPU_SET_TROL_INTR_SHIFT                  4
#define BCHP_TFEC_INTR2_0_CPU_SET_TROL_INTR_DEFAULT                0x00000000

/* TFEC_INTR2_0 :: CPU_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_CPU_SET_TRIL_INTR_MASK                   0x00000008
#define BCHP_TFEC_INTR2_0_CPU_SET_TRIL_INTR_SHIFT                  3
#define BCHP_TFEC_INTR2_0_CPU_SET_TRIL_INTR_DEFAULT                0x00000000

/* TFEC_INTR2_0 :: CPU_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_CPU_SET_OSO_INTR_MASK                    0x00000004
#define BCHP_TFEC_INTR2_0_CPU_SET_OSO_INTR_SHIFT                   2
#define BCHP_TFEC_INTR2_0_CPU_SET_OSO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: CPU_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_CPU_SET_TOL_INTR_MASK                    0x00000002
#define BCHP_TFEC_INTR2_0_CPU_SET_TOL_INTR_SHIFT                   1
#define BCHP_TFEC_INTR2_0_CPU_SET_TOL_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: CPU_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_CPU_SET_TIL_INTR_MASK                    0x00000001
#define BCHP_TFEC_INTR2_0_CPU_SET_TIL_INTR_SHIFT                   0
#define BCHP_TFEC_INTR2_0_CPU_SET_TIL_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: CPU_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_reserved0_MASK                 0xffffff00
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_reserved0_SHIFT                8

/* TFEC_INTR2_0 :: CPU_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TCO_INTR_MASK                  0x00000080
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TCO_INTR_SHIFT                 7
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TCO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: CPU_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TNO_INTR_MASK                  0x00000040
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TNO_INTR_SHIFT                 6
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TNO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: CPU_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TBO_INTR_MASK                  0x00000020
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TBO_INTR_SHIFT                 5
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TBO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: CPU_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TROL_INTR_MASK                 0x00000010
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TROL_INTR_SHIFT                4
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TROL_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: CPU_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TRIL_INTR_MASK                 0x00000008
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TRIL_INTR_SHIFT                3
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TRIL_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: CPU_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_OSO_INTR_MASK                  0x00000004
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_OSO_INTR_SHIFT                 2
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_OSO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: CPU_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TOL_INTR_MASK                  0x00000002
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TOL_INTR_SHIFT                 1
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TOL_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: CPU_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TIL_INTR_MASK                  0x00000001
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TIL_INTR_SHIFT                 0
#define BCHP_TFEC_INTR2_0_CPU_CLEAR_TIL_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_reserved0_MASK           0xffffff00
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT          8

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TCO_INTR_MASK            0x00000080
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TCO_INTR_SHIFT           7
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TCO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TNO_INTR_MASK            0x00000040
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TNO_INTR_SHIFT           6
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TNO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TBO_INTR_MASK            0x00000020
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TBO_INTR_SHIFT           5
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TBO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TROL_INTR_MASK           0x00000010
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TROL_INTR_SHIFT          4
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TROL_INTR_DEFAULT        0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TRIL_INTR_MASK           0x00000008
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TRIL_INTR_SHIFT          3
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TRIL_INTR_DEFAULT        0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_OSO_INTR_MASK            0x00000004
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_OSO_INTR_SHIFT           2
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_OSO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TOL_INTR_MASK            0x00000002
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TOL_INTR_SHIFT           1
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TOL_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TIL_INTR_MASK            0x00000001
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TIL_INTR_SHIFT           0
#define BCHP_TFEC_INTR2_0_CPU_MASK_STATUS_TIL_INTR_DEFAULT         0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_reserved0_MASK              0xffffff00
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_reserved0_SHIFT             8

/* TFEC_INTR2_0 :: CPU_MASK_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TCO_INTR_MASK               0x00000080
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TCO_INTR_SHIFT              7
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TCO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TNO_INTR_MASK               0x00000040
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TNO_INTR_SHIFT              6
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TNO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TBO_INTR_MASK               0x00000020
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TBO_INTR_SHIFT              5
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TBO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TROL_INTR_MASK              0x00000010
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TROL_INTR_SHIFT             4
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TROL_INTR_DEFAULT           0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TRIL_INTR_MASK              0x00000008
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TRIL_INTR_SHIFT             3
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TRIL_INTR_DEFAULT           0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_OSO_INTR_MASK               0x00000004
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_OSO_INTR_SHIFT              2
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_OSO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TOL_INTR_MASK               0x00000002
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TOL_INTR_SHIFT              1
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TOL_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TIL_INTR_MASK               0x00000001
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TIL_INTR_SHIFT              0
#define BCHP_TFEC_INTR2_0_CPU_MASK_SET_TIL_INTR_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK            0xffffff00
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT           8

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TCO_INTR_MASK             0x00000080
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TCO_INTR_SHIFT            7
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TCO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TNO_INTR_MASK             0x00000040
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TNO_INTR_SHIFT            6
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TNO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TBO_INTR_MASK             0x00000020
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TBO_INTR_SHIFT            5
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TBO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TROL_INTR_MASK            0x00000010
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TROL_INTR_SHIFT           4
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TROL_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TRIL_INTR_MASK            0x00000008
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TRIL_INTR_SHIFT           3
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TRIL_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_OSO_INTR_MASK             0x00000004
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_OSO_INTR_SHIFT            2
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_OSO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TOL_INTR_MASK             0x00000002
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TOL_INTR_SHIFT            1
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TOL_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: CPU_MASK_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TIL_INTR_MASK             0x00000001
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TIL_INTR_SHIFT            0
#define BCHP_TFEC_INTR2_0_CPU_MASK_CLEAR_TIL_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: PCI_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_reserved0_MASK                0xffffff00
#define BCHP_TFEC_INTR2_0_PCI_STATUS_reserved0_SHIFT               8

/* TFEC_INTR2_0 :: PCI_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TCO_INTR_MASK                 0x00000080
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TCO_INTR_SHIFT                7
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TCO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: PCI_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TNO_INTR_MASK                 0x00000040
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TNO_INTR_SHIFT                6
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TNO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: PCI_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TBO_INTR_MASK                 0x00000020
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TBO_INTR_SHIFT                5
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TBO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: PCI_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TROL_INTR_MASK                0x00000010
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TROL_INTR_SHIFT               4
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TROL_INTR_DEFAULT             0x00000000

/* TFEC_INTR2_0 :: PCI_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TRIL_INTR_MASK                0x00000008
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TRIL_INTR_SHIFT               3
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TRIL_INTR_DEFAULT             0x00000000

/* TFEC_INTR2_0 :: PCI_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_OSO_INTR_MASK                 0x00000004
#define BCHP_TFEC_INTR2_0_PCI_STATUS_OSO_INTR_SHIFT                2
#define BCHP_TFEC_INTR2_0_PCI_STATUS_OSO_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: PCI_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TOL_INTR_MASK                 0x00000002
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TOL_INTR_SHIFT                1
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TOL_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: PCI_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TIL_INTR_MASK                 0x00000001
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TIL_INTR_SHIFT                0
#define BCHP_TFEC_INTR2_0_PCI_STATUS_TIL_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: PCI_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_PCI_SET_reserved0_MASK                   0xffffff00
#define BCHP_TFEC_INTR2_0_PCI_SET_reserved0_SHIFT                  8

/* TFEC_INTR2_0 :: PCI_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_PCI_SET_TCO_INTR_MASK                    0x00000080
#define BCHP_TFEC_INTR2_0_PCI_SET_TCO_INTR_SHIFT                   7
#define BCHP_TFEC_INTR2_0_PCI_SET_TCO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: PCI_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_PCI_SET_TNO_INTR_MASK                    0x00000040
#define BCHP_TFEC_INTR2_0_PCI_SET_TNO_INTR_SHIFT                   6
#define BCHP_TFEC_INTR2_0_PCI_SET_TNO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: PCI_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_PCI_SET_TBO_INTR_MASK                    0x00000020
#define BCHP_TFEC_INTR2_0_PCI_SET_TBO_INTR_SHIFT                   5
#define BCHP_TFEC_INTR2_0_PCI_SET_TBO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: PCI_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_PCI_SET_TROL_INTR_MASK                   0x00000010
#define BCHP_TFEC_INTR2_0_PCI_SET_TROL_INTR_SHIFT                  4
#define BCHP_TFEC_INTR2_0_PCI_SET_TROL_INTR_DEFAULT                0x00000000

/* TFEC_INTR2_0 :: PCI_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_PCI_SET_TRIL_INTR_MASK                   0x00000008
#define BCHP_TFEC_INTR2_0_PCI_SET_TRIL_INTR_SHIFT                  3
#define BCHP_TFEC_INTR2_0_PCI_SET_TRIL_INTR_DEFAULT                0x00000000

/* TFEC_INTR2_0 :: PCI_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_PCI_SET_OSO_INTR_MASK                    0x00000004
#define BCHP_TFEC_INTR2_0_PCI_SET_OSO_INTR_SHIFT                   2
#define BCHP_TFEC_INTR2_0_PCI_SET_OSO_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: PCI_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_PCI_SET_TOL_INTR_MASK                    0x00000002
#define BCHP_TFEC_INTR2_0_PCI_SET_TOL_INTR_SHIFT                   1
#define BCHP_TFEC_INTR2_0_PCI_SET_TOL_INTR_DEFAULT                 0x00000000

/* TFEC_INTR2_0 :: PCI_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_PCI_SET_TIL_INTR_MASK                    0x00000001
#define BCHP_TFEC_INTR2_0_PCI_SET_TIL_INTR_SHIFT                   0
#define BCHP_TFEC_INTR2_0_PCI_SET_TIL_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: PCI_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_reserved0_MASK                 0xffffff00
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_reserved0_SHIFT                8

/* TFEC_INTR2_0 :: PCI_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TCO_INTR_MASK                  0x00000080
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TCO_INTR_SHIFT                 7
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TCO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: PCI_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TNO_INTR_MASK                  0x00000040
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TNO_INTR_SHIFT                 6
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TNO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: PCI_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TBO_INTR_MASK                  0x00000020
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TBO_INTR_SHIFT                 5
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TBO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: PCI_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TROL_INTR_MASK                 0x00000010
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TROL_INTR_SHIFT                4
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TROL_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: PCI_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TRIL_INTR_MASK                 0x00000008
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TRIL_INTR_SHIFT                3
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TRIL_INTR_DEFAULT              0x00000000

/* TFEC_INTR2_0 :: PCI_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_OSO_INTR_MASK                  0x00000004
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_OSO_INTR_SHIFT                 2
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_OSO_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: PCI_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TOL_INTR_MASK                  0x00000002
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TOL_INTR_SHIFT                 1
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TOL_INTR_DEFAULT               0x00000000

/* TFEC_INTR2_0 :: PCI_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TIL_INTR_MASK                  0x00000001
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TIL_INTR_SHIFT                 0
#define BCHP_TFEC_INTR2_0_PCI_CLEAR_TIL_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_reserved0_MASK           0xffffff00
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT          8

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TCO_INTR_MASK            0x00000080
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TCO_INTR_SHIFT           7
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TCO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TNO_INTR_MASK            0x00000040
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TNO_INTR_SHIFT           6
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TNO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TBO_INTR_MASK            0x00000020
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TBO_INTR_SHIFT           5
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TBO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TROL_INTR_MASK           0x00000010
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TROL_INTR_SHIFT          4
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TROL_INTR_DEFAULT        0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TRIL_INTR_MASK           0x00000008
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TRIL_INTR_SHIFT          3
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TRIL_INTR_DEFAULT        0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_OSO_INTR_MASK            0x00000004
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_OSO_INTR_SHIFT           2
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_OSO_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TOL_INTR_MASK            0x00000002
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TOL_INTR_SHIFT           1
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TOL_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_STATUS :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TIL_INTR_MASK            0x00000001
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TIL_INTR_SHIFT           0
#define BCHP_TFEC_INTR2_0_PCI_MASK_STATUS_TIL_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_reserved0_MASK              0xffffff00
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_reserved0_SHIFT             8

/* TFEC_INTR2_0 :: PCI_MASK_SET :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TCO_INTR_MASK               0x00000080
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TCO_INTR_SHIFT              7
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TCO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_SET :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TNO_INTR_MASK               0x00000040
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TNO_INTR_SHIFT              6
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TNO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_SET :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TBO_INTR_MASK               0x00000020
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TBO_INTR_SHIFT              5
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TBO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_SET :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TROL_INTR_MASK              0x00000010
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TROL_INTR_SHIFT             4
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TROL_INTR_DEFAULT           0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_SET :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TRIL_INTR_MASK              0x00000008
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TRIL_INTR_SHIFT             3
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TRIL_INTR_DEFAULT           0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_SET :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_OSO_INTR_MASK               0x00000004
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_OSO_INTR_SHIFT              2
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_OSO_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_SET :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TOL_INTR_MASK               0x00000002
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TOL_INTR_SHIFT              1
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TOL_INTR_DEFAULT            0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_SET :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TIL_INTR_MASK               0x00000001
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TIL_INTR_SHIFT              0
#define BCHP_TFEC_INTR2_0_PCI_MASK_SET_TIL_INTR_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK            0xffffff00
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT           8

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: TCO_INTR [07:07] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TCO_INTR_MASK             0x00000080
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TCO_INTR_SHIFT            7
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TCO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: TNO_INTR [06:06] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TNO_INTR_MASK             0x00000040
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TNO_INTR_SHIFT            6
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TNO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: TBO_INTR [05:05] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TBO_INTR_MASK             0x00000020
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TBO_INTR_SHIFT            5
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TBO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: TROL_INTR [04:04] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TROL_INTR_MASK            0x00000010
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TROL_INTR_SHIFT           4
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TROL_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: TRIL_INTR [03:03] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TRIL_INTR_MASK            0x00000008
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TRIL_INTR_SHIFT           3
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TRIL_INTR_DEFAULT         0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: OSO_INTR [02:02] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_OSO_INTR_MASK             0x00000004
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_OSO_INTR_SHIFT            2
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_OSO_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: TOL_INTR [01:01] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TOL_INTR_MASK             0x00000002
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TOL_INTR_SHIFT            1
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TOL_INTR_DEFAULT          0x00000001

/* TFEC_INTR2_0 :: PCI_MASK_CLEAR :: TIL_INTR [00:00] */
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TIL_INTR_MASK             0x00000001
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TIL_INTR_SHIFT            0
#define BCHP_TFEC_INTR2_0_PCI_MASK_CLEAR_TIL_INTR_DEFAULT          0x00000001

#endif /* #ifndef BCHP_TFEC_INTR2_0_H__ */

/* End of File */
