[%General]
%3Csource%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/AudioDemo.vhd
%3Cfilename%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/audiodemo.v
%3Cclass%3E=100
%3Cbasename%3E=AudioDemo
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_200_i, device_temp_i, rst_i, btn_u, leds_o, pdm_m_clk_o, pdm_m_data_i, pdm_lrsel_o, pwm_audio_o, pwm_sdaudio_o, ddr2_addr, ddr2_ba, ddr2_ras_n, ddr2_cas_n, ddr2_we_n, ddr2_ck_p, ddr2_ck_n, ddr2_cke, ddr2_cs_n, ddr2_dm, ddr2_odt, ddr2_dq, ddr2_dqs_p, ddr2_dqs_n, pdm_clk_rising_o
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
addr_int\category=117
addr_int\port=0
addr_int\alias=addr_int
addr_int\type\Subtype\mark1=ieee::std_logic_vector
addr_int\type\Subtype\mark2=ieee::std_logic_vector
addr_int\type\Subtype\constraint\0\Range\dir=false
addr_int\type\Subtype\constraint\0\Range\left\Constant\value=31
addr_int\type\Subtype\constraint\0\Range\left\Constant\units=
addr_int\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addr_int\type\Subtype\constraint\0\Range\right\Constant\value=0
addr_int\type\Subtype\constraint\0\Range\right\Constant\units=
addr_int\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addr_play\category=117
addr_play\port=0
addr_play\alias=addr_play
addr_play\type\Subtype\mark1=ieee::std_logic_vector
addr_play\type\Subtype\mark2=ieee::std_logic_vector
addr_play\type\Subtype\constraint\0\Range\dir=false
addr_play\type\Subtype\constraint\0\Range\left\Constant\value=31
addr_play\type\Subtype\constraint\0\Range\left\Constant\units=
addr_play\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addr_play\type\Subtype\constraint\0\Range\right\Constant\value=0
addr_play\type\Subtype\constraint\0\Range\right\Constant\units=
addr_play\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addr_rec\category=117
addr_rec\port=0
addr_rec\alias=addr_rec
addr_rec\type\Subtype\mark1=ieee::std_logic_vector
addr_rec\type\Subtype\mark2=ieee::std_logic_vector
addr_rec\type\Subtype\constraint\0\Range\dir=false
addr_rec\type\Subtype\constraint\0\Range\left\Constant\value=31
addr_rec\type\Subtype\constraint\0\Range\left\Constant\units=
addr_rec\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addr_rec\type\Subtype\constraint\0\Range\right\Constant\value=0
addr_rec\type\Subtype\constraint\0\Range\right\Constant\units=
addr_rec\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
audiodemo\category=100
audiodemo\port=0
audiodemo\alias=AudioDemo
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
btn_u\category=117
btn_u\port=1
btn_u\alias=btn_u
btn_u\type\Subtype\mark1=ieee::std_logic
btn_u\type\Subtype\mark2=ieee::std_logic
btnu\category=105
btnu\port=0
btnu\alias=Btnu
btnu_int\category=117
btnu_int\port=0
btnu_int\alias=btnu_int
btnu_int\type\Subtype\mark1=ieee::std_logic
btnu_int\type\Subtype\mark2=ieee::std_logic
clk_200_i\category=117
clk_200_i\port=1
clk_200_i\alias=clk_200_i
clk_200_i\type\Subtype\mark1=ieee::std_logic
clk_200_i\type\Subtype\mark2=ieee::std_logic
clk_i\category=117
clk_i\port=0
clk_i\alias=clk_i
clk_i\type\Subtype\mark1=ieee::std_logic
clk_i\type\Subtype\mark2=ieee::std_logic
cntplaysamples\category=117
cntplaysamples\port=0
cntplaysamples\alias=cntPlaySamples
cntplaysamples\type\Subtype\mark1=ieee::integer
cntplaysamples\type\Subtype\mark2=ieee::integer
cntplaysamples\init\Constant\value=0
cntplaysamples\init\Constant\units=
cntplaysamples\init\Constant\typeClass=304
cntrecsamples\category=117
cntrecsamples\port=0
cntrecsamples\alias=cntRecSamples
cntrecsamples\type\Subtype\mark1=ieee::integer
cntrecsamples\type\Subtype\mark2=ieee::integer
cntrecsamples\init\Constant\value=0
cntrecsamples\init\Constant\units=
cntrecsamples\init\Constant\typeClass=304
data_des\category=117
data_des\port=0
data_des\alias=data_des
data_des\type\Subtype\mark1=ieee::std_logic_vector
data_des\type\Subtype\mark2=ieee::std_logic_vector
data_des\type\Subtype\constraint\0\Range\dir=false
data_des\type\Subtype\constraint\0\Range\left\Constant\value=15
data_des\type\Subtype\constraint\0\Range\left\Constant\units=
data_des\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_des\type\Subtype\constraint\0\Range\right\Constant\value=0
data_des\type\Subtype\constraint\0\Range\right\Constant\units=
data_des\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_dess\category=117
data_dess\port=0
data_dess\alias=data_dess
data_dess\type\Subtype\mark1=ieee::std_logic_vector
data_dess\type\Subtype\mark2=ieee::std_logic_vector
data_dess\type\Subtype\constraint\0\Range\dir=false
data_dess\type\Subtype\constraint\0\Range\left\Constant\value=31
data_dess\type\Subtype\constraint\0\Range\left\Constant\units=
data_dess\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_dess\type\Subtype\constraint\0\Range\right\Constant\value=0
data_dess\type\Subtype\constraint\0\Range\right\Constant\units=
data_dess\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_ser\category=117
data_ser\port=0
data_ser\alias=data_ser
data_ser\type\Subtype\mark1=ieee::std_logic_vector
data_ser\type\Subtype\mark2=ieee::std_logic_vector
data_ser\type\Subtype\constraint\0\Range\dir=false
data_ser\type\Subtype\constraint\0\Range\left\Constant\value=31
data_ser\type\Subtype\constraint\0\Range\left\Constant\units=
data_ser\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_ser\type\Subtype\constraint\0\Range\right\Constant\value=0
data_ser\type\Subtype\constraint\0\Range\right\Constant\units=
data_ser\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_serr\category=117
data_serr\port=0
data_serr\alias=data_serr
data_serr\type\Subtype\mark1=ieee::std_logic_vector
data_serr\type\Subtype\mark2=ieee::std_logic_vector
data_serr\type\Subtype\constraint\0\Range\dir=false
data_serr\type\Subtype\constraint\0\Range\left\Constant\value=15
data_serr\type\Subtype\constraint\0\Range\left\Constant\units=
data_serr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_serr\type\Subtype\constraint\0\Range\right\Constant\value=0
data_serr\type\Subtype\constraint\0\Range\right\Constant\units=
data_serr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dbncr\category=105
dbncr\port=0
dbncr\alias=Dbncr
ddr\category=105
ddr\port=0
ddr\alias=DDR
ddr2_addr\category=117
ddr2_addr\port=2
ddr2_addr\alias=ddr2_addr
ddr2_addr\type\Subtype\mark1=ieee::std_logic_vector
ddr2_addr\type\Subtype\mark2=ieee::std_logic_vector
ddr2_addr\type\Subtype\constraint\0\Range\dir=false
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\value=12
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ba\category=117
ddr2_ba\port=2
ddr2_ba\alias=ddr2_ba
ddr2_ba\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ba\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ba\type\Subtype\constraint\0\Range\dir=false
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\value=2
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ba\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ba\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cas_n\category=117
ddr2_cas_n\port=2
ddr2_cas_n\alias=ddr2_cas_n
ddr2_cas_n\type\Subtype\mark1=ieee::std_logic
ddr2_cas_n\type\Subtype\mark2=ieee::std_logic
ddr2_ck_n\category=117
ddr2_ck_n\port=2
ddr2_ck_n\alias=ddr2_ck_n
ddr2_ck_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ck_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ck_n\type\Subtype\constraint\0\Range\dir=false
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ck_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ck_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ck_p\category=117
ddr2_ck_p\port=2
ddr2_ck_p\alias=ddr2_ck_p
ddr2_ck_p\type\Subtype\mark1=ieee::std_logic_vector
ddr2_ck_p\type\Subtype\mark2=ieee::std_logic_vector
ddr2_ck_p\type\Subtype\constraint\0\Range\dir=false
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_ck_p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_ck_p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cke\category=117
ddr2_cke\port=2
ddr2_cke\alias=ddr2_cke
ddr2_cke\type\Subtype\mark1=ieee::std_logic_vector
ddr2_cke\type\Subtype\mark2=ieee::std_logic_vector
ddr2_cke\type\Subtype\constraint\0\Range\dir=false
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_cke\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_cke\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_cs_n\category=117
ddr2_cs_n\port=2
ddr2_cs_n\alias=ddr2_cs_n
ddr2_cs_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_cs_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_cs_n\type\Subtype\constraint\0\Range\dir=false
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_cs_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_cs_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dm\category=117
ddr2_dm\port=2
ddr2_dm\alias=ddr2_dm
ddr2_dm\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dm\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dm\type\Subtype\constraint\0\Range\dir=false
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dm\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dm\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dq\category=117
ddr2_dq\port=3
ddr2_dq\alias=ddr2_dq
ddr2_dq\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dq\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dq\type\Subtype\constraint\0\Range\dir=false
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\value=15
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dq\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dq\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dqs_n\category=117
ddr2_dqs_n\port=3
ddr2_dqs_n\alias=ddr2_dqs_n
ddr2_dqs_n\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dqs_n\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dqs_n\type\Subtype\constraint\0\Range\dir=false
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dqs_n\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dqs_n\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_dqs_p\category=117
ddr2_dqs_p\port=3
ddr2_dqs_p\alias=ddr2_dqs_p
ddr2_dqs_p\type\Subtype\mark1=ieee::std_logic_vector
ddr2_dqs_p\type\Subtype\mark2=ieee::std_logic_vector
ddr2_dqs_p\type\Subtype\constraint\0\Range\dir=false
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\value=1
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_dqs_p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_dqs_p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_odt\category=117
ddr2_odt\port=2
ddr2_odt\alias=ddr2_odt
ddr2_odt\type\Subtype\mark1=ieee::std_logic_vector
ddr2_odt\type\Subtype\mark2=ieee::std_logic_vector
ddr2_odt\type\Subtype\constraint\0\Range\dir=false
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\value=0
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\units=
ddr2_odt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\value=0
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\units=
ddr2_odt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddr2_ras_n\category=117
ddr2_ras_n\port=2
ddr2_ras_n\alias=ddr2_ras_n
ddr2_ras_n\type\Subtype\mark1=ieee::std_logic
ddr2_ras_n\type\Subtype\mark2=ieee::std_logic
ddr2_we_n\category=117
ddr2_we_n\port=2
ddr2_we_n\alias=ddr2_we_n
ddr2_we_n\type\Subtype\mark1=ieee::std_logic
ddr2_we_n\type\Subtype\mark2=ieee::std_logic
deserializer\category=105
deserializer\port=0
deserializer\alias=Deserializer
device_temp_i\category=117
device_temp_i\port=1
device_temp_i\alias=device_temp_i
device_temp_i\type\Subtype\mark1=ieee::std_logic_vector
device_temp_i\type\Subtype\mark2=ieee::std_logic_vector
device_temp_i\type\Subtype\constraint\0\Range\dir=false
device_temp_i\type\Subtype\constraint\0\Range\left\Constant\value=11
device_temp_i\type\Subtype\constraint\0\Range\left\Constant\units=
device_temp_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
device_temp_i\type\Subtype\constraint\0\Range\right\Constant\value=0
device_temp_i\type\Subtype\constraint\0\Range\right\Constant\units=
device_temp_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
done_async_des\category=117
done_async_des\port=0
done_async_des\alias=done_async_des
done_async_des\type\Subtype\mark1=ieee::std_logic
done_async_des\type\Subtype\mark2=ieee::std_logic
done_async_ser\category=117
done_async_ser\port=0
done_async_ser\alias=done_async_ser
done_async_ser\type\Subtype\mark1=ieee::std_logic
done_async_ser\type\Subtype\mark2=ieee::std_logic
done_des\category=117
done_des\port=0
done_des\alias=done_des
done_des\type\Subtype\mark1=ieee::std_logic
done_des\type\Subtype\mark2=ieee::std_logic
done_des_dly\category=117
done_des_dly\port=0
done_des_dly\alias=done_des_dly
done_des_dly\type\Subtype\mark1=ieee::std_logic
done_des_dly\type\Subtype\mark2=ieee::std_logic
done_int\category=117
done_int\port=0
done_int\alias=done_int
done_int\type\Subtype\mark1=ieee::std_logic
done_int\type\Subtype\mark2=ieee::std_logic
done_ser\category=117
done_ser\port=0
done_ser\alias=done_ser
done_ser\type\Subtype\mark1=ieee::std_logic
done_ser\type\Subtype\mark2=ieee::std_logic
done_ser_dly\category=117
done_ser_dly\port=0
done_ser_dly\alias=done_ser_dly
done_ser_dly\type\Subtype\mark1=ieee::std_logic
done_ser_dly\type\Subtype\mark2=ieee::std_logic
en_des\category=117
en_des\port=0
en_des\alias=en_des
en_des\type\Subtype\mark1=ieee::std_logic
en_des\type\Subtype\mark2=ieee::std_logic
en_leds\category=117
en_leds\port=0
en_leds\alias=en_leds
en_leds\type\Subtype\mark1=ieee::std_logic
en_leds\type\Subtype\mark2=ieee::std_logic
en_ser\category=117
en_ser\port=0
en_ser\alias=en_ser
en_ser\type\Subtype\mark1=ieee::std_logic
en_ser\type\Subtype\mark2=ieee::std_logic
ledbar\category=105
ledbar\port=0
ledbar\alias=LedBar
leds\category=105
leds\port=0
leds\alias=Leds
leds_o\category=117
leds_o\port=2
leds_o\alias=leds_o
leds_o\type\Subtype\mark1=ieee::std_logic_vector
leds_o\type\Subtype\mark2=ieee::std_logic_vector
leds_o\type\Subtype\constraint\0\Range\dir=false
leds_o\type\Subtype\constraint\0\Range\left\Constant\value=15
leds_o\type\Subtype\constraint\0\Range\left\Constant\units=
leds_o\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
leds_o\type\Subtype\constraint\0\Range\right\Constant\value=0
leds_o\type\Subtype\constraint\0\Range\right\Constant\units=
leds_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_a\category=117
mem_a\port=0
mem_a\alias=mem_a
mem_a\type\Subtype\mark1=ieee::std_logic_vector
mem_a\type\Subtype\mark2=ieee::std_logic_vector
mem_a\type\Subtype\constraint\0\Range\dir=false
mem_a\type\Subtype\constraint\0\Range\left\Constant\value=26
mem_a\type\Subtype\constraint\0\Range\left\Constant\units=
mem_a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_a\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_a\type\Subtype\constraint\0\Range\right\Constant\units=
mem_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_a_int\category=117
mem_a_int\port=0
mem_a_int\alias=mem_a_int
mem_a_int\type\Subtype\mark1=ieee::std_logic_vector
mem_a_int\type\Subtype\mark2=ieee::std_logic_vector
mem_a_int\type\Subtype\constraint\0\Range\dir=false
mem_a_int\type\Subtype\constraint\0\Range\left\Constant\value=26
mem_a_int\type\Subtype\constraint\0\Range\left\Constant\units=
mem_a_int\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_a_int\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_a_int\type\Subtype\constraint\0\Range\right\Constant\units=
mem_a_int\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_cen\category=117
mem_cen\port=0
mem_cen\alias=mem_cen
mem_cen\type\Subtype\mark1=ieee::std_logic
mem_cen\type\Subtype\mark2=ieee::std_logic
mem_dq_i\category=117
mem_dq_i\port=0
mem_dq_i\alias=mem_dq_i
mem_dq_i\type\Subtype\mark1=ieee::std_logic_vector
mem_dq_i\type\Subtype\mark2=ieee::std_logic_vector
mem_dq_i\type\Subtype\constraint\0\Range\dir=false
mem_dq_i\type\Subtype\constraint\0\Range\left\Constant\value=15
mem_dq_i\type\Subtype\constraint\0\Range\left\Constant\units=
mem_dq_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_dq_i\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_dq_i\type\Subtype\constraint\0\Range\right\Constant\units=
mem_dq_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_dq_o\category=117
mem_dq_o\port=0
mem_dq_o\alias=mem_dq_o
mem_dq_o\type\Subtype\mark1=ieee::std_logic_vector
mem_dq_o\type\Subtype\mark2=ieee::std_logic_vector
mem_dq_o\type\Subtype\constraint\0\Range\dir=false
mem_dq_o\type\Subtype\constraint\0\Range\left\Constant\value=15
mem_dq_o\type\Subtype\constraint\0\Range\left\Constant\units=
mem_dq_o\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mem_dq_o\type\Subtype\constraint\0\Range\right\Constant\value=0
mem_dq_o\type\Subtype\constraint\0\Range\right\Constant\units=
mem_dq_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mem_lb\category=117
mem_lb\port=0
mem_lb\alias=mem_lb
mem_lb\type\Subtype\mark1=ieee::std_logic
mem_lb\type\Subtype\mark2=ieee::std_logic
mem_oen\category=117
mem_oen\port=0
mem_oen\alias=mem_oen
mem_oen\type\Subtype\mark1=ieee::std_logic
mem_oen\type\Subtype\mark2=ieee::std_logic
mem_ub\category=117
mem_ub\port=0
mem_ub\alias=mem_ub
mem_ub\type\Subtype\mark1=ieee::std_logic
mem_ub\type\Subtype\mark2=ieee::std_logic
mem_wen\category=117
mem_wen\port=0
mem_wen\alias=mem_wen
mem_wen\type\Subtype\mark1=ieee::std_logic
mem_wen\type\Subtype\mark2=ieee::std_logic
next_state\category=117
next_state\port=0
next_state\alias=next_state
next_state\type\Subtype\mark1=audiodemo::state_type
next_state\type\Subtype\mark2=audiodemo::state_type
next_state_decode\category=113
next_state_decode\port=0
next_state_decode\alias=NEXT_STATE_DECODE
nr_of_bits\category=106
nr_of_bits\port=0
nr_of_bits\alias=NR_OF_BITS
nr_of_bits\type\Subtype\mark1=ieee::integer
nr_of_bits\type\Subtype\mark2=ieee::integer
nr_of_bits\init\Constant\value=16
nr_of_bits\init\Constant\units=
nr_of_bits\init\Constant\typeClass=304
nr_samples_to_rec\category=106
nr_samples_to_rec\port=0
nr_samples_to_rec\alias=NR_SAMPLES_TO_REC
nr_samples_to_rec\type\Subtype\mark1=ieee::integer
nr_samples_to_rec\type\Subtype\mark2=ieee::integer
nr_samples_to_rec\init\Unaryop\op=503
nr_samples_to_rec\init\Unaryop\right\Binop\op=423
nr_samples_to_rec\init\Unaryop\right\Binop\left\Unaryop\op=503
nr_samples_to_rec\init\Unaryop\right\Binop\left\Unaryop\right\Binop\op=403
nr_samples_to_rec\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\op=503
nr_samples_to_rec\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\op=411
nr_samples_to_rec\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Signal\entry=audiodemo::seconds_to_record
nr_samples_to_rec\init\Unaryop\right\Binop\left\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Signal\entry=audiodemo::pdm_freq_hz
nr_samples_to_rec\init\Unaryop\right\Binop\left\Unaryop\right\Binop\right\Signal\entry=audiodemo::nr_of_bits
nr_samples_to_rec\init\Unaryop\right\Binop\right\Constant\value=1
nr_samples_to_rec\init\Unaryop\right\Binop\right\Constant\units=
nr_samples_to_rec\init\Unaryop\right\Binop\right\Constant\typeClass=304
output_decode\category=113
output_decode\port=0
output_decode\alias=OUTPUT_DECODE
pdm_clk_rising_o\category=117
pdm_clk_rising_o\port=2
pdm_clk_rising_o\alias=pdm_clk_rising_o
pdm_clk_rising_o\type\Subtype\mark1=ieee::std_logic
pdm_clk_rising_o\type\Subtype\mark2=ieee::std_logic
pdm_freq_hz\category=106
pdm_freq_hz\port=0
pdm_freq_hz\alias=PDM_FREQ_HZ
pdm_freq_hz\type\Subtype\mark1=ieee::integer
pdm_freq_hz\type\Subtype\mark2=ieee::integer
pdm_freq_hz\init\Constant\value=2000000
pdm_freq_hz\init\Constant\units=
pdm_freq_hz\init\Constant\typeClass=304
pdm_lrsel_o\category=117
pdm_lrsel_o\port=2
pdm_lrsel_o\alias=pdm_lrsel_o
pdm_lrsel_o\type\Subtype\mark1=ieee::std_logic
pdm_lrsel_o\type\Subtype\mark2=ieee::std_logic
pdm_m_clk_o\category=117
pdm_m_clk_o\port=2
pdm_m_clk_o\alias=pdm_m_clk_o
pdm_m_clk_o\type\Subtype\mark1=ieee::std_logic
pdm_m_clk_o\type\Subtype\mark2=ieee::std_logic
pdm_m_data_i\category=117
pdm_m_data_i\port=1
pdm_m_data_i\alias=pdm_m_data_i
pdm_m_data_i\type\Subtype\mark1=ieee::std_logic
pdm_m_data_i\type\Subtype\mark2=ieee::std_logic
pdmdes\category=105
pdmdes\port=0
pdmdes\alias=PdmDes
pdmser\category=105
pdmser\port=0
pdmser\alias=PdmSer
pwm_audio_o\category=117
pwm_audio_o\port=3
pwm_audio_o\alias=pwm_audio_o
pwm_audio_o\type\Subtype\mark1=ieee::std_logic
pwm_audio_o\type\Subtype\mark2=ieee::std_logic
pwm_audio_o_int\category=117
pwm_audio_o_int\port=0
pwm_audio_o_int\alias=pwm_audio_o_int
pwm_audio_o_int\type\Subtype\mark1=ieee::std_logic
pwm_audio_o_int\type\Subtype\mark2=ieee::std_logic
pwm_sdaudio_o\category=117
pwm_sdaudio_o\port=2
pwm_sdaudio_o\alias=pwm_sdaudio_o
pwm_sdaudio_o\type\Subtype\mark1=ieee::std_logic
pwm_sdaudio_o\type\Subtype\mark2=ieee::std_logic
ram\category=105
ram\port=0
ram\alias=RAM
ram2ddr\category=105
ram2ddr\port=0
ram2ddr\alias=Ram2Ddr
ramcntrl\category=105
ramcntrl\port=0
ramcntrl\alias=RamCntrl
rd_ack_int\category=117
rd_ack_int\port=0
rd_ack_int\alias=rd_ack_int
rd_ack_int\type\Subtype\mark1=ieee::std_logic
rd_ack_int\type\Subtype\mark2=ieee::std_logic
rnl_int\category=117
rnl_int\port=0
rnl_int\alias=rnl_int
rnl_int\type\Subtype\mark1=ieee::std_logic
rnl_int\type\Subtype\mark2=ieee::std_logic
rnw_int\category=117
rnw_int\port=0
rnw_int\alias=rnw_int
rnw_int\type\Subtype\mark1=ieee::std_logic
rnw_int\type\Subtype\mark2=ieee::std_logic
rst_i\category=117
rst_i\port=1
rst_i\alias=rst_i
rst_i\type\Subtype\mark1=ieee::std_logic
rst_i\type\Subtype\mark2=ieee::std_logic
rw_cycle_ns\category=106
rw_cycle_ns\port=0
rw_cycle_ns\alias=RW_CYCLE_NS
rw_cycle_ns\type\Subtype\mark1=ieee::integer
rw_cycle_ns\type\Subtype\mark2=ieee::integer
rw_cycle_ns\init\Constant\value=1200
rw_cycle_ns\init\Constant\units=
rw_cycle_ns\init\Constant\typeClass=304
seconds_to_record\category=106
seconds_to_record\port=0
seconds_to_record\alias=SECONDS_TO_RECORD
seconds_to_record\type\Subtype\mark1=ieee::integer
seconds_to_record\type\Subtype\mark2=ieee::integer
seconds_to_record\init\Constant\value=5
seconds_to_record\init\Constant\units=
seconds_to_record\init\Constant\typeClass=304
serializer\category=105
serializer\port=0
serializer\alias=Serializer
state\category=117
state\port=0
state\alias=state
state\type\Subtype\mark1=audiodemo::state_type
state\type\Subtype\mark2=audiodemo::state_type
state_type\category=119
state_type\port=0
state_type\alias=state_type
state_type\type\Type\entry=audiodemo::state_type
state_type\type\Type\tclass=303
state_type\type\Type\name=
state_type\type\Type\values=stIdle, stRecord, stInter, stPlayback
sync_proc\category=113
sync_proc\port=0
sync_proc\alias=SYNC_PROC
sys_clk_freq_mhz\category=106
sys_clk_freq_mhz\port=0
sys_clk_freq_mhz\alias=SYS_CLK_FREQ_MHZ
sys_clk_freq_mhz\type\Subtype\mark1=ieee::integer
sys_clk_freq_mhz\type\Subtype\mark2=ieee::integer
sys_clk_freq_mhz\init\Constant\value=100
sys_clk_freq_mhz\init\Constant\units=
sys_clk_freq_mhz\init\Constant\typeClass=304
ui_clk\category=117
ui_clk\port=0
ui_clk\alias=ui_clk
ui_clk\type\Subtype\mark1=ieee::std_logic
ui_clk\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
