## 						实验报告

##### 实验名称：Lab6_综合实验(自动画笔设计)

##### 学生姓名：田宏宇      学号：PB17111573        得分：

##### 实验日期：     2019 年   5 月  29 日

#### 一、实验目的

利用**MIPS-CPU、存储器和外设完成一个简单的计算机应用设计**

#### 二、实验内容

![Screen Shot 2019-06-01 at 9.50.15 AM](/Users/Thyolo/myfile/MACshots/Screen Shot 2019-06-01 at 9.50.15 AM.png)

![Screen Shot 2019-06-01 at 9.49.30 AM](/Users/Thyolo/myfile/MACshots/Screen Shot 2019-06-01 at 9.49.30 AM.png)

#### 三、实验设计

(1)利用lab4VGA显示控制单元，在cpu和VGA间增加一个特殊的译码单元，将32位数据进行处理，低12位作为颜色控制位，第13位作为画笔写使能we控制位，16-14位用来控制画笔移动（111up；001down；010left；100rignt）。

例如：(初始画笔为黑色，低12位为000)

0x00002000：画笔向右移动但不画线

0x0000f000：画笔向上移动同时划线

```verilog
begin
        rgb<=memdata[11:0];
        we<=memdata[12];
        case(memdata[15:13])
        3'b111:dir<=4'b0001;//up
        3'b100:dir<=4'b0010;//down
        3'b010:dir<=4'b0100;//left
        3'b001:dir<=4'b1000;//rignt
        default:dir<=4'b0000;//stay
        endcase
end
```

(2)设计汇编程序

预期实验完成后能够在屏幕上自动画出USTC的字样，因此对画笔具体需要的操作列出，如图

![vga显示设计](/Users/Thyolo/myfile/verilog_lab/Lab6_综合实验/vga显示设计.png)

其中a为单位长度，经测试a=10时大小较为合适。

设计汇编程序：主要部分为三种

I._start

对一些寄存器进行初始化

```assembly
_start:                    #初始化
        lw $t0,980($0)    #t0=0 count
        lw $t1,984($0)    #t1=0x00001000 通过加减控制we位
        lw $t2,988($0)    #t2=0x0000000f
        lw $t3,992($0)    #t3=0x000000f0
        lw $t4,996($0)    #t4=0x00000f00
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,24    #t5=24 for _task1
        j _task1
```

II._taskn

直线移动一段距离（划线或不划线）

```assembly
_task1:
        lw $s1,972($0)    #left without we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run1
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,8    #t5=8 for _task2
        j _task2
```

III._ccn

改变画笔颜色

```assembly
_cc2:
        lw $s1,1012($0)    #down + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1012($0) 
        lw $s1,1020($0)    #rignt + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1020($0) 
        lw $s1,1008($0)    #up + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1008($0)
        lw $s1,1016($0)    #left + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1016($0) 
        j _task13
```

#### 四、实验过程

1.在cpu和vga间增加译码单元，调整top下各单元的时钟频率。

2.根据画出USTC字样所需要的步骤完成汇编代码，利用Mars将其导出为机器码

![Screen Shot 2019-06-01 at 10.59.24 AM](/Users/Thyolo/myfile/MACshots/Screen Shot 2019-06-01 at 10.59.24 AM.png)

设置代码段基址为0(数据段放在coe文件的最后)

![Screen Shot 2019-06-01 at 10.59.45 AM](/Users/Thyolo/myfile/MACshots/Screen Shot 2019-06-01 at 10.59.45 AM.png)

3.利用coe文件初始化cpu的memory，生成比特流文件，下载。

在显示器上观察画笔的移动是否符合预期

I.向左空移动调整位置

![下载2](/Users/Thyolo/myfile/verilog_lab/Lab6_综合实验/下载2.jpg)

II.正在画,已改变一次颜色

![下载1](/Users/Thyolo/myfile/verilog_lab/Lab6_综合实验/下载1.jpg)

III.完成

![下载3](/Users/Thyolo/myfile/verilog_lab/Lab6_综合实验/下载3.jpg)

#### 五、实验总结

在这次实验中，我利用lab4学到的vga显示技术将cpu指令执行的过程通过画笔的操作表现出来，初步实现了对多周期CPU的利用，对组成原理实验模块化、层次化、参数化设计方法进行了实践，提⾼了我的独立思考和FPGA设计能力。

#### 附：实验代码

汇编源代码

```assembly

.text
j _start      

.data
    .word 0,0x0000e000,0x00008000,0x00004000,0x00002000,0,0x00001000,0x0000000f,0x000000f0,0x00000f00,0,0,0x0000f000,0x00009000,0x00005000,0x00003000
  
.text
_start:                    #初始化
        lw $t0,980($0)    #t0=0 count
        lw $t1,984($0)    #t1=0x00001000 通过加减控制we位
        lw $t2,988($0)    #t2=0x0000000f
        lw $t3,992($0)    #t3=0x000000f0
        lw $t4,996($0)    #t4=0x00000f00
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,24    #t5=24 for _task1
        j _task1
.text
_task1:
        lw $s1,972($0)    #left without we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run1
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,8    #t5=8 for _task2
        j _task2
.text
_task2:
        lw $s1,964($0)    #up without we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run2
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,15    #t5=15 for _task3
        j _task3
.text
_task3:
        lw $s1,1012($0)    #down + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run3
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,10    #t5=10 for _task4
        j _task4
.text
_task4:
        lw $s1,1020($0)    #rignt + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run4
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,15    #t5=15 for _task5
        j _task5
.text
_task5:
        lw $s1,1008($0)    #up + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run5
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,14    #t5=14 for _task6
        j _task6
.text
_task6:
        lw $s1,976($0)    #right without we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run6
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,10    #t5=10 for _task7
        sw $t0,1004($0)
        j _cc1
.text
_task7:
        lw $s1,1016($0)    #left + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run7
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,8    #t5=8 for _task8
        j _task8
.text
_task8:
        lw $s1,1012($0)    #down + we                                         
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++   
        bne $t0,$t5,_run8                                         
        lw $t0,980($0)    #count=0                                                      
        lw $t5,1000($0)    #t5=0                                                             
        addi $t5,$t5,10    #t5=10 for _task9                                                 
        j _task9 
.text               
_task9:         
        lw $s1,1020($0)    #rignt + we 
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run9
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,7    #t5=7 for _task10
        j _task10
.text
_task10:
        lw $s1,1012($0)    #down + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run10
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,10    #t5=10 for _task11
        j _task11
.text
_task11:
        lw $s1,1016($0)    #left + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run11
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,19    #t5=19 for _task12
        j _task12
.text
_task12:
        lw $s1,976($0)    #right without we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run12
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,15    #t5=15 for _task13
        sw $t0,1004($0)
        j _cc2
.text
_task13:
        lw $s1,1008($0)    #up + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run13
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,5    #t5=5 for _task14
        j _task14
.text
_task14:
        lw $s1,972($0)    #left without we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run14
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,10    #t5=10 for _task15
        j _task15
.text
_task15:
        lw $s1,1020($0)    #rignt + we 
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run15
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,14    #t5=14 for _task16
        j _task16
.text
_task16:
        lw $s1,976($0)    #right without we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run16
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,9    #t5=9 for _task17
        sw $t0,1004($0)
        j _cc3
.text
_task17:
        lw $s1,1016($0)    #left + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run17
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,15    #t5=15 for _task18
        j _task18
.text
_task18:
        lw $s1,1012($0)    #down + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run18
        lw $t0,980($0)    #count=0
        lw $t5,1000($0)    #t5=0 
        addi $t5,$t5,9    #t5=9 for _task19
        j _task19
.text
_task19:
        lw $s1,1020($0)    #rignt + we
        sw $s1,1004($0)
        addi $t0,$t0,1     #count++
        bne $t0,$t5,_run19
        j _end
.text
_end:
        j _end
.text
_run1:
        j _task1
.text
_run2:
        j _task2
.text
_run3:
        j _task3
.text
_run4:
        j _task4
.text
_run5:
        j _task5
.text
_run6:
        j _task6
.text
_run7:
        j _task7
.text
_run8:
        j _task8
.text
_run9:
        j _task9
.text
_run10:
        j _task10
.text
_run11:
        j _task11
.text
_run12:
        j _task12
.text
_run13:
        j _task13
.text
_run14:
        j _task14
.text
_run15:
        j _task15
.text
_run16:
        j _task16
.text
_run17:
        j _task17
.text
_run18:
        j _task18
.text
_run19:
        j _task19
.text
_cc1:
        lw $s1,1012($0)    #down + we
        add $s1,$s1,$t2
        sw $s1,1012($0) 
        lw $s1,1020($0)    #rignt + we
        add $s1,$s1,$t2
        sw $s1,1020($0) 
        lw $s1,1008($0)    #up + we
        add $s1,$s1,$t2
        sw $s1,1008($0)
        lw $s1,1016($0)    #left + we
        add $s1,$s1,$t2
        sw $s1,1016($0) 
        j _task7
.text
_cc2:
        lw $s1,1012($0)    #down + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1012($0) 
        lw $s1,1020($0)    #rignt + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1020($0) 
        lw $s1,1008($0)    #up + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1008($0)
        lw $s1,1016($0)    #left + we
        sub $s1,$s1,$t2
        add $s1,$s1,$t3
        sw $s1,1016($0) 
        j _task13
.text
_cc3:
        lw $s1,1012($0)    #down + we
        sub $s1,$s1,$t3
        add $s1,$s1,$t4
        sw $s1,1012($0) 
        lw $s1,1020($0)    #rignt + we
        sub $s1,$s1,$t3
        add $s1,$s1,$t4
        sw $s1,1020($0) 
        lw $s1,1008($0)    #up + we
        sub $s1,$s1,$t3
        add $s1,$s1,$t4
        sw $s1,1008($0)
        lw $s1,1016($0)    #left + we
        sub $s1,$s1,$t3
        add $s1,$s1,$t4
        sw $s1,1016($0) 
        j _task17

```

verilog代码

(1)顶层模块top

```verilog
module top(
    input clk,
    input rst,
    output wire [11:0]vrgb,
	output wire hs,
	output wire vs
    );
    wire [11:0]rgb;
    wire [3:0]dir;
    wire [31:0]memdata;
    wire we;



    wire clk25;
	reg clk1hz;
	reg [24:0] count;
	always@(posedge clk25)
		begin			
			//if(count==25'd24999999)
			if(count==25'd499999)
				begin
				count<=0;
				clk1hz<=~clk1hz;
				end				
			else count<=count+1;			
		end
	clk_wiz_0 U4 (
					.clk_in1(clk),
					.clk_out1(clk25),
					.reset(rst)
					);	
   cpu U1(
       .clk(clk1hz),
       .rst(rst),
       .data(memdata)
   );
   cha U2(
       .memdata(memdata),
       .dir(dir),
       .rgb(rgb),
       .we(we)
   );
   vga U3(
        .rgb(rgb),
	    .dir(dir),
		.we(we),
		.clk25(clk25),
		.rst(rst),
		.lianxu(1),
		.vrgb(vrgb),
		.hs(hs),
		.vs(vs)
   );
endmodule
```

(2)译码模块

```verilog
module cha(
    input [31:0] memdata,
    output reg [3:0]dir,
    output reg [11:0]rgb,
    output reg we
);
always@*
begin
    if(memdata==0)
    begin
        dir<=0;
        rgb<=12'h0;
        we<=0;
    end
    else
    begin
        rgb<=memdata[11:0];
        we<=memdata[12];
        case(memdata[15:13])
        3'b111:dir<=4'b0001;//up
        3'b100:dir<=4'b0010;//down
        3'b010:dir<=4'b0100;//left
        3'b001:dir<=4'b1000;//rignt
        default:dir<=4'b0000;//stay
        endcase
    end
end
endmodule
```

(3)cpu

```verilog
module cpu(
	input clk,
	input rst,
	output wire [31:0]data
);

wire [31:0]mem_data;
wire [3:0] curr_state;
assign data=(curr_state==4'd7)?mem_data:0;


wire PCWriteCond;
wire PCWrite;
wire lorD;
wire MemRead;
wire MemWrite;
wire MemtoReg;
wire IRWrite;
wire [1:0]PcSource;
wire [2:0]ALUOp;
wire [1:0]ALUSrcB;
wire ALUSrcA;
wire RegWrite;
wire RegDst;


wire pcctrl;
wire [7:0]a;
wire [5:0]i31_26;
wire [31:0]memdata;

wire [31:0]memdata1;
assign memdata=(MemRead)?memdata1:memdata;

wire [31:0]pc_out;
wire [31:0]pc_in;
wire [31:0]address;
wire [31:0]wd;
wire [4:0]wa;
wire [31:0]A_in;
wire [31:0]B_in;
wire [31:0]A_out;
wire [31:0]B_out;
wire [25:0]i25_0;
wire [4:0]i25_21;
wire [4:0]i20_16;
wire [15:0]i15_0;
wire [4:0]i15_11;
wire [5:0]i5_0;
wire [31:0]se_out;
wire [31:0]sl0_out;
wire [27:0]sl1_out;
wire [31:0]j_addr;
wire [31:0]alu_a;
wire [31:0]alu_b;
wire zero;
wire zero1;
wire [31:0]ALUOut_in;
wire [31:0]ALUOut_out;
wire [3:0]ALUcontrol;
//wire [31:0]memdata_in;
wire [31:0]memdata_out;
wire [7:0]test;
//assign test=8'b00000010;
//wire [31:0]testout;
assign pcctrl=PCWrite||(PCWriteCond&&zero1);
assign zero1=(i31_26[0])?(~zero):zero;
assign a=address[9:2];
assign i25_0={i25_21,i20_16,i15_0};
assign i15_11=i15_0[15:11];
assign i5_0=i15_0[5:0];
assign j_addr={pc_out[31:28],sl1_out};



dist_mem_gen_1 Mem(
	.a(a),
	.d(B_out),
	.dpra(8'd251),
	.clk(clk),
	.we(MemWrite),
	.spo(memdata1),
	.dpo(mem_data)
);

PC PC(
	.clk(clk),
	.rst(rst),
	.we(pcctrl),
	.pc_in(pc_in),
	.pc_out(pc_out)
);

IF IF(  
	.clk(clk),
	.rst(rst),
	.IRWrite(IRWrite),
	.memdata(memdata),
	.i31_26(i31_26),
	.i25_21(i25_21),
	.i20_16(i20_16),
	.i15_0(i15_0)
	);

MDR MDR(              
		.clk(clk),
		.rst(rst),
		.memdata(memdata),
		.out(memdata_out)
	);
Mux_1 Mux1(
		.clk(clk),
		.lorD(lorD),
		.in0(pc_out),//pc_out ,
		.in1(ALUOut_out),//alu_out,
		.out(address)//address
	);

Mux_2 Mux2(
		.clk(clk),
		.RegDst(RegDst),
		.in0(i20_16),//i20_16,
		.in1(i15_11),//i15_11,
		.out(wa)
	);

Mux_3 Mux3(
		.clk(clk),
		.MemtoReg(MemtoReg),
		.in0(ALUOut_out),//alu_out,
		.in1(memdata_out),//memdata,
		.out(wd)//mux_out
	);
Mux_4 Mux4(
		.clk(clk),
		.ALUSrcA(ALUSrcA),
		.in0(pc_out),//PC
		.in1(A_out),//A
		.out(alu_a)
	);

Mux_5 Mux5(
		.clk(clk),
		.ALUSrcB(ALUSrcB),
		.in0(B_out),//B
		.in2(se_out),
		.in3(sl0_out), 
		.out(alu_b)
	);

Mux_6 Mux6(
	    .clk(clk),
	    .rst(rst),
		.PcSource(PcSource),
		.in0(ALUOut_in),//ALUresult
		.in1(ALUOut_out),//ALUout
		.in2(j_addr), //j_addr[31:0]
		.out(pc_in)//PC_in
	);
Regfile RF( 
		.clk(clk), 
		.rst(rst), 
		.we(RegWrite),
		.ra0(i25_21),
		.ra1(i20_16),
		.ra2(),
		.wa(wa),
		.wd(wd),
		.rd0(A_in),
		.rd1(B_in),
		.rd2()
	);

SE SE(       //sign extend
		.i15_0(i15_0),
		.out(se_out)
	);
SL_1 SL0(   //shift left 2 32:32
		.in(se_out),
		.out(sl0_out)
	);


SL_2 SL1(   //shift left 2 26:28
		.in(i25_0),
		.out(sl1_out)
	);

ALU ALU(
		.rst(rst),
		.ALUcontrol(ALUcontrol),
		.alu_a(alu_a),
		.alu_b(alu_b),
		.zero(zero),
		.alu_out(ALUOut_in)
	);
ALU_ctrl ALUctrl(
		.clk(clk),
		.i5_0(i5_0),
		.ALUOp(ALUOp),
		.out(ALUcontrol)
	);
CU CU(//control unit
		.clk(clk),
		.rst(rst),
		.op(i31_26),
		.PCWriteCond(PCWriteCond),
		.PCWrite(PCWrite),
		.lorD(lorD),
		.MemRead(MemRead),
		.MemWrite(MemWrite),
		.MemtoReg(MemtoReg),
		.IRWrite(IRWrite),
		.PcSource(PcSource),
		.ALUOp(ALUOp),
		.ALUSrcB(ALUSrcB),
		.ALUSrcA(ALUSrcA),
		.RegWrite(RegWrite),
		.RegDst(RegDst),
		.curr_state(curr_state)
	);
reg_self A(
	.in(A_in),
	.clk(clk),
	.out(A_out)
);	
reg_self B(
	.in(B_in),
	.clk(clk),
	.out(B_out)
);
reg_self ALUOut(
	.in(ALUOut_in),
	.clk(clk),
	.out(ALUOut_out)
);	
endmodule



module PC(
	input clk,
	input rst,
	input we,
	input  [31:0] pc_in,
	output reg [31:0] pc_out
);
always@(posedge clk or posedge rst )
//always@ (negedge clk or posedge rst)
begin
if(rst)
	pc_out<=0;
else
	if(we)
		pc_out<=pc_in;
	else
		pc_out<=pc_out;
end

endmodule




module IF(              //instruction fetch
	input clk,
	input rst,
	input IRWrite,
	input [31:0] memdata,
	output reg[5:0] i31_26,
	output reg[4:0] i25_21,
	output reg[4:0] i20_16,
	output reg[15:0] i15_0
);

//always@*
always@(posedge clk or posedge rst)
begin
if(rst)
	begin
	i31_26<=6'bx;
	i25_21<=5'bx;
	i20_16<=5'bx;
	i15_0<=16'bx;
	end
else
	if(IRWrite)
	begin
		i31_26<= memdata[31:26];
		i25_21<= memdata[25:21];
		i20_16<= memdata[20:16];
		i15_0<= memdata[15:0];
		end
	else
	begin
		i31_26<=i31_26;
		i25_21<=i25_21;
		i20_16<=i20_16;
		i15_0<=i15_0;
		end
end
endmodule

module MDR(               //memory data register
	input clk,
	input rst,
	input [31:0] memdata,
	output reg[31:0] out
);
always@(posedge clk or posedge rst)
begin
if(rst)
	out<=32'bx;
else
	out<=memdata;
end
endmodule




module Mux_1(
	input clk,
	input lorD,
	input [31:0] in0,//pc_out ,
	input [31:0] in1,//alu_out,
	output wire[31:0] out//address
);
assign out=(lorD)?in1:in0;
endmodule



module Mux_2(
	input clk,
	input RegDst,
	input [4:0] in0,//i20_16,
	input [4:0] in1,//i15_11,
	output wire[4:0] out
);
assign out = RegDst ? in1 : in0;
endmodule

module Mux_3(
	input clk,
	input MemtoReg,
	input [31:0] in0,//alu_out,
	input [31:0] in1,//memdata,
	output wire[31:0] out//mux_out
);
assign out = MemtoReg ? in1 : in0;
endmodule

module Mux_4(
	input clk,
	input ALUSrcA,
	input [31:0]in0,//PC
	input [31:0]in1,//A
	output wire[31:0]out
);
assign out = ALUSrcA? in1 : in0;
endmodule

module Mux_5(
	input clk,
	input [1:0]ALUSrcB,
	input [31:0]in0,
	input [31:0]in2,
	input [31:0]in3, 
	output wire[31:0]out
);

 assign out = ALUSrcB[1] ? (ALUSrcB[0] ? in3 : in2) : (ALUSrcB[0] ? 32'd4 : in0);
endmodule


module Mux_6(
    input clk,
    input rst,
	input [1:0]PcSource,
	input [31:0]in0,//ALUresult
	input [31:0]in1,//ALUout
	input [31:0]in2, //addr[31:0]
	output wire[31:0]out//PC_in
);
 assign out = PcSource[1] ? (PcSource[0] ? 0 : in2) : (PcSource[0] ? in1 : in0);
endmodule




module Regfile( clk, rst, we, ra0,ra1,ra2,wa,wd,rd0,rd1,rd2);
	
parameter m = 5;
parameter n = 32;
parameter regnum = 1<<m;

input clk;
input rst;
input we;            //RegWrite
input [m-1:0]ra0;
input [m-1:0]ra1;
input [m-1:0]ra2;
input [m-1:0]wa;
input [n-1:0]wd;
output wire [n-1:0]rd0;
output wire [n-1:0]rd1;
output wire [n-1:0]rd2;
reg [n-1:0] regf [regnum-1:0];
integer i;
initial 
	for(i=0;i<regnum;i=i+1)
		regf[i]<=0;
always@(posedge clk or posedge rst) 
begin
    regf[0]=0;
	if(rst)
		for(i=0;i<regnum;i=i+1)
				regf[i]<=0;
	else
		if(we)
			regf[wa]<=wd;
end
assign rd0 = regf[ra0];
assign rd1 = regf[ra1];
assign rd2 = regf[ra2];
endmodule






module SE(       //sign extend
	input [15:0] i15_0,
	output [31:0] out
);
assign out=(i15_0[15])?{16'b1111_1111,i15_0}:{16'b0000_0000,i15_0};
endmodule





module SL_1(   //shift left 2
	input [31:0] in,
	output [31:0] out
);
assign out=in<<2;
endmodule


module SL_2(   //shift left 2
	input [25:0] in,
	output [27:0] out
);
assign out={in,2'b00};
endmodule

module ALU(
	input rst,
	input [3:0]ALUcontrol,
	input [31:0]alu_a,
	input [31:0]alu_b,
	output zero,
	output reg[31:0]alu_out
);
 always@(*)
 begin
	case(ALUcontrol)
		4'b0000: alu_out<=alu_a+alu_b;      //add
		4'b0001: alu_out<=alu_a-alu_b;      //sub
		4'b0010: alu_out<=alu_a&alu_b;      //and
		4'b0011: alu_out<=alu_a|alu_b;      //or
		4'b0100: alu_out<=alu_a^alu_b;      //xor
		4'b0101: alu_out<=~(alu_a|alu_b);   //nor
		4'b0110: if(alu_a<alu_b) alu_out<=1; else alu_out<=0;//slt		
		default: alu_out<=alu_out;
	endcase
end
assign zero=(alu_out)?0:1;
endmodule



module ALU_ctrl(
	input clk,
	input [5:0]i5_0,
	input [2:0]ALUOp,
	output reg [3:0]out
);
parameter iadd =6'b100000;
parameter isub =6'b100010;
parameter iand =6'b100100;
parameter ior  =6'b100101;
parameter islt =6'b101010;
parameter ixor =6'b100110;
parameter inor =6'b100111;
 always@(*)
 begin
		case(ALUOp)
		3'b000: out <= 4'b0000;  
		3'b001: out <= 4'b0001;      
		3'b010: 
			case(i5_0)
			iadd: out <= 4'b0000;       
			iand: out <= 4'b0010; 
			inor: out <= 4'b0101; 
			ior : out <= 4'b0011; 	
			islt: out <= 4'b0110; 
			isub: out <= 4'b0001; 
			ixor: out <= 4'b0100; 
			default: out <= 4'b0000;
			endcase
		3'b011: out <= 4'b0010; 
		3'b100: out <= 4'b0011; 
		3'b101: out <= 4'b0110; 
		3'b110: out <= 4'b0100; 
		default: out <= 4'b0000;
		endcase
end
endmodule

module CU(//control unit
	input clk,
	input rst,
	input [5:0] op,
	output reg PCWriteCond,
	output reg PCWrite,
	output reg lorD,
	output reg MemRead,
	output reg MemWrite,
	output reg MemtoReg,
	output reg IRWrite,
	output reg [1:0]PcSource,
	output reg [2:0]ALUOp,
	output reg [1:0]ALUSrcB,
	output reg ALUSrcA,
	output reg RegWrite,
	output reg RegDst,
	output reg [3:0] curr_state
);
//ops
parameter Rtype= 6'b000000;//add and nor or slt sub xor
parameter addi = 6'b001000;
parameter andi = 6'b001100;
parameter ori  = 6'b001101;
parameter slti = 6'b001010;
parameter xori = 6'b001110;
parameter sw   = 6'b101011;
parameter lw   = 6'b100011;
parameter beq  = 6'b000100;
parameter bne  = 6'b000101;
parameter j    = 6'b000010;


//aluop
parameter iadd =3'd0;
parameter isub =3'd1;
parameter ioth =3'd2;
parameter iand =3'd3;
parameter ior  =3'd4;
parameter islt =3'd5;
parameter ixor =3'd6;
//parameter nor =3'd7;
//states
//parameter Idle 	  = 4'd12;       
parameter Fetch 	  = 4'd0;
parameter Decode    = 4'd1;
parameter IExe      = 4'd2;
parameter Itype     = 4'd3;
parameter MemAdr    = 4'd4;
parameter MemRead1  = 4'd5;
parameter MemRead2  = 4'd6;
parameter Memwrite  = 4'd7;
parameter Execute   = 4'd8;
parameter Writeback = 4'd9;
parameter Branch 	 = 4'd10;
parameter Jump 	= 4'd11;
//parameter Ready 	= 4'd13;

reg [3:0] state;

always @(posedge clk or posedge rst)
begin
if(rst)
	curr_state <= Fetch;
else 
	curr_state <= state;
end
//always@(posedge clk or posedge rst)
always@*
begin
	case(curr_state)
		Fetch:
			state = Decode;
		Decode:
			    case(op)
				lw  : state = MemAdr;
				sw  : state = MemAdr;
				addi: state = IExe;
				andi: state = IExe;
				ori : state = IExe;
				slti: state = IExe;
				xori: state = IExe;
				Rtype:state = Execute;
				beq : state = Branch;
				bne : state = Branch;
				j   : state = Jump;
				//default: state = Fetch;
			    endcase
			
		IExe:
			state = Itype;
		Itype:
			state = Fetch;
		MemAdr:
			case(op)
				lw: state = MemRead1;
				sw: state = Memwrite;
			endcase
		MemRead1:
			state = MemRead2;
		MemRead2:
			state = Fetch;
		Memwrite:
			state = Fetch;
		Execute:
			state = Writeback;
		Writeback:
			state = Fetch;
		Branch:
			state = Fetch;
		Jump:
			state = Fetch;
		default state = Fetch;
	endcase
end

//always@(posedge clk,posedge rst)
always@*
begin
	if(rst)
	begin
		PCWriteCond <= 0;
		PCWrite <= 0;
		lorD <= 0;
		MemRead <= 0;
		MemWrite <= 0;
		MemtoReg <= 0;
		IRWrite <= 0;
		PcSource <= 0;
		ALUOp <= 0;
		ALUSrcB <= 0;
		ALUSrcA <= 0;
		RegWrite <= 0;
		RegDst <= 0;
	end
	else
	begin
		case(curr_state)
			Fetch:
			begin
				PCWrite <= 1;
				IRWrite <= 1;
				lorD <= 0;
				MemRead <= 1;
				PcSource <= 0;
				ALUOp <= 0;
				ALUSrcB <= 01;
				ALUSrcA <= 0;
				PCWriteCond <= 0;
				lorD <= 0;
				MemWrite <= 0;
				RegWrite <= 0;
				RegDst <= 0;
			end
			Decode:
			begin
			    MemRead <= 0;
			    PCWrite <=0;
				IRWrite <=0;
				ALUOp <= 0;
				ALUSrcB <= 2'b11;
				ALUSrcA <= 0;
			end
			IExe:
			begin
				PCWrite <= 0;
				IRWrite <= 0;
				ALUSrcA <= 1;
				ALUSrcB <= 2'b10;
				case(op)
				addi: ALUOp<=iadd;
				andi: ALUOp<=iand;
				ori: ALUOp<=ior;
				xori: ALUOp<=ixor;
				slti: ALUOp<=islt;
				default: ALUOp<=iadd;
				endcase
			end
			Itype:
			begin
				PCWrite <= 0;
				IRWrite <= 0;
				RegDst <= 0;
				RegWrite <= 1;
				MemtoReg <= 0;
			end
			MemAdr:
			begin
				PCWrite <= 0;
				IRWrite <= 0;
				ALUSrcA <= 1;
				ALUSrcB <= 2'b10;
				ALUOp <= 0;
			end
			MemRead1:
			begin
				lorD <= 1;
				MemRead <= 1;
			end
			MemRead2:
			begin
			     MemRead <= 0;
				RegDst <= 0;
				RegWrite <= 1;
				MemtoReg <= 1;
			end
			Memwrite:
			begin
				MemWrite <= 1;
				lorD <= 1;
			end
			Execute:
			begin
				PCWrite <= 0;
				IRWrite <= 0;
				ALUSrcA <= 1;
				ALUSrcB <= 0;
				ALUOp <= 2'b10;
			end
			Writeback:
			begin
				MemtoReg <= 0;
				RegDst <= 1;
				RegWrite <= 1;
			end
			Branch:
			begin
				PCWriteCond <= 1;
				PcSource <= 1;
				ALUSrcA <= 1;
				ALUSrcB <= 0;
				ALUOp <= 2'b01;
			end
			Jump:
			begin
				PCWrite <= 1;
				IRWrite <= 0;
				PcSource <= 2'b10;
			end
		endcase
	end
end
endmodule

module reg_self(     //A,B,ALUOut
	input [31:0]in,
	input clk,
	output reg [31:0]out	
);
always@(posedge clk)
begin
	out<=in;
end
endmodule
```

(4)vga

```verilog
		module vga(
									input [11:0]rgb,
									input [3:0]dir,
									input we,
									input clk25,
									input rst,
									input lianxu,
									output [11:0]vrgb,
									output hs,
									output vs
								);
								wire [15 : 0] dp;
								wire [11 : 0] data;	
								wire [15 : 0] pwi;
								dist_mem_gen_0 U1 (
										.a(pwi),        // input wire [15 : 0] a
										.d(rgb),        // input wire [11 : 0] d
										.dpra(dp),  // input wire [15 : 0] dpra
										.clk(clk25),    // input wire clk
										.we(we),      // input wire we
										.dpo(data)    // output wire [11 : 0] dpo
									);
									DCU U2 (
										.vdata(data),
										.vaddr(dp),
										.vrgb(vrgb),
										.hs(hs),
										.vs(vs),
										.clk(clk25),
										.rst(rst),
										.pw(pwi)
									);
									dir_con0 U3(
									.dir(dir),
							        .clk(clk25),
							        .rst(rst),
						            .pw(pwi),
									.lianxu(lianxu)
						            );
						            
						endmodule
							
						module DCU(
									input [11:0]vdata,
									output reg [15:0]vaddr,
									output reg [11:0]vrgb,
									output hs,
									output vs,
									input clk,
									input rst,
									input [15:0] pw
								);
								wire draw;
								wire active;
								wire x;
								
								parameter       
										C_H_SYNC_PULSE      =   96  , 
										C_H_BACK_PORCH      =   48  ,
										C_H_ACTIVE_TIME     =   640 ,
										C_H_FRONT_PORCH     =   16  ,
										C_H_LINE_PERIOD     =   800 ;
								
								parameter       
										C_V_SYNC_PULSE      =   2   , 
										C_V_BACK_PORCH      =   33  ,
										C_V_ACTIVE_TIME     =   480 ,
										C_V_FRONT_PORCH     =   10  ,
										C_V_FRAME_PERIOD    =   525 ;
								parameter UP_BOUND = C_V_SYNC_PULSE + C_V_BACK_PORCH ;
								parameter DOWN_BOUND = C_V_FRAME_PERIOD - C_V_FRONT_PORCH;
								parameter LEFT_BOUND = C_H_SYNC_PULSE + C_H_BACK_PORCH;
								parameter RIGHT_BOUND = C_H_LINE_PERIOD - C_H_FRONT_PORCH;
								parameter UP = 100;
								parameter DOWN = 356;
								parameter LEFT = 300;
								parameter RIGHT = 556;

									wire pclk;
									assign pclk=clk;
									reg [12:0] hcount, vcount;
			                        assign draw=(vcount>=UP && vcount<DOWN && hcount>=LEFT && hcount<RIGHT)?1:0;
								    assign active=(vcount>=UP_BOUND && vcount<DOWN_BOUND&& hcount>=LEFT_BOUND && hcount<RIGHT_BOUND)?1:0;
								    assign x=(pw==vaddr || pw-255==vaddr || pw-257==vaddr || pw+255==vaddr || pw+257==vaddr)?1:0;
									assign vs = (vcount < C_V_SYNC_PULSE )? 0 : 1;
									assign hs = (hcount < C_H_SYNC_PULSE )? 0 : 1;
									always @ (posedge pclk or posedge rst)
									begin
										if (rst)
										begin
											vcount <= 0;
											vaddr <= 0;
										end
										else if (hcount == C_H_LINE_PERIOD -1) 
										begin
											hcount <= 0;
											if (vcount == C_V_FRAME_PERIOD -1)
												begin
											         vcount <= 0;
											         vaddr <= 0;
										        end
											else
												vcount <= vcount+1;
										end
										else
										begin
											hcount <= hcount+1;
											vcount <= vcount;
											if(draw)
											vaddr<=vaddr+1;
										end
									end
									
									always @ (*)
									begin
										if(active)
										begin
										if(draw)
										     if(x)
										         vrgb<=0;
										     else
											    vrgb<=vdata;
										else vrgb<=0;
										end
										else vrgb<=0;
									end
				endmodule
									
									
				module dir_con0(
							input [3:0]dir,
							input clk,
							input rst,
							output  [15:0]pw,
							input lianxu
						);
							reg [2:0] up;
							reg [2:0] down;
							reg [2:0] left;
							reg [2:0] right;
							wire [3:0]pos_dir;
							reg clk1hz;
							reg [24:0] count;
							reg [15:0]pw1;
							reg [15:0]pw2;
							always@(posedge clk)
							begin			
								//if(count==25'd24999999)
								if(count==25'd99999)
								//if(count==25'd2499999)
								    begin
									count<=0;
									clk1hz<=~clk1hz;
									end				
								else count<=count+1;			
							end
							//up
							always @ ( posedge clk  )
							up <= { up[1:0], dir[0]} ;
							assign pos_dir[0] = up[1] && ( ~up[2] );  
							 //down  
							always @ ( posedge clk  )
							down <= { down[1:0], dir[1]} ;
							assign pos_dir[1] = down[1] && ( ~down[2] );  
							//left
							always @ ( posedge clk  )
							left <= { left[1:0], dir[2]} ;
							assign pos_dir[2] = left[1] && ( ~left[2] );  
							//right
							always @ ( posedge clk  )
							right <= { right[1:0], dir[3]} ;
							assign pos_dir[3] = right[1] && ( ~right[2] ); 
							
							
						//always@(posedge clk or posedge rst)
						always@(posedge clk or posedge rst) 
						begin
								if(rst)
								begin
									pw1<=16'd32895;
								end
								else
								case(pos_dir)
								//case (dir)
								4'b0001:
								if(pw>=16'd256)//up
									pw1<=pw-16'd256;
								4'b0010:
								if(pw<(16'd65280))//down
									pw1<=pw+16'd256;
								4'b0100:
								if(pw%16'd256!=0)//left
									pw1<=pw-16'd1;
								4'b1000:
								if(pw%16'd256!=16'd255)//right
									pw1<=pw+16'd1;
								default: pw1<=pw;
								endcase
						end
						
						always@(posedge clk1hz or posedge rst) 
						//always@(posedge clk1hz)
						begin
								if(rst)
									pw2<=16'd32895;//32768+127
								else
								//case(pos_dir)
								case (dir)
								4'b0001:
								if(pw>=16'd256)//up
									pw2<=pw-16'd256;
								4'b0010:
								if(pw<(16'd65280))//down
									pw2<=pw+16'd256;
								4'b0100:
								if(pw%16'd256!=0)//left
									pw2<=pw-16'd1;
								4'b1000:
								if(pw%16'd256!=16'd255)//right
									pw2<=pw+16'd1;
								default: pw2<=pw;
								endcase
						end
						wire [15:0]pw11;
						assign pw11=pw1;
						wire [15:0]pw22;
						assign pw22=pw2;
						assign pw=(lianxu)?pw22:pw11;
						endmodule

```

