

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_7_2_x1'
================================================================
* Date:           Sun Sep 18 14:00:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       49|     4873|  0.163 us|  16.242 us|   49|  4873|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_7_2_x1_loop_1_D_drain_IO_L1_out_wrapper_7_2_x1_loop_2   |       48|     4872|   2 ~ 203|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_7_2_x1_loop_3_D_drain_IO_L1_out_wrapper_7_2_x1_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_7_2_x1_loop_6                                          |       70|       70|        35|          -|          -|     2|        no|
        |  ++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_7_2_x1_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      230|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      334|     -|
|Register             |        -|      -|      479|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      479|      564|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                   |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_707_fu_441_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_708_fu_506_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_709_fu_529_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_710_fu_511_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_711_fu_523_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_388_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_33_fu_330_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_376_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_500_p2               |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln89028_fu_342_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_593_fu_370_p2           |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_594_fu_382_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_595_fu_394_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_596_fu_494_p2           |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_597_fu_535_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_598_fu_517_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_336_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln25124_fu_554_p2               |        or|   0|  0|   6|           6|           1|
    |ret_fu_364_p2                      |        or|   0|  0|   6|           6|           3|
    |select_ln25079_fu_348_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln890_1_fu_408_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_400_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 230|         110|          81|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  59|         11|    1|         11|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_1_phi_fu_312_p4                 |   9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_323_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_226_p4                   |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter2_v1_V_reg_244               |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1605_reg_270          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_1606_reg_257          |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_v2_V_reg_283               |  14|          3|   32|         96|
    |c1_V_reg_200                                    |   9|          2|    3|          6|
    |c4_V_reg_296                                    |   9|          2|    3|          6|
    |c5_V_1_reg_308                                  |   9|          2|    5|         10|
    |c5_V_reg_319                                    |   9|          2|    5|         10|
    |c7_V_reg_222                                    |   9|          2|    4|          8|
    |c8_V_reg_233                                    |   9|          2|    5|         10|
    |fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din    |  20|          4|  128|        512|
    |fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_7_x1171_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten7_reg_189                         |   9|          2|    5|         10|
    |indvar_flatten_reg_211                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 334|         71|  327|       1057|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_ln691_709_reg_679                   |    5|   0|    5|          0|
    |add_ln691_710_reg_665                   |    5|   0|    5|          0|
    |add_ln890_33_reg_569                    |    5|   0|    5|          0|
    |ap_CS_fsm                               |   10|   0|   10|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_v1_V_reg_244       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1605_reg_270  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_1606_reg_257  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v2_V_reg_283       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v1_V_reg_244       |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1605_reg_270  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_1606_reg_257  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v2_V_reg_283       |   32|   0|   32|          0|
    |c1_V_reg_200                            |    3|   0|    3|          0|
    |c4_V_reg_296                            |    3|   0|    3|          0|
    |c5_V_1_reg_308                          |    5|   0|    5|          0|
    |c5_V_reg_319                            |    5|   0|    5|          0|
    |c7_V_reg_222                            |    4|   0|    4|          0|
    |c8_V_reg_233                            |    5|   0|    5|          0|
    |icmp_ln890_593_reg_583                  |    1|   0|    1|          0|
    |icmp_ln890_594_reg_592                  |    1|   0|    1|          0|
    |icmp_ln890_594_reg_592_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln890_597_reg_684                  |    1|   0|    1|          0|
    |icmp_ln890_598_reg_670                  |    1|   0|    1|          0|
    |indvar_flatten7_reg_189                 |    5|   0|    5|          0|
    |indvar_flatten_reg_211                  |    8|   0|    8|          0|
    |local_D_V_addr_reg_605                  |    5|   0|    5|          0|
    |local_D_V_addr_reg_605_pp0_iter1_reg    |    5|   0|    5|          0|
    |local_D_V_load_1_reg_698                |  128|   0|  128|          0|
    |select_ln25079_reg_578                  |    3|   0|    3|          0|
    |select_ln890_1_reg_596                  |    4|   0|    4|          0|
    |trunc_ln890_reg_601                     |    2|   0|    2|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |  479|   0|  479|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_7_2_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_7_2_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_7_2_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_7_2_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_7_2_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_7_2_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_7_2_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_3_x1204|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_3_x1204|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_3_x1204|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_2_x1203|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_2_x1203|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_7_2_x1203|       pointer|
|fifo_D_drain_PE_2_7_x1171_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_2_7_x1171|       pointer|
|fifo_D_drain_PE_2_7_x1171_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_2_7_x1171|       pointer|
|fifo_D_drain_PE_2_7_x1171_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_2_7_x1171|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 2, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 12 2 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 7 
12 --> 11 13 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x1204, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_7_x1171, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x1204, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_7_x1171, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:25076]   --->   Operation 21 'alloca' 'local_D_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln25076 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:25076]   --->   Operation 22 'specmemcore' 'specmemcore_ln25076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln25079 = br void" [./dut.cpp:25079]   --->   Operation 23 'br' 'br_ln25079' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890_33, void %.loopexit426"   --->   Operation 24 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_708, void %.loopexit426"   --->   Operation 25 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln890_33 = add i5 %indvar_flatten7, i5 1"   --->   Operation 26 'add' 'add_ln890_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_7_2_x1_loop_1_D_drain_IO_L1_out_wrapper_7_2_x1_loop_2_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln89028 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 31 'icmp' 'icmp_ln89028' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln25079 = select i1 %icmp_ln89028, i3 0, i3 %c1_V" [./dut.cpp:25079]   --->   Operation 32 'select' 'select_ln25079' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1344"   --->   Operation 33 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_593)   --->   "%ret_98 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln25079, i3 0"   --->   Operation 34 'bitconcatenate' 'ret_98' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_593)   --->   "%ret = or i6 %ret_98, i6 6"   --->   Operation 35 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_593 = icmp_ult  i6 %ret, i6 42"   --->   Operation 36 'icmp' 'icmp_ln890_593' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln25081 = br i1 %icmp_ln890_593, void %.loopexit426, void %.preheader36.preheader.preheader" [./dut.cpp:25081]   --->   Operation 37 'br' 'br_ln25081' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln25088 = br void %.preheader36.preheader" [./dut.cpp:25088]   --->   Operation 38 'br' 'br_ln25088' <Predicate = (!icmp_ln890 & icmp_ln890_593)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln25147 = ret" [./dut.cpp:25147]   --->   Operation 39 'ret' 'ret_ln25147' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.split88, i8 0, void %.preheader36.preheader.preheader"   --->   Operation 40 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_1, void %.split88, i4 0, void %.preheader36.preheader.preheader"   --->   Operation 41 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_707, void %.split88, i5 0, void %.preheader36.preheader.preheader"   --->   Operation 42 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 43 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln890_594 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 44 'icmp' 'icmp_ln890_594' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_594, void %.preheader36, void %.preheader5.preheader"   --->   Operation 45 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 46 'add' 'add_ln691' <Predicate = (!icmp_ln890_594)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.63ns)   --->   "%icmp_ln890_595 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 47 'icmp' 'icmp_ln890_595' <Predicate = (!icmp_ln890_594)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_595, i5 0, i5 %c8_V"   --->   Operation 48 'select' 'select_ln890' <Predicate = (!icmp_ln890_594)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.35ns)   --->   "%select_ln890_1 = select i1 %icmp_ln890_595, i4 %add_ln691, i4 %c7_V"   --->   Operation 49 'select' 'select_ln890_1' <Predicate = (!icmp_ln890_594)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_1, i32 2"   --->   Operation 50 'bitselect' 'tmp_395' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_1"   --->   Operation 51 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_395" [./dut.cpp:25098]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln25098 = zext i6 %tmp" [./dut.cpp:25098]   --->   Operation 53 'zext' 'zext_ln25098' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25098" [./dut.cpp:25098]   --->   Operation 54 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25098]   --->   Operation 55 'load' 'out_data_V' <Predicate = (!icmp_ln890_594)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln691_707 = add i5 %select_ln890, i5 1"   --->   Operation 56 'add' 'add_ln691_707' <Predicate = (!icmp_ln890_594)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_7_2_x1_loop_3_D_drain_IO_L1_out_wrapper_7_2_x1_loop_4_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln25090 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:25090]   --->   Operation 59 'specpipeline' 'specpipeline_ln25090' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln25090 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1564" [./dut.cpp:25090]   --->   Operation 60 'specloopname' 'specloopname_ln25090' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.21ns)   --->   "%data_split_V_0_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_7_x1171" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'data_split_V_0_1' <Predicate = (!icmp_ln890_594)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:25098]   --->   Operation 62 'load' 'out_data_V' <Predicate = (!icmp_ln890_594)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 63 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 64 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 65 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 66 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.65ns)   --->   "%switch_ln25108 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split88, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:25108]   --->   Operation 67 'switch' 'switch_ln25108' <Predicate = (!icmp_ln890_594)> <Delay = 0.65>
ST_4 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln25108 = br void %.split88" [./dut.cpp:25108]   --->   Operation 68 'br' 'br_ln25108' <Predicate = (!icmp_ln890_594 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln25108 = br void %.split88" [./dut.cpp:25108]   --->   Operation 69 'br' 'br_ln25108' <Predicate = (!icmp_ln890_594 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln25108 = br void %.split88" [./dut.cpp:25108]   --->   Operation 70 'br' 'br_ln25108' <Predicate = (!icmp_ln890_594 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_1, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.preheader36"   --->   Operation 71 'phi' 'v1_V' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%v2_V_1606 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_1, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.preheader36"   --->   Operation 72 'phi' 'v2_V_1606' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%v2_V_1605 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_1, void %branch1, i32 %data_split_V_1, void %.preheader36"   --->   Operation 73 'phi' 'v2_V_1605' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_1, void %.preheader36"   --->   Operation 74 'phi' 'v2_V' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1606, i32 %v2_V_1605, i32 %v2_V"   --->   Operation 75 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.20ns)   --->   "%store_ln25110 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:25110]   --->   Operation 76 'store' 'store_ln25110' <Predicate = (!icmp_ln890_594)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader36.preheader"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln890_594)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 78 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.61>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_711, void %.loopexit, i3 2, void %.preheader5.preheader"   --->   Operation 79 'phi' 'c4_V' <Predicate = (icmp_ln890_593)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.49ns)   --->   "%icmp_ln890_596 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 80 'icmp' 'icmp_ln890_596' <Predicate = (icmp_ln890_593)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_593)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln25114 = br i1 %icmp_ln890_596, void %.split20, void %.loopexit426.loopexit" [./dut.cpp:25114]   --->   Operation 82 'br' 'br_ln25114' <Predicate = (icmp_ln890_593)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1134"   --->   Operation 83 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_593 & !icmp_ln890_596)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 84 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_593 & !icmp_ln890_596)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln25116 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:25116]   --->   Operation 85 'br' 'br_ln25116' <Predicate = (icmp_ln890_593 & !icmp_ln890_596)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 86 'br' 'br_ln890' <Predicate = (icmp_ln890_593 & !icmp_ln890_596 & !icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 87 'br' 'br_ln890' <Predicate = (icmp_ln890_593 & !icmp_ln890_596 & icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit426"   --->   Operation 88 'br' 'br_ln0' <Predicate = (icmp_ln890_593 & icmp_ln890_596)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.57ns)   --->   "%add_ln691_708 = add i3 %select_ln25079, i3 1"   --->   Operation 89 'add' 'add_ln691_708' <Predicate = (icmp_ln890_596) | (!icmp_ln890_593)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln890_596) | (!icmp_ln890_593)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%c5_V_1 = phi i5 %add_ln691_710, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 91 'phi' 'c5_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln691_710 = add i5 %c5_V_1, i5 1"   --->   Operation 92 'add' 'add_ln691_710' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.63ns)   --->   "%icmp_ln890_598 = icmp_eq  i5 %c5_V_1, i5 16"   --->   Operation 93 'icmp' 'icmp_ln890_598' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln25131 = br i1 %icmp_ln890_598, void %.split14, void %.loopexit.loopexit" [./dut.cpp:25131]   --->   Operation 95 'br' 'br_ln25131' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 96 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x1204" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'read' 'fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read' <Predicate = (!icmp_ln890_598)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 97 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'write' 'write_ln174' <Predicate = (!icmp_ln890_598)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln25131 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:25131]   --->   Operation 98 'specpipeline' 'specpipeline_ln25131' <Predicate = (!icmp_ln890_598)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln25131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1585" [./dut.cpp:25131]   --->   Operation 99 'specloopname' 'specloopname_ln25131' <Predicate = (!icmp_ln890_598)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x1204" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'read' 'fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read_1' <Predicate = (!icmp_ln890_598)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 101 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, i128 %fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'write' 'write_ln174' <Predicate = (!icmp_ln890_598)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln890_598)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.57>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.57ns)   --->   "%add_ln691_711 = add i3 %c4_V, i3 1"   --->   Operation 105 'add' 'add_ln691_711' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.20>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_709, void %.split18, i5 0, void %.preheader3.preheader"   --->   Operation 107 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_709 = add i5 %c5_V, i5 1"   --->   Operation 108 'add' 'add_ln691_709' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln890_597 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 109 'icmp' 'icmp_ln890_597' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln25117 = br i1 %icmp_ln890_597, void %.split18, void %.loopexit.loopexit33" [./dut.cpp:25117]   --->   Operation 111 'br' 'br_ln25117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:25124]   --->   Operation 112 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln25124 = zext i6 %tmp_s" [./dut.cpp:25124]   --->   Operation 113 'zext' 'zext_ln25124' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%local_D_V_addr_1 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln25124" [./dut.cpp:25124]   --->   Operation 114 'getelementptr' 'local_D_V_addr_1' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln25124 = or i6 %tmp_s, i6 1" [./dut.cpp:25124]   --->   Operation 115 'or' 'or_ln25124' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln25124" [./dut.cpp:25124]   --->   Operation 116 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%local_D_V_addr_2 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_55" [./dut.cpp:25124]   --->   Operation 117 'getelementptr' 'local_D_V_addr_2' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_1" [./dut.cpp:25124]   --->   Operation 118 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_597)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 119 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_2" [./dut.cpp:25124]   --->   Operation 119 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_597)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 2.41>
ST_13 : Operation 120 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_1" [./dut.cpp:25124]   --->   Operation 120 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_597)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 121 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!icmp_ln890_597)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 122 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_2" [./dut.cpp:25124]   --->   Operation 122 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_597)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 14 <SV = 7> <Delay = 1.21>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln25117 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:25117]   --->   Operation 123 'specpipeline' 'specpipeline_ln25117' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln25117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1145" [./dut.cpp:25117]   --->   Operation 124 'specloopname' 'specloopname_ln25117' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_7_2_x1203, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!icmp_ln890_597)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln890_597)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_7_3_x1204]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_7_2_x1203]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_2_7_x1171]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specmemcore_ln0                                 (specmemcore      ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
specinterface_ln0                               (specinterface    ) [ 000000000000000]
local_D_V                                       (alloca           ) [ 001111111111111]
specmemcore_ln25076                             (specmemcore      ) [ 000000000000000]
br_ln25079                                      (br               ) [ 011111111111111]
indvar_flatten7                                 (phi              ) [ 001000000000000]
c1_V                                            (phi              ) [ 001000000000000]
add_ln890_33                                    (add              ) [ 011111111111111]
icmp_ln890                                      (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
icmp_ln89028                                    (icmp             ) [ 000000000000000]
select_ln25079                                  (select           ) [ 000111111111111]
specloopname_ln1461                             (specloopname     ) [ 000000000000000]
ret_98                                          (bitconcatenate   ) [ 000000000000000]
ret                                             (or               ) [ 000000000000000]
icmp_ln890_593                                  (icmp             ) [ 001111111111111]
br_ln25081                                      (br               ) [ 000000000000000]
br_ln25088                                      (br               ) [ 001111111111111]
ret_ln25147                                     (ret              ) [ 000000000000000]
indvar_flatten                                  (phi              ) [ 000100000000000]
c7_V                                            (phi              ) [ 000100000000000]
c8_V                                            (phi              ) [ 000100000000000]
add_ln890                                       (add              ) [ 001111111111111]
icmp_ln890_594                                  (icmp             ) [ 001111111111111]
br_ln890                                        (br               ) [ 000000000000000]
add_ln691                                       (add              ) [ 000000000000000]
icmp_ln890_595                                  (icmp             ) [ 000000000000000]
select_ln890                                    (select           ) [ 000000000000000]
select_ln890_1                                  (select           ) [ 001111111111111]
tmp_395                                         (bitselect        ) [ 000000000000000]
trunc_ln890                                     (trunc            ) [ 000111000000000]
tmp                                             (bitconcatenate   ) [ 000000000000000]
zext_ln25098                                    (zext             ) [ 000000000000000]
local_D_V_addr                                  (getelementptr    ) [ 000111000000000]
add_ln691_707                                   (add              ) [ 001111111111111]
specloopname_ln0                                (specloopname     ) [ 000000000000000]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
specpipeline_ln25090                            (specpipeline     ) [ 000000000000000]
specloopname_ln25090                            (specloopname     ) [ 000000000000000]
data_split_V_0_1                                (read             ) [ 001111111111111]
out_data_V                                      (load             ) [ 000000000000000]
data_split_V_0                                  (trunc            ) [ 001111111111111]
data_split_V_1                                  (partselect       ) [ 001111111111111]
data_split_V_2                                  (partselect       ) [ 001111111111111]
data_split_V_3                                  (partselect       ) [ 001111111111111]
switch_ln25108                                  (switch           ) [ 001111111111111]
br_ln25108                                      (br               ) [ 001111111111111]
br_ln25108                                      (br               ) [ 001111111111111]
br_ln25108                                      (br               ) [ 001111111111111]
v1_V                                            (phi              ) [ 000101000000000]
v2_V_1606                                       (phi              ) [ 000101000000000]
v2_V_1605                                       (phi              ) [ 000101000000000]
v2_V                                            (phi              ) [ 000101000000000]
p_Result_s                                      (bitconcatenate   ) [ 000000000000000]
store_ln25110                                   (store            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
c4_V                                            (phi              ) [ 001000011111111]
icmp_ln890_596                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln25114                                      (br               ) [ 000000000000000]
specloopname_ln1616                             (specloopname     ) [ 000000000000000]
icmp_ln870                                      (icmp             ) [ 001111111111111]
br_ln25116                                      (br               ) [ 000000000000000]
br_ln890                                        (br               ) [ 001111111111111]
br_ln890                                        (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 000000000000000]
add_ln691_708                                   (add              ) [ 011111111111111]
br_ln0                                          (br               ) [ 011111111111111]
c5_V_1                                          (phi              ) [ 000000001000000]
add_ln691_710                                   (add              ) [ 001111111111111]
icmp_ln890_598                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln25131                                      (br               ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read   (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
specpipeline_ln25131                            (specpipeline     ) [ 000000000000000]
specloopname_ln25131                            (specloopname     ) [ 000000000000000]
fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read_1 (read             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
br_ln0                                          (br               ) [ 000000000000000]
br_ln0                                          (br               ) [ 000000000000000]
add_ln691_711                                   (add              ) [ 001111111111111]
br_ln0                                          (br               ) [ 001111111111111]
c5_V                                            (phi              ) [ 000000000000100]
add_ln691_709                                   (add              ) [ 001111111111111]
icmp_ln890_597                                  (icmp             ) [ 001111111111111]
speclooptripcount_ln0                           (speclooptripcount) [ 000000000000000]
br_ln25117                                      (br               ) [ 000000000000000]
tmp_s                                           (bitconcatenate   ) [ 000000000000000]
zext_ln25124                                    (zext             ) [ 000000000000000]
local_D_V_addr_1                                (getelementptr    ) [ 000000000000010]
or_ln25124                                      (or               ) [ 000000000000000]
tmp_55                                          (bitconcatenate   ) [ 000000000000000]
local_D_V_addr_2                                (getelementptr    ) [ 000000000000010]
local_D_V_load                                  (load             ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
local_D_V_load_1                                (load             ) [ 000000000000101]
specpipeline_ln25117                            (specpipeline     ) [ 000000000000000]
specloopname_ln25117                            (specloopname     ) [ 000000000000000]
write_ln174                                     (write            ) [ 000000000000000]
br_ln0                                          (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_7_3_x1204">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_3_x1204"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_7_2_x1203">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_7_2_x1203"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_2_7_x1171">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_2_7_x1171"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_7_2_x1_loop_1_D_drain_IO_L1_out_wrapper_7_2_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1344"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L1_out_wrapper_7_2_x1_loop_3_D_drain_IO_L1_out_wrapper_7_2_x1_loop_4_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1564"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1134"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1585"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1145"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="local_D_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_split_V_0_1_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0_1/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="128" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read/9 fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read_1/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="128" slack="0"/>
<pin id="153" dir="0" index="2" bw="128" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 write_ln174/10 write_ln174/13 write_ln174/14 "/>
</bind>
</comp>

<comp id="158" class="1004" name="local_D_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="5" slack="0"/>
<pin id="171" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="128" slack="0"/>
<pin id="173" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/3 store_ln25110/5 local_D_V_load/12 local_D_V_load_1/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="local_D_V_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_1/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="local_D_V_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_2/12 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten7_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten7_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="c1_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="1"/>
<pin id="202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="c1_V_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="3" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="c7_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="c7_V_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="c8_V_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="c8_V_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="v1_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="v1_V_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="4" bw="32" slack="1"/>
<pin id="253" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="32" slack="1"/>
<pin id="255" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="v2_V_1606_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1606 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="v2_V_1606_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="4" bw="32" slack="1"/>
<pin id="266" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="32" slack="1"/>
<pin id="268" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1606/5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="v2_V_1605_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1605 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="v2_V_1605_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="4" bw="32" slack="1"/>
<pin id="279" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="32" slack="1"/>
<pin id="281" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1605/5 "/>
</bind>
</comp>

<comp id="283" class="1005" name="v2_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="v2_V_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="32" slack="1"/>
<pin id="292" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="32" slack="1"/>
<pin id="294" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/5 "/>
</bind>
</comp>

<comp id="296" class="1005" name="c4_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="c4_V_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="3" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/7 "/>
</bind>
</comp>

<comp id="308" class="1005" name="c5_V_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_1 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="c5_V_1_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_1/8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="c5_V_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="c5_V_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln890_33_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_33/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln890_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln89028_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89028/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln25079_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25079/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="ret_98_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_98/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="ret_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln890_593_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_593/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln890_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln890_594_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_594/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln691_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln890_595_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_595/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln890_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln890_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_395_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_395/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln890_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln25098_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25098/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln691_707_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_707/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="data_split_V_0_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="128" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="data_split_V_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="128" slack="0"/>
<pin id="454" dir="0" index="2" bw="7" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="data_split_V_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="128" slack="0"/>
<pin id="464" dir="0" index="2" bw="8" slack="0"/>
<pin id="465" dir="0" index="3" bw="8" slack="0"/>
<pin id="466" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="data_split_V_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="128" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="0"/>
<pin id="475" dir="0" index="3" bw="8" slack="0"/>
<pin id="476" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Result_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="128" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="0" index="3" bw="32" slack="0"/>
<pin id="486" dir="0" index="4" bw="32" slack="0"/>
<pin id="487" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln890_596_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_596/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln870_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln691_708_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="3"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_708/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln691_710_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_710/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln890_598_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_598/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln691_711_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="2"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_711/11 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln691_709_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_709/12 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln890_597_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="5" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_597/12 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_s_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln25124_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25124/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="or_ln25124_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25124/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_55_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/12 "/>
</bind>
</comp>

<comp id="569" class="1005" name="add_ln890_33_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_33 "/>
</bind>
</comp>

<comp id="574" class="1005" name="icmp_ln890_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="578" class="1005" name="select_ln25079_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="3"/>
<pin id="580" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln25079 "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln890_593_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_593 "/>
</bind>
</comp>

<comp id="587" class="1005" name="add_ln890_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="592" class="1005" name="icmp_ln890_594_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_594 "/>
</bind>
</comp>

<comp id="596" class="1005" name="select_ln890_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="trunc_ln890_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="1"/>
<pin id="603" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="605" class="1005" name="local_D_V_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln691_707_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_707 "/>
</bind>
</comp>

<comp id="616" class="1005" name="data_split_V_0_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="data_split_V_0_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="631" class="1005" name="data_split_V_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="data_split_V_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2 "/>
</bind>
</comp>

<comp id="645" class="1005" name="data_split_V_3_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3 "/>
</bind>
</comp>

<comp id="652" class="1005" name="icmp_ln890_596_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_596 "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_ln870_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln691_708_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="1"/>
<pin id="662" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_708 "/>
</bind>
</comp>

<comp id="665" class="1005" name="add_ln691_710_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="0"/>
<pin id="667" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_710 "/>
</bind>
</comp>

<comp id="670" class="1005" name="icmp_ln890_598_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_598 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln691_711_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="1"/>
<pin id="676" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_711 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln691_709_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="0"/>
<pin id="681" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_709 "/>
</bind>
</comp>

<comp id="684" class="1005" name="icmp_ln890_597_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_597 "/>
</bind>
</comp>

<comp id="688" class="1005" name="local_D_V_addr_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="local_D_V_addr_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="1"/>
<pin id="695" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="local_D_V_load_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="128" slack="1"/>
<pin id="700" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="82" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="118" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="120" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="164" pin="7"/><net_sink comp="150" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="188"><net_src comp="180" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="299"><net_src comp="106" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="193" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="193" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="204" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="204" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="348" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="215" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="215" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="226" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="237" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="62" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="26" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="237" pin="4"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="388" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="226" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="408" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="408" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="68" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="400" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="416" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="445"><net_src comp="400" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="30" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="164" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="164" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="86" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="467"><net_src comp="84" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="164" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="164" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="94" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="96" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="488"><net_src comp="104" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="247" pin="8"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="260" pin="8"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="273" pin="8"/><net_sink comp="481" pin=3"/></net>

<net id="492"><net_src comp="286" pin="8"/><net_sink comp="481" pin=4"/></net>

<net id="493"><net_src comp="481" pin="5"/><net_sink comp="164" pin=4"/></net>

<net id="498"><net_src comp="300" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="108" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="300" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="106" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="312" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="30" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="312" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="62" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="296" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="114" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="323" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="30" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="323" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="62" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="68" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="323" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="124" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="558"><net_src comp="541" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="126" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="128" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="130" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="568"><net_src comp="560" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="572"><net_src comp="330" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="577"><net_src comp="336" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="348" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="586"><net_src comp="370" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="376" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="595"><net_src comp="382" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="408" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="604"><net_src comp="424" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="158" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="614"><net_src comp="441" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="619"><net_src comp="138" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="286" pin=6"/></net>

<net id="627"><net_src comp="447" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="634"><net_src comp="451" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="273" pin=6"/></net>

<net id="641"><net_src comp="461" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="260" pin=6"/></net>

<net id="648"><net_src comp="471" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="247" pin=6"/></net>

<net id="655"><net_src comp="494" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="500" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="506" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="668"><net_src comp="511" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="673"><net_src comp="517" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="523" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="682"><net_src comp="529" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="687"><net_src comp="535" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="174" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="696"><net_src comp="180" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="701"><net_src comp="164" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_7_2_x1203 | {9 10 13 14 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_7_2_x1 : fifo_D_drain_D_drain_IO_L1_out_7_3_x1204 | {9 10 }
	Port: D_drain_IO_L1_out_wrapper_7_2_x1 : fifo_D_drain_PE_2_7_x1171 | {4 }
  - Chain level:
	State 1
		specmemcore_ln25076 : 1
	State 2
		add_ln890_33 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89028 : 1
		select_ln25079 : 2
		ret_98 : 3
		ret : 4
		icmp_ln890_593 : 4
		br_ln25081 : 5
	State 3
		add_ln890 : 1
		icmp_ln890_594 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_595 : 1
		select_ln890 : 2
		select_ln890_1 : 2
		tmp_395 : 3
		trunc_ln890 : 3
		tmp : 4
		zext_ln25098 : 5
		local_D_V_addr : 6
		out_data_V : 7
		add_ln691_707 : 3
	State 4
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
	State 5
		p_Result_s : 1
		store_ln25110 : 2
	State 6
	State 7
		icmp_ln890_596 : 1
		br_ln25114 : 2
		icmp_ln870 : 1
		br_ln25116 : 2
	State 8
		add_ln691_710 : 1
		icmp_ln890_598 : 1
		br_ln25131 : 2
	State 9
	State 10
	State 11
	State 12
		add_ln691_709 : 1
		icmp_ln890_597 : 1
		br_ln25117 : 2
		tmp_s : 1
		zext_ln25124 : 2
		local_D_V_addr_1 : 3
		or_ln25124 : 2
		tmp_55 : 2
		local_D_V_addr_2 : 3
		local_D_V_load : 4
		local_D_V_load_1 : 4
	State 13
		write_ln174 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |      add_ln890_33_fu_330     |    0    |    12   |
|          |       add_ln890_fu_376       |    0    |    15   |
|          |       add_ln691_fu_388       |    0    |    12   |
|    add   |     add_ln691_707_fu_441     |    0    |    12   |
|          |     add_ln691_708_fu_506     |    0    |    10   |
|          |     add_ln691_710_fu_511     |    0    |    12   |
|          |     add_ln691_711_fu_523     |    0    |    10   |
|          |     add_ln691_709_fu_529     |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln890_fu_336      |    0    |    9    |
|          |      icmp_ln89028_fu_342     |    0    |    8    |
|          |     icmp_ln890_593_fu_370    |    0    |    10   |
|          |     icmp_ln890_594_fu_382    |    0    |    11   |
|   icmp   |     icmp_ln890_595_fu_394    |    0    |    9    |
|          |     icmp_ln890_596_fu_494    |    0    |    8    |
|          |       icmp_ln870_fu_500      |    0    |    8    |
|          |     icmp_ln890_598_fu_517    |    0    |    9    |
|          |     icmp_ln890_597_fu_535    |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |     select_ln25079_fu_348    |    0    |    3    |
|  select  |      select_ln890_fu_400     |    0    |    5    |
|          |     select_ln890_1_fu_408    |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | data_split_V_0_1_read_fu_138 |    0    |    0    |
|          |        grp_read_fu_144       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_150       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         ret_98_fu_356        |    0    |    0    |
|          |          tmp_fu_428          |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_481      |    0    |    0    |
|          |         tmp_s_fu_541         |    0    |    0    |
|          |         tmp_55_fu_560        |    0    |    0    |
|----------|------------------------------|---------|---------|
|    or    |          ret_fu_364          |    0    |    0    |
|          |       or_ln25124_fu_554      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|        tmp_395_fu_416        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln890_fu_424      |    0    |    0    |
|          |     data_split_V_0_fu_447    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |      zext_ln25098_fu_436     |    0    |    0    |
|          |      zext_ln25124_fu_549     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     data_split_V_1_fu_451    |    0    |    0    |
|partselect|     data_split_V_2_fu_461    |    0    |    0    |
|          |     data_split_V_3_fu_471    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   188   |
|----------|------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    4   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln691_707_reg_611 |    5   |
|  add_ln691_708_reg_660 |    3   |
|  add_ln691_709_reg_679 |    5   |
|  add_ln691_710_reg_665 |    5   |
|  add_ln691_711_reg_674 |    3   |
|  add_ln890_33_reg_569  |    5   |
|    add_ln890_reg_587   |    8   |
|      c1_V_reg_200      |    3   |
|      c4_V_reg_296      |    3   |
|     c5_V_1_reg_308     |    5   |
|      c5_V_reg_319      |    5   |
|      c7_V_reg_222      |    4   |
|      c8_V_reg_233      |    5   |
|data_split_V_0_1_reg_616|   32   |
| data_split_V_0_reg_624 |   32   |
| data_split_V_1_reg_631 |   32   |
| data_split_V_2_reg_638 |   32   |
| data_split_V_3_reg_645 |   32   |
|   icmp_ln870_reg_656   |    1   |
| icmp_ln890_593_reg_583 |    1   |
| icmp_ln890_594_reg_592 |    1   |
| icmp_ln890_596_reg_652 |    1   |
| icmp_ln890_597_reg_684 |    1   |
| icmp_ln890_598_reg_670 |    1   |
|   icmp_ln890_reg_574   |    1   |
| indvar_flatten7_reg_189|    5   |
| indvar_flatten_reg_211 |    8   |
|local_D_V_addr_1_reg_688|    5   |
|local_D_V_addr_2_reg_693|    5   |
| local_D_V_addr_reg_605 |    5   |
|local_D_V_load_1_reg_698|   128  |
| select_ln25079_reg_578 |    3   |
| select_ln890_1_reg_596 |    4   |
|   trunc_ln890_reg_601  |    2   |
|      v1_V_reg_244      |   32   |
|    v2_V_1605_reg_270   |   32   |
|    v2_V_1606_reg_257   |   32   |
|      v2_V_reg_283      |   32   |
+------------------------+--------+
|          Total         |   519  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_150 |  p2  |   3  |  128 |   384  ||    14   |
| grp_access_fu_164 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_164 |  p2  |   3  |   0  |    0   ||    14   |
|    c4_V_reg_296   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   410  || 1.67943 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   188  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   57   |
|  Register |    -   |    -   |   519  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   519  |   245  |
+-----------+--------+--------+--------+--------+
