#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x153604dc0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x600001dbc240_0 .var "OpALU", 0 1;
v0x600001dbc2d0_0 .var "clk", 0 0;
v0x600001dbc360_0 .var "funct", 0 5;
v0x600001dbc3f0_0 .net "inputALU", 0 3, v0x600001dbc1b0_0;  1 drivers
S_0x153604f30 .scope module, "ULAControl_tb" "ULAControl" 2 44, 3 1 0, S_0x153604dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "OpALU";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 4 "inputALU";
v0x600001dbc000_0 .net "OpALU", 0 1, v0x600001dbc240_0;  1 drivers
v0x600001dbc090_0 .net "clk", 0 0, v0x600001dbc2d0_0;  1 drivers
v0x600001dbc120_0 .net "funct", 0 5, v0x600001dbc360_0;  1 drivers
v0x600001dbc1b0_0 .var "inputALU", 0 3;
E_0x6000021bcc90 .event edge, v0x600001dbc000_0, v0x600001dbc120_0;
    .scope S_0x153604f30;
T_0 ;
    %wait E_0x6000021bcc90;
    %load/vec4 v0x600001dbc000_0;
    %load/vec4 v0x600001dbc120_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 164, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dbc1b0_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dbc1b0_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001dbc1b0_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001dbc1b0_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001dbc1b0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001dbc1b0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001dbc1b0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x153604dc0;
T_1 ;
    %vpi_call 2 10 "$monitor", "clk=%b, OpALU=%b, funct=%b, inputALU=%b", v0x600001dbc2d0_0, v0x600001dbc240_0, v0x600001dbc360_0, v0x600001dbc3f0_0 {0 0 0};
    %vpi_call 2 11 "$dumpfile", "ULAControl.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x153604dc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001dbc2d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001dbc240_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600001dbc360_0, 0, 6;
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001dbc240_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600001dbc360_0, 0, 6;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001dbc240_0, 0, 2;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x600001dbc360_0, 0, 6;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001dbc240_0, 0, 2;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x600001dbc360_0, 0, 6;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001dbc240_0, 0, 2;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x600001dbc360_0, 0, 6;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001dbc240_0, 0, 2;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x600001dbc360_0, 0, 6;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001dbc240_0, 0, 2;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x600001dbc360_0, 0, 6;
    %delay 2, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x153604dc0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x600001dbc2d0_0;
    %nor/r;
    %store/vec4 v0x600001dbc2d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ULAControl_tb.v";
    "ULAControl.v";
