EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# A13_eLQFP176
#
DEF A13_eLQFP176 U 0 40 Y Y 1 F N
F0 "U" 1450 -1000 100 H V C CNN
F1 "A13_eLQFP176" 1450 -1900 100 H V C CNN
F2 "" 1800 -100 60 H V C CNN
F3 "" 1800 -100 60 H V C CNN
$FPLIST
 eLQFP176
$ENDFPLIST
DRAW
C 250 -2700 71 0 1 0 N
S 100 -100 2850 -2850 0 1 0 N
X NRE 1 400 -2950 100 U 30 25 1 1 U
X NCE0 2 450 -2950 100 U 30 25 1 1 U
X NCE1/SPI0_CS0 3 500 -2950 100 U 30 25 1 1 U
X VDD1_CPU 4 550 -2950 100 U 30 25 1 1 U
X VCC1 5 600 -2950 100 U 30 25 1 1 U
X NCLE/SPI0_CLK 6 650 -2950 100 U 30 25 1 1 U
X NALE/SPI0_MISO 7 700 -2950 100 U 30 25 1 1 U
X NWE/SPI0_MOSI 8 750 -2950 100 U 30 25 1 1 U
X VDD2_CPU 9 800 -2950 100 U 30 25 1 1 U
X PB10/EINT24 10 850 -2950 100 U 30 25 1 1 U
X DDR3_D6 20 1350 -2950 100 U 30 25 1 1 U
X VCC2_DRAM 30 1850 -2950 100 U 30 25 1 1 U
X DDR3_D1 40 2350 -2950 100 U 30 25 1 1 U
X DDR3_A12 50 2950 -2300 100 L 30 25 1 1 U
X DDR3_WE 60 2950 -1800 100 L 30 25 1 1 U
X DDR3_RST 70 2950 -1300 100 L 30 25 1 1 U
X VRP 80 2950 -800 100 L 30 25 1 1 U
X TPY1 90 2500 0 100 D 30 25 1 1 U
X VDD3_CPU 11 900 -2950 100 U 30 25 1 1 U
X DDR3_D2 21 1400 -2950 100 U 30 25 1 1 U
X DDR3_DQS0 31 1900 -2950 100 U 30 25 1 1 U
X DDR3_D3 41 2400 -2950 100 U 30 25 1 1 U
X DDR3_A4 51 2950 -2250 100 L 30 25 1 1 U
X DDR3_BA2 61 2950 -1750 100 L 30 25 1 1 U
X DDR3_A7 71 2950 -1250 100 L 30 25 1 1 U
X AVCC 81 2950 -750 100 L 30 25 1 1 U
X X24MOUT 91 2450 0 100 D 30 25 1 1 U
X PG9/SPI1_CS0/UART3_TX/EINT9 12 950 -2950 100 U 30 25 1 1 U
X DDR3_D0 22 1450 -2950 100 U 30 25 1 1 U
X DDR3_DQS0_N 32 1950 -2950 100 U 30 25 1 1 U
X DDR3_D7 42 2450 -2950 100 U 30 25 1 1 U
X DDR3_A1 52 2950 -2200 100 L 30 25 1 1 U
X VCC5_DRAM 62 2950 -1700 100 L 30 25 1 1 U
X DDR3_ODT 72 2950 -1200 100 L 30 25 1 1 U
X VRA2 82 2950 -700 100 L 30 25 1 1 U
X X24MIN 92 2400 0 100 D 30 25 1 1 U
X PG10/SPI1_CLK/UART3_RX/EINT10 13 1000 -2950 100 U 30 25 1 1 U
X VCC1_DRAM 23 1500 -2950 100 U 30 25 1 1 U
X DDR3_DQS1 33 2000 -2950 100 U 30 25 1 1 U
X VCC3_DRAM 43 2500 -2950 100 U 30 25 1 1 U
X VCC4_DRAM 53 2950 -2150 100 L 30 25 1 1 U
X DDR3_BA0 63 2950 -1650 100 L 30 25 1 1 U
X VDD2_INT 73 2950 -1150 100 L 30 25 1 1 U
X VRA1 83 2950 -650 100 L 30 25 1 1 U
X UDM0 93 2350 0 100 D 30 25 1 1 U
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 1050 -2950 100 U 30 25 1 1 U
X DDR3_D11 24 1550 -2950 100 U 30 25 1 1 U
X DDR3_DQS1_N 34 2050 -2950 100 U 30 25 1 1 U
X DDR3_D5 44 2550 -2950 100 U 30 25 1 1 U
X DDR3_A6 54 2950 -2100 100 L 30 25 1 1 U
X DDR3_A0 64 2950 -1600 100 L 30 25 1 1 U
X HPOUTL 74 2950 -1100 100 L 30 25 1 1 U
X MICIN1 84 2950 -600 100 L 30 25 1 1 U
X UDP0 94 2300 0 100 D 30 25 1 1 U
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 1100 -2950 100 U 30 25 1 1 U
X DDR3_D9 25 1600 -2950 100 U 30 25 1 1 U
X VDD1_INT 35 2100 -2950 100 U 30 25 1 1 U
X DDR3_CK 45 2950 -2550 100 L 30 25 1 1 U
X DDR3_A8 55 2950 -2050 100 L 30 25 1 1 U
X DDR3_A3 65 2950 -1550 100 L 30 25 1 1 U
X HPBP 75 2950 -1050 100 L 30 25 1 1 U
X VMIC 85 2950 -550 100 L 30 25 1 1 U
X UDM1 95 2250 0 100 D 30 25 1 1 U
X VDD4_CPU 16 1150 -2950 100 U 30 25 1 1 U
X DDR3_D13 26 1650 -2950 100 U 30 25 1 1 U
X DDR3_D12 36 2150 -2950 100 U 30 25 1 1 U
X DDR3_CK_N 46 2950 -2500 100 L 30 25 1 1 U
X DDR3_A11 56 2950 -2000 100 L 30 25 1 1 U
X DDR3_A2 66 2950 -1500 100 L 30 25 1 1 U
X V33_HP 76 2950 -1000 100 L 30 25 1 1 U
X LRADC 86 2950 -500 100 L 30 25 1 1 U
X UDP1 96 2200 0 100 D 30 25 1 1 U
X DZQ 17 1200 -2950 100 U 30 25 1 1 U
X DDR3_D15 27 1700 -2950 100 U 30 25 1 1 U
X DDR3_D8 37 2200 -2950 100 U 30 25 1 1 U
X DDR3_CKE 47 2950 -2450 100 L 30 25 1 1 U
X DDR3_A14 57 2950 -1950 100 L 30 25 1 1 U
X DDR3_A5 67 2950 -1450 100 L 30 25 1 1 U
X HPCOM 77 2950 -950 100 L 30 25 1 1 U
X TPX2 87 2950 -450 100 L 30 25 1 1 U
X V33_USB 97 2150 0 100 D 30 25 1 1 U
X SVREF 18 1250 -2950 100 U 30 25 1 1 U
X DDR3_DM1 28 1750 -2950 100 U 30 25 1 1 U
X DDR3_D14 38 2250 -2950 100 U 30 25 1 1 U
X DDR3_A10 48 2950 -2400 100 L 30 25 1 1 U
X DDR3_RAS 58 2950 -1900 100 L 30 25 1 1 U
X DDR3_A13 68 2950 -1400 100 L 30 25 1 1 U
X HPOUTR 78 2950 -900 100 L 30 25 1 1 U
X TPY2~ 88 2950 -400 100 L 30 25 1 1 U
X VDD3_INT 98 2100 0 100 D 30 25 1 1 U
X DDR3_D4 19 1300 -2950 100 U 30 25 1 1 U
X DDR3_DM0 29 1800 -2950 100 U 30 25 1 1 U
X DDR3_D10 39 2300 -2950 100 U 30 25 1 1 U
X DDR3_BA1 49 2950 -2350 100 L 30 25 1 1 U
X DDR3_CAS 59 2950 -1850 100 L 30 25 1 1 U
X DDR3_A9 69 2950 -1350 100 L 30 25 1 1 U
X AGND 79 2950 -850 100 L 30 25 1 1 U
X TPX1 89 2550 0 100 D 30 25 1 1 U
X NC 99 2050 0 100 D 30 25 1 1 N
X VCC2 100 2000 0 100 D 30 25 1 1 U
X SDC0_CLK 110 1500 0 100 D 30 25 1 1 U
X CSI_D2/SDC2_D2 120 1000 0 100 D 30 25 1 1 U
X LCD_D23 130 500 0 100 D 30 25 1 1 U
X LCD_D11 140 0 -750 100 R 30 25 1 1 U
X PB3/EINT17 150 0 -1250 100 R 30 25 1 1 U
X PB18 160 0 -1750 100 R 30 25 1 1 U
X NDQ3/SDC2_D3 170 0 -2250 100 R 30 25 1 1 U
X TWI0-SCK 101 1950 0 100 D 30 25 1 1 U
X SDC0_CMD 111 1450 0 100 D 30 25 1 1 U
X CSI_D3/SDC2_D3 121 950 0 100 D 30 25 1 1 U
X LCD_D22 131 450 0 100 D 30 25 1 1 U
X LCD_D10 141 0 -800 100 R 30 25 1 1 U
X PG4/UART1_RX/EINT4 151 0 -1300 100 R 30 25 1 1 U
X PB17 161 0 -1800 100 R 30 25 1 1 U
X NDQ2/SDC2_D2 171 0 -2300 100 R 30 25 1 1 U
X TWI0-SDA 102 1900 0 100 D 30 25 1 1 U
X SDC0_D3 112 1400 0 100 D 30 25 1 1 U
X CSI_D4/SDC2_CMD 122 900 0 100 D 30 25 1 1 U
X LCD_D21 132 400 0 100 D 30 25 1 1 U
X VCC3 142 0 -850 100 R 30 25 1 1 U
X PG3/UART1_TX/EINT3 152 0 -1350 100 R 30 25 1 1 U
X NDQS 162 0 -1850 100 R 30 25 1 1 U
X NDQ1/SDC2_D1 172 0 -2350 100 R 30 25 1 1 U
X PB2/EINT16 103 1850 0 100 D 30 25 1 1 U
X SDC0_D2 113 1350 0 100 D 30 25 1 1 U
X CSI_D5/SDC2_CLK 123 850 0 100 D 30 25 1 1 U
X LCD_D20 133 0 -400 100 R 30 25 1 1 U
X LCD_D7 143 0 -900 100 R 30 25 1 1 U
X PG2/EINT2 153 0 -1400 100 R 30 25 1 1 U
X VCC4 163 0 -1900 100 R 30 25 1 1 U
X VDD8_CPU 173 0 -2400 100 R 30 25 1 1 U
X PB4/EINT18 104 1800 0 100 D 30 25 1 1 U
X CSI_PCLK/SPI2_CS0/EINT14 114 1300 0 100 D 30 25 1 1 U
X CSI_D6/UART1_TX 124 800 0 100 D 30 25 1 1 U
X LCD_D19 134 0 -450 100 R 30 25 1 1 U
X LCD_D6 144 0 -950 100 R 30 25 1 1 U
X PG1/EINT1 154 0 -1450 100 R 30 25 1 1 U
X VDD6_CPU 164 0 -1950 100 R 30 25 1 1 U
X NDQ0/SDC2_D0 174 0 -2450 100 R 30 25 1 1 U
X PB15 105 1750 0 100 D 30 25 1 1 U
X CSI_MCLK/SPI2_CLK/EINT15 115 1250 0 100 D 30 25 1 1 U
X CSI_D7/UART1_RX 125 750 0 100 D 30 25 1 1 U
X LCD_D18 135 0 -500 100 R 30 25 1 1 U
X LCD_D5 145 0 -1000 100 R 30 25 1 1 U
X PG0/EINT0 155 0 -1500 100 R 30 25 1 1 U
X NDQ7/SDC2_D7 165 0 -2000 100 R 30 25 1 1 U
X NRB1/SDC2_CLK 175 0 -2500 100 R 30 25 1 1 U
X PB16 106 1700 0 100 D 30 25 1 1 U
X CSI_HSYNC/SPI2_MOSI 116 1200 0 100 D 30 25 1 1 U
X LCD_VSYNC 126 700 0 100 D 30 25 1 1 U
X LCD_D15 136 0 -550 100 R 30 25 1 1 U
X LCD_D4 146 0 -1050 100 R 30 25 1 1 U
X VDD5_CPU 156 0 -1550 100 R 30 25 1 1 U
X NDQ6/SDC2_D6 166 0 -2050 100 R 30 25 1 1 U
X NRB0/SDC2_CMD 176 0 -2550 100 R 30 25 1 1 U
X SDC0_D1 107 1650 0 100 D 30 25 1 1 U
X CSI_VSYNC/SPI2_MISO 117 1150 0 100 D 30 25 1 1 U
X LCD_HSYNC 127 650 0 100 D 30 25 1 1 U
X LCD_D14 137 0 -600 100 R 30 25 1 1 U
X LCD_D3 147 0 -1100 100 R 30 25 1 1 U
X UBOOT 157 0 -1600 100 R 30 25 1 1 U
X NDQ5/SDC2_D5 167 0 -2100 100 R 30 25 1 1 U
X SDC0_D0 108 1600 0 100 D 30 25 1 1 U
X CSI_D0/SDC2_D0 118 1100 0 100 D 30 25 1 1 U
X LCD_DE 128 600 0 100 D 30 25 1 1 U
X LCD_D13 138 0 -650 100 R 30 25 1 1 U
X LCD_D2 148 0 -1150 100 R 30 25 1 1 U
X NMI_N 158 0 -1650 100 R 30 25 1 1 U
X NDQ4/SDC2_D4 168 0 -2150 100 R 30 25 1 1 U
X VDD4_INT 109 1550 0 100 D 30 25 1 1 U
X CSI_D1/SDC2_D1 119 1050 0 100 D 30 25 1 1 U
X LCD_CLK 129 550 0 100 D 30 25 1 1 U
X LCD_D12 139 0 -700 100 R 30 25 1 1 U
X VDD5_INT 149 0 -1200 100 R 30 25 1 1 U
X RESET_N 159 0 -1700 100 R 30 25 1 1 U
X VDD7_CPU 169 0 -2200 100 R 30 25 1 1 U
X GND PAD 0 -2700 100 R 30 25 1 1 w
ENDDRAW
ENDDEF
#
#End Library
