
vvvf.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	4b18      	ldr	r3, [pc, #96]	; (68 <init+0x64>)
   6:	4919      	ldr	r1, [pc, #100]	; (6c <init+0x68>)
   8:	447b      	add	r3, pc
   a:	b570      	push	{r4, r5, r6, lr}
   c:	681b      	ldr	r3, [r3, #0]
   e:	4b18      	ldr	r3, [pc, #96]	; (70 <init+0x6c>)
  10:	4c14      	ldr	r4, [pc, #80]	; (64 <init+0x60>)
  12:	447b      	add	r3, pc
  14:	2600      	movs	r6, #0
  16:	711e      	strb	r6, [r3, #4]
  18:	4b16      	ldr	r3, [pc, #88]	; (74 <init+0x70>)
  1a:	4605      	mov	r5, r0
  1c:	447b      	add	r3, pc
  1e:	4816      	ldr	r0, [pc, #88]	; (78 <init+0x74>)
  20:	711e      	strb	r6, [r3, #4]
  22:	4479      	add	r1, pc
  24:	6823      	ldr	r3, [r4, #0]
  26:	4478      	add	r0, pc
  28:	4798      	blx	r3
  2a:	4914      	ldr	r1, [pc, #80]	; (7c <init+0x78>)
  2c:	4814      	ldr	r0, [pc, #80]	; (80 <init+0x7c>)
  2e:	6823      	ldr	r3, [r4, #0]
  30:	4479      	add	r1, pc
  32:	4478      	add	r0, pc
  34:	4798      	blx	r3
  36:	4913      	ldr	r1, [pc, #76]	; (84 <init+0x80>)
  38:	4813      	ldr	r0, [pc, #76]	; (88 <init+0x84>)
  3a:	6823      	ldr	r3, [r4, #0]
  3c:	4479      	add	r1, pc
  3e:	4478      	add	r0, pc
  40:	4798      	blx	r3
  42:	4912      	ldr	r1, [pc, #72]	; (8c <init+0x88>)
  44:	4812      	ldr	r0, [pc, #72]	; (90 <init+0x8c>)
  46:	6823      	ldr	r3, [r4, #0]
  48:	4479      	add	r1, pc
  4a:	4478      	add	r0, pc
  4c:	4798      	blx	r3
  4e:	4b11      	ldr	r3, [pc, #68]	; (94 <init+0x90>)
  50:	4811      	ldr	r0, [pc, #68]	; (98 <init+0x94>)
  52:	447b      	add	r3, pc
  54:	e9c5 3600 	strd	r3, r6, [r5]
  58:	4478      	add	r0, pc
  5a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
  5e:	4798      	blx	r3
  60:	2001      	movs	r0, #1
  62:	bd70      	pop	{r4, r5, r6, pc}
  64:	1000f800 	andne	pc, r0, r0, lsl #16
  68:	fffffff4 			; <UNDEFINED> instruction: 0xfffffff4
  6c:	00000a1f 	andeq	r0, r0, pc, lsl sl
  70:	000000aa 	andeq	r0, r0, sl, lsr #1
  74:	000000b4 	strheq	r0, [r0], -r4
  78:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
  7c:	00000af1 	strdeq	r0, [r0], -r1
  80:	000006bf 			; <UNDEFINED> instruction: 0x000006bf
  84:	00000c19 	andeq	r0, r0, r9, lsl ip
  88:	000006c7 	andeq	r0, r0, r7, asr #13
  8c:	00000bbd 			; <UNDEFINED> instruction: 0x00000bbd
  90:	000006cd 	andeq	r0, r0, sp, asr #13
  94:	00000b47 	andeq	r0, r0, r7, asr #22
  98:	000006d9 	ldrdeq	r0, [r0], -r9

Disassembly of section .data.command_frequency:

0000009c <command_frequency>:
  9c:	3f800000 	svccc	0x00800000

Disassembly of section .bss.amplitude:

000000a0 <amplitude>:
  a0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.buffer_ready_for_consumption:

000000a4 <buffer_ready_for_consumption>:
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .bss.buffers:

000000a8 <buffers>:
	...

Disassembly of section .bss.carrier_phase:

000000b4 <carrier_phase>:
  b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.command_phase:

000000b8 <command_phase>:
  b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.consumer_index:

000000bc <consumer_index>:
  bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.generator_thread_data:

000000c0 <generator_thread_data>:
	...

Disassembly of section .bss.last_samples_comsumed:

000000c8 <last_samples_comsumed>:
  c8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_generated:

000000cc <last_samples_generated>:
  cc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_time:

000000d0 <last_time>:
  d0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.playback_thread_data:

000000d4 <playback_thread_data>:
	...

Disassembly of section .bss.producer_index:

000000dc <producer_index>:
  dc:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_consumed:

000000e0 <samples_consumed>:
  e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_generated:

000000e4 <samples_generated>:
  e4:	00000000 	andeq	r0, r0, r0

Disassembly of section .text:

000000f0 <__aeabi_drsub>:
  f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  f4:	e002      	b.n	fc <__adddf3>
  f6:	bf00      	nop

000000f8 <__aeabi_dsub>:
  f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000000fc <__adddf3>:
  fc:	b530      	push	{r4, r5, lr}
  fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 106:	ea94 0f05 	teq	r4, r5
 10a:	bf08      	it	eq
 10c:	ea90 0f02 	teqeq	r0, r2
 110:	bf1f      	itttt	ne
 112:	ea54 0c00 	orrsne.w	ip, r4, r0
 116:	ea55 0c02 	orrsne.w	ip, r5, r2
 11a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 11e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 122:	f000 80e2 	beq.w	2ea <__adddf3+0x1ee>
 126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 12a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 12e:	bfb8      	it	lt
 130:	426d      	neglt	r5, r5
 132:	dd0c      	ble.n	14e <__adddf3+0x52>
 134:	442c      	add	r4, r5
 136:	ea80 0202 	eor.w	r2, r0, r2
 13a:	ea81 0303 	eor.w	r3, r1, r3
 13e:	ea82 0000 	eor.w	r0, r2, r0
 142:	ea83 0101 	eor.w	r1, r3, r1
 146:	ea80 0202 	eor.w	r2, r0, r2
 14a:	ea81 0303 	eor.w	r3, r1, r3
 14e:	2d36      	cmp	r5, #54	; 0x36
 150:	bf88      	it	hi
 152:	bd30      	pophi	{r4, r5, pc}
 154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 15c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 164:	d002      	beq.n	16c <__adddf3+0x70>
 166:	4240      	negs	r0, r0
 168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 16c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 178:	d002      	beq.n	180 <__adddf3+0x84>
 17a:	4252      	negs	r2, r2
 17c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 180:	ea94 0f05 	teq	r4, r5
 184:	f000 80a7 	beq.w	2d6 <__adddf3+0x1da>
 188:	f1a4 0401 	sub.w	r4, r4, #1
 18c:	f1d5 0e20 	rsbs	lr, r5, #32
 190:	db0d      	blt.n	1ae <__adddf3+0xb2>
 192:	fa02 fc0e 	lsl.w	ip, r2, lr
 196:	fa22 f205 	lsr.w	r2, r2, r5
 19a:	1880      	adds	r0, r0, r2
 19c:	f141 0100 	adc.w	r1, r1, #0
 1a0:	fa03 f20e 	lsl.w	r2, r3, lr
 1a4:	1880      	adds	r0, r0, r2
 1a6:	fa43 f305 	asr.w	r3, r3, r5
 1aa:	4159      	adcs	r1, r3
 1ac:	e00e      	b.n	1cc <__adddf3+0xd0>
 1ae:	f1a5 0520 	sub.w	r5, r5, #32
 1b2:	f10e 0e20 	add.w	lr, lr, #32
 1b6:	2a01      	cmp	r2, #1
 1b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 1bc:	bf28      	it	cs
 1be:	f04c 0c02 	orrcs.w	ip, ip, #2
 1c2:	fa43 f305 	asr.w	r3, r3, r5
 1c6:	18c0      	adds	r0, r0, r3
 1c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 1cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 1d0:	d507      	bpl.n	1e2 <__adddf3+0xe6>
 1d2:	f04f 0e00 	mov.w	lr, #0
 1d6:	f1dc 0c00 	rsbs	ip, ip, #0
 1da:	eb7e 0000 	sbcs.w	r0, lr, r0
 1de:	eb6e 0101 	sbc.w	r1, lr, r1
 1e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 1e6:	d31b      	bcc.n	220 <__adddf3+0x124>
 1e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 1ec:	d30c      	bcc.n	208 <__adddf3+0x10c>
 1ee:	0849      	lsrs	r1, r1, #1
 1f0:	ea5f 0030 	movs.w	r0, r0, rrx
 1f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 1f8:	f104 0401 	add.w	r4, r4, #1
 1fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 204:	f080 809a 	bcs.w	33c <__adddf3+0x240>
 208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 20c:	bf08      	it	eq
 20e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 212:	f150 0000 	adcs.w	r0, r0, #0
 216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 21a:	ea41 0105 	orr.w	r1, r1, r5
 21e:	bd30      	pop	{r4, r5, pc}
 220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 224:	4140      	adcs	r0, r0
 226:	eb41 0101 	adc.w	r1, r1, r1
 22a:	3c01      	subs	r4, #1
 22c:	bf28      	it	cs
 22e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 232:	d2e9      	bcs.n	208 <__adddf3+0x10c>
 234:	f091 0f00 	teq	r1, #0
 238:	bf04      	itt	eq
 23a:	4601      	moveq	r1, r0
 23c:	2000      	moveq	r0, #0
 23e:	fab1 f381 	clz	r3, r1
 242:	bf08      	it	eq
 244:	3320      	addeq	r3, #32
 246:	f1a3 030b 	sub.w	r3, r3, #11
 24a:	f1b3 0220 	subs.w	r2, r3, #32
 24e:	da0c      	bge.n	26a <__adddf3+0x16e>
 250:	320c      	adds	r2, #12
 252:	dd08      	ble.n	266 <__adddf3+0x16a>
 254:	f102 0c14 	add.w	ip, r2, #20
 258:	f1c2 020c 	rsb	r2, r2, #12
 25c:	fa01 f00c 	lsl.w	r0, r1, ip
 260:	fa21 f102 	lsr.w	r1, r1, r2
 264:	e00c      	b.n	280 <__adddf3+0x184>
 266:	f102 0214 	add.w	r2, r2, #20
 26a:	bfd8      	it	le
 26c:	f1c2 0c20 	rsble	ip, r2, #32
 270:	fa01 f102 	lsl.w	r1, r1, r2
 274:	fa20 fc0c 	lsr.w	ip, r0, ip
 278:	bfdc      	itt	le
 27a:	ea41 010c 	orrle.w	r1, r1, ip
 27e:	4090      	lslle	r0, r2
 280:	1ae4      	subs	r4, r4, r3
 282:	bfa2      	ittt	ge
 284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 288:	4329      	orrge	r1, r5
 28a:	bd30      	popge	{r4, r5, pc}
 28c:	ea6f 0404 	mvn.w	r4, r4
 290:	3c1f      	subs	r4, #31
 292:	da1c      	bge.n	2ce <__adddf3+0x1d2>
 294:	340c      	adds	r4, #12
 296:	dc0e      	bgt.n	2b6 <__adddf3+0x1ba>
 298:	f104 0414 	add.w	r4, r4, #20
 29c:	f1c4 0220 	rsb	r2, r4, #32
 2a0:	fa20 f004 	lsr.w	r0, r0, r4
 2a4:	fa01 f302 	lsl.w	r3, r1, r2
 2a8:	ea40 0003 	orr.w	r0, r0, r3
 2ac:	fa21 f304 	lsr.w	r3, r1, r4
 2b0:	ea45 0103 	orr.w	r1, r5, r3
 2b4:	bd30      	pop	{r4, r5, pc}
 2b6:	f1c4 040c 	rsb	r4, r4, #12
 2ba:	f1c4 0220 	rsb	r2, r4, #32
 2be:	fa20 f002 	lsr.w	r0, r0, r2
 2c2:	fa01 f304 	lsl.w	r3, r1, r4
 2c6:	ea40 0003 	orr.w	r0, r0, r3
 2ca:	4629      	mov	r1, r5
 2cc:	bd30      	pop	{r4, r5, pc}
 2ce:	fa21 f004 	lsr.w	r0, r1, r4
 2d2:	4629      	mov	r1, r5
 2d4:	bd30      	pop	{r4, r5, pc}
 2d6:	f094 0f00 	teq	r4, #0
 2da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 2de:	bf06      	itte	eq
 2e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 2e4:	3401      	addeq	r4, #1
 2e6:	3d01      	subne	r5, #1
 2e8:	e74e      	b.n	188 <__adddf3+0x8c>
 2ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 2ee:	bf18      	it	ne
 2f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 2f4:	d029      	beq.n	34a <__adddf3+0x24e>
 2f6:	ea94 0f05 	teq	r4, r5
 2fa:	bf08      	it	eq
 2fc:	ea90 0f02 	teqeq	r0, r2
 300:	d005      	beq.n	30e <__adddf3+0x212>
 302:	ea54 0c00 	orrs.w	ip, r4, r0
 306:	bf04      	itt	eq
 308:	4619      	moveq	r1, r3
 30a:	4610      	moveq	r0, r2
 30c:	bd30      	pop	{r4, r5, pc}
 30e:	ea91 0f03 	teq	r1, r3
 312:	bf1e      	ittt	ne
 314:	2100      	movne	r1, #0
 316:	2000      	movne	r0, #0
 318:	bd30      	popne	{r4, r5, pc}
 31a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 31e:	d105      	bne.n	32c <__adddf3+0x230>
 320:	0040      	lsls	r0, r0, #1
 322:	4149      	adcs	r1, r1
 324:	bf28      	it	cs
 326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 32a:	bd30      	pop	{r4, r5, pc}
 32c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 330:	bf3c      	itt	cc
 332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 336:	bd30      	popcc	{r4, r5, pc}
 338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 33c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 344:	f04f 0000 	mov.w	r0, #0
 348:	bd30      	pop	{r4, r5, pc}
 34a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 34e:	bf1a      	itte	ne
 350:	4619      	movne	r1, r3
 352:	4610      	movne	r0, r2
 354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 358:	bf1c      	itt	ne
 35a:	460b      	movne	r3, r1
 35c:	4602      	movne	r2, r0
 35e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 362:	bf06      	itte	eq
 364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 368:	ea91 0f03 	teqeq	r1, r3
 36c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 370:	bd30      	pop	{r4, r5, pc}
 372:	bf00      	nop

00000374 <__aeabi_ui2d>:
 374:	f090 0f00 	teq	r0, #0
 378:	bf04      	itt	eq
 37a:	2100      	moveq	r1, #0
 37c:	4770      	bxeq	lr
 37e:	b530      	push	{r4, r5, lr}
 380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 388:	f04f 0500 	mov.w	r5, #0
 38c:	f04f 0100 	mov.w	r1, #0
 390:	e750      	b.n	234 <__adddf3+0x138>
 392:	bf00      	nop

00000394 <__aeabi_i2d>:
 394:	f090 0f00 	teq	r0, #0
 398:	bf04      	itt	eq
 39a:	2100      	moveq	r1, #0
 39c:	4770      	bxeq	lr
 39e:	b530      	push	{r4, r5, lr}
 3a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 3a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 3a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 3ac:	bf48      	it	mi
 3ae:	4240      	negmi	r0, r0
 3b0:	f04f 0100 	mov.w	r1, #0
 3b4:	e73e      	b.n	234 <__adddf3+0x138>
 3b6:	bf00      	nop

000003b8 <__aeabi_f2d>:
 3b8:	0042      	lsls	r2, r0, #1
 3ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 3be:	ea4f 0131 	mov.w	r1, r1, rrx
 3c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 3c6:	bf1f      	itttt	ne
 3c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 3cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 3d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 3d4:	4770      	bxne	lr
 3d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 3da:	bf08      	it	eq
 3dc:	4770      	bxeq	lr
 3de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 3e2:	bf04      	itt	eq
 3e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 3e8:	4770      	bxeq	lr
 3ea:	b530      	push	{r4, r5, lr}
 3ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 3f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 3f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 3f8:	e71c      	b.n	234 <__adddf3+0x138>
 3fa:	bf00      	nop

000003fc <__aeabi_ul2d>:
 3fc:	ea50 0201 	orrs.w	r2, r0, r1
 400:	bf08      	it	eq
 402:	4770      	bxeq	lr
 404:	b530      	push	{r4, r5, lr}
 406:	f04f 0500 	mov.w	r5, #0
 40a:	e00a      	b.n	422 <__aeabi_l2d+0x16>

0000040c <__aeabi_l2d>:
 40c:	ea50 0201 	orrs.w	r2, r0, r1
 410:	bf08      	it	eq
 412:	4770      	bxeq	lr
 414:	b530      	push	{r4, r5, lr}
 416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 41a:	d502      	bpl.n	422 <__aeabi_l2d+0x16>
 41c:	4240      	negs	r0, r0
 41e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 42a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 42e:	f43f aed8 	beq.w	1e2 <__adddf3+0xe6>
 432:	f04f 0203 	mov.w	r2, #3
 436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 43a:	bf18      	it	ne
 43c:	3203      	addne	r2, #3
 43e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 442:	bf18      	it	ne
 444:	3203      	addne	r2, #3
 446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 44a:	f1c2 0320 	rsb	r3, r2, #32
 44e:	fa00 fc03 	lsl.w	ip, r0, r3
 452:	fa20 f002 	lsr.w	r0, r0, r2
 456:	fa01 fe03 	lsl.w	lr, r1, r3
 45a:	ea40 000e 	orr.w	r0, r0, lr
 45e:	fa21 f102 	lsr.w	r1, r1, r2
 462:	4414      	add	r4, r2
 464:	e6bd      	b.n	1e2 <__adddf3+0xe6>
 466:	bf00      	nop
	...
 470:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 474:	6f746172 	svcvs	0x00746172
 478:	6f6c2072 	svcvs	0x006c2072
 47c:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
 480:	61657268 	cmnvs	r5, r8, ror #4
 484:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
 488:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
 48c:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 490:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
 4a0:	5252455b 	subspl	r4, r2, #381681664	; 0x16c00000
 4a4:	205d524f 	subscs	r5, sp, pc, asr #4
 4a8:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
 4ac:	6b636162 	blvs	18d8a3c <ext_set_amplitude+0x18d7de4>
 4b0:	72685420 	rsbvc	r5, r8, #32, 8	; 0x20000000
 4b4:	20646165 	rsbcs	r6, r4, r5, ror #2
 4b8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 4bc:	20646576 	rsbcs	r6, r4, r6, ror r5
 4c0:	20726f46 	rsbscs	r6, r2, r6, asr #30
 4c4:	706d6153 	rsbvc	r6, sp, r3, asr r1
 4c8:	4220656c 	eormi	r6, r0, #108, 10	; 0x1b000000
 4cc:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 4d0:	0a217372 	beq	85d2a0 <ext_set_amplitude+0x85c648>
 4d4:	616c5000 	cmnvs	ip, r0
 4d8:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 4dc:	6f6c206b 	svcvs	0x006c206b
 4e0:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
 4e4:	61657268 	cmnvs	r5, r8, ror #4
 4e8:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
 4ec:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
 4f0:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 4f4:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
 500:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
 504:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
 508:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
 50c:	61636f6c 	cmnvs	r3, ip, ror #30
 510:	62206574 	eorvs	r6, r0, #116, 10	; 0x1d000000
 514:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 518:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
 51c:	6567000a 	strbvs	r0, [r7, #-10]!
 520:	6172656e 	cmnvs	r2, lr, ror #10
 524:	5f726f74 	svcpl	0x00726f74
 528:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 52c:	616c7000 	cmnvs	ip, r0
 530:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 534:	6f6c5f6b 	svcvs	0x006c5f6b
 538:	4700706f 	strmi	r7, [r0, -pc, rrx]
 53c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
 540:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
 544:	646e6120 	strbtvs	r6, [lr], #-288	; 0xfffffee0
 548:	616c7020 	cmnvs	ip, r0, lsr #32
 54c:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 550:	6874206b 	ldmdavs	r4!, {r0, r1, r3, r5, r6, sp}^
 554:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 558:	74732073 	ldrbtvc	r2, [r3], #-115	; 0xffffff8d
 55c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 560:	000a2e64 	andeq	r2, sl, r4, ror #28
 564:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 568:	6f746172 	svcvs	0x00746172
 56c:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 570:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 574:	61627961 	cmnvs	r2, r1, ror #18
 578:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 57c:	61657268 	cmnvs	r5, r8, ror #4
 580:	61207364 			; <UNDEFINED> instruction: 0x61207364
 584:	61206572 			; <UNDEFINED> instruction: 0x61206572
 588:	6165726c 	cmnvs	r5, ip, ror #4
 58c:	72207964 	eorvc	r7, r0, #100, 18	; 0x190000
 590:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 594:	0a2e676e 	beq	b9a354 <ext_set_amplitude+0xb996fc>
	...
 5a0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 5a4:	6f746172 	svcvs	0x00746172
 5a8:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 5ac:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 5b0:	61627961 	cmnvs	r2, r1, ror #18
 5b4:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 5b8:	61657268 	cmnvs	r5, r8, ror #4
 5bc:	73207364 			; <UNDEFINED> instruction: 0x73207364
 5c0:	70706f74 	rsbsvc	r6, r0, r4, ror pc
 5c4:	0a2e6465 	beq	b99760 <ext_set_amplitude+0xb98b08>
 5c8:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
 5cc:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
 5d0:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
 5d4:	7020646e 	eorvc	r6, r0, lr, ror #8
 5d8:	6279616c 	rsbsvs	r6, r9, #108, 2
 5dc:	206b6361 	rsbcs	r6, fp, r1, ror #6
 5e0:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
 5e4:	20736461 	rsbscs	r6, r3, r1, ror #8
 5e8:	20657261 	rsbcs	r7, r5, r1, ror #4
 5ec:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 5f0:	6e6e7572 	mcrvs	5, 3, r7, cr14, cr2, {3}
 5f4:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 5f8:	0000000a 	andeq	r0, r0, sl
 5fc:	00000000 	andeq	r0, r0, r0
 600:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 604:	6f746172 	svcvs	0x00746172
 608:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 60c:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 610:	61627961 	cmnvs	r2, r1, ror #18
 614:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 618:	61657268 	cmnvs	r5, r8, ror #4
 61c:	74207364 	strtvc	r7, [r0], #-868	; 0xfffffc9c
 620:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 624:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
 628:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 62c:	6f747320 	svcvs	0x00747320
 630:	75662070 	strbvc	r2, [r6, #-112]!	; 0xffffff90
 634:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 638:	0a2e6e6f 	beq	b9bffc <ext_set_amplitude+0xb9b3a4>
 63c:	00000000 	andeq	r0, r0, r0
 640:	71657246 	cmnvc	r5, r6, asr #4
 644:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
 648:	65732079 	ldrbvs	r2, [r3, #-121]!	; 0xffffff87
 64c:	6f742074 	svcvs	0x00742074
 650:	6625203a 			; <UNDEFINED> instruction: 0x6625203a
 654:	0000000a 	andeq	r0, r0, sl
	...
 660:	4e524157 	mrcmi	1, 2, r4, cr2, cr7, {2}
 664:	3a474e49 	bcc	11d3f90 <ext_set_amplitude+0x11d3338>
 668:	6d615320 	stclvs	3, cr5, [r1, #-128]!	; 0xffffff80
 66c:	20656c70 	rsbcs	r6, r5, r0, ror ip
 670:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
 674:	6f6f7420 	svcvs	0x006f7420
 678:	67696820 	strbvs	r6, [r9, -r0, lsr #16]!
 67c:	41202168 			; <UNDEFINED> instruction: 0x41202168
 680:	61757463 	cmnvs	r5, r3, ror #8
 684:	25203a6c 	strcs	r3, [r0, #-2668]!	; 0xfffff594
 688:	2c66312e 	stfcse	f3, [r6], #-184	; 0xffffff48
 68c:	70784520 	rsbsvc	r4, r8, r0, lsr #10
 690:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 694:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
 698:	0a66312e 	beq	198cb58 <ext_set_amplitude+0x198bf00>
 69c:	65472800 	strbvs	r2, [r7, #-2048]	; 0xfffff800
 6a0:	6172656e 	cmnvs	r2, lr, ror #10
 6a4:	20646574 	rsbcs	r6, r4, r4, ror r5
 6a8:	706d6173 	rsbvc	r6, sp, r3, ror r1
 6ac:	2f73656c 	svccs	0x0073656c
 6b0:	25203a73 	strcs	r3, [r0, #-2675]!	; 0xfffff58d
 6b4:	2966312e 	stmdbcs	r6!, {r1, r2, r3, r5, r8, ip, sp}^
 6b8:	6f432820 	svcvs	0x00432820
 6bc:	6d75736e 	ldclvs	3, cr7, [r5, #-440]!	; 0xfffffe48
 6c0:	73206465 			; <UNDEFINED> instruction: 0x73206465
 6c4:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
 6c8:	732f7365 			; <UNDEFINED> instruction: 0x732f7365
 6cc:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
 6d0:	0a296631 	beq	a59f9c <ext_set_amplitude+0xa59344>
	...
 6e0:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
 6e4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 6e8:	75612d74 	strbvc	r2, [r1, #-3444]!	; 0xfffff28c
 6ec:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 6f0:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 6f4:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 6f8:	6f74732d 	svcvs	0x0074732d
 6fc:	75612d70 	strbvc	r2, [r1, #-3440]!	; 0xfffff290
 700:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 704:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 708:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 70c:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
 710:	706d612d 	rsbvc	r6, sp, sp, lsr #2
 714:	7574696c 	ldrbvc	r6, [r4, #-2412]!	; 0xfffff694
 718:	65006564 	strvs	r6, [r0, #-1380]	; 0xfffffa9c
 71c:	732d7478 			; <UNDEFINED> instruction: 0x732d7478
 720:	632d7465 			; <UNDEFINED> instruction: 0x632d7465
 724:	616d6d6f 	cmnvs	sp, pc, ror #26
 728:	662d646e 	strtvs	r6, [sp], -lr, ror #8
 72c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
 730:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 734:	64754100 	ldrbtvs	r4, [r5], #-256	; 0xffffff00
 738:	6d206f69 	stcvs	15, cr6, [r0, #-420]!	; 0xfffffe5c
 73c:	6c75646f 	cfldrdvs	mvd6, [r5], #-444	; 0xfffffe44
 740:	6e692065 	cdpvs	0, 6, cr2, cr9, cr5, {3}
 744:	61697469 	cmnvs	r9, r9, ror #8
 748:	657a696c 	ldrbvs	r6, [sl, #-2412]!	; 0xfffff694
 74c:	000a2e64 	andeq	r2, sl, r4, ror #28

00000750 <sineLookupTable>:
 750:	64584c40 	ldrbvs	r4, [r8], #-3136	; 0xfffff3c0
 754:	91867b6f 	orrls	r7, r6, pc, ror #22
 758:	bab0a69c 	blt	fec2a1d0 <ext_set_amplitude+0xfec29578>
 75c:	dbd3cbc3 	blle	ff4f3670 <ext_set_amplitude+0xff4f2a18>
 760:	f2ede7e1 	vqdmlsl.s32	q15, d29, d1[1]
 764:	fdfcf9f6 	ldc2l	9, cr15, [ip, #492]!	; 0x1ec	; <UNPREDICTABLE>
 768:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; b6c <ext_stop_audio_loop+0x48>
 76c:	f2f6f9fc 			; <UNDEFINED> instruction: 0xf2f6f9fc
 770:	dbe1e7ed 	blle	ff87a72c <ext_set_amplitude+0xff879ad4>
 774:	bac3cbd3 	blt	ff0f36c8 <ext_set_amplitude+0xff0f2a70>
 778:	919ca6b0 			; <UNDEFINED> instruction: 0x919ca6b0
 77c:	646f7b86 	strbtvs	r7, [pc], #-2950	; 784 <sineLookupTable+0x34>
 780:	34404c58 	strbcc	r4, [r0], #-3160	; 0xfffff3a8
 784:	05111c28 	ldreq	r1, [r1, #-3112]	; 0xfffff3d8
 788:	dae4effa 	ble	ff93c778 <ext_set_amplitude+0xff93bb20>
 78c:	b5bdc6d0 	ldrlt	ip, [sp, #1744]!	; 0x6d0
 790:	999fa5ad 	ldmibls	pc, {r0, r2, r3, r5, r7, r8, sl, sp, pc}	; <UNPREDICTABLE>
 794:	878a8e93 			; <UNDEFINED> instruction: 0x878a8e93
 798:	81818384 	orrhi	r8, r1, r4, lsl #7
 79c:	87848381 	strhi	r8, [r4, r1, lsl #7]
 7a0:	99938e8a 	ldmibls	r3, {r1, r3, r7, r9, sl, fp, pc}
 7a4:	b5ada59f 	strlt	sl, [sp, #1439]!	; 0x59f
 7a8:	dad0c6bd 	ble	ff4322a4 <ext_set_amplitude+0xff43164c>
 7ac:	05faefe4 	ldrbeq	lr, [sl, #4068]!	; 0xfe4
 7b0:	34281c11 	strtcc	r1, [r8], #-3089	; 0xfffff3ef

Disassembly of section .text.generator_loop:

000007b4 <generator_loop>:
 7b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 7b6:	ed2d 8b02 	vpush	{d8}
 7ba:	4c5b      	ldr	r4, [pc, #364]	; (928 <generator_loop+0x174>)
 7bc:	ed9f 8a54 	vldr	s16, [pc, #336]	; 910 <generator_loop+0x15c>
 7c0:	b083      	sub	sp, #12
 7c2:	447c      	add	r4, pc
 7c4:	7923      	ldrb	r3, [r4, #4]
 7c6:	b18b      	cbz	r3, 7ec <generator_loop+0x38>
 7c8:	4f58      	ldr	r7, [pc, #352]	; (92c <generator_loop+0x178>)
 7ca:	4e59      	ldr	r6, [pc, #356]	; (930 <generator_loop+0x17c>)
 7cc:	4d59      	ldr	r5, [pc, #356]	; (934 <generator_loop+0x180>)
 7ce:	447f      	add	r7, pc
 7d0:	447e      	add	r6, pc
 7d2:	447d      	add	r5, pc
 7d4:	e004      	b.n	7e0 <generator_loop+0x2c>
 7d6:	4b4f      	ldr	r3, [pc, #316]	; (914 <generator_loop+0x160>)
 7d8:	2001      	movs	r0, #1
 7da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 7de:	4798      	blx	r3
 7e0:	683b      	ldr	r3, [r7, #0]
 7e2:	7932      	ldrb	r2, [r6, #4]
 7e4:	5ce9      	ldrb	r1, [r5, r3]
 7e6:	b161      	cbz	r1, 802 <generator_loop+0x4e>
 7e8:	2a00      	cmp	r2, #0
 7ea:	d1f4      	bne.n	7d6 <generator_loop+0x22>
 7ec:	4b49      	ldr	r3, [pc, #292]	; (914 <generator_loop+0x160>)
 7ee:	4852      	ldr	r0, [pc, #328]	; (938 <generator_loop+0x184>)
 7f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 7f4:	4478      	add	r0, pc
 7f6:	b003      	add	sp, #12
 7f8:	ecbd 8b02 	vpop	{d8}
 7fc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800:	4718      	bx	r3
 802:	2a00      	cmp	r2, #0
 804:	d0f2      	beq.n	7ec <generator_loop+0x38>
 806:	494d      	ldr	r1, [pc, #308]	; (93c <generator_loop+0x188>)
 808:	4a4d      	ldr	r2, [pc, #308]	; (940 <generator_loop+0x18c>)
 80a:	ed9f 7a43 	vldr	s14, [pc, #268]	; 918 <generator_loop+0x164>
 80e:	4f4d      	ldr	r7, [pc, #308]	; (944 <generator_loop+0x190>)
 810:	ed9f 5a42 	vldr	s10, [pc, #264]	; 91c <generator_loop+0x168>
 814:	eddf 4a42 	vldr	s9, [pc, #264]	; 920 <generator_loop+0x16c>
 818:	ed9f 6a42 	vldr	s12, [pc, #264]	; 924 <generator_loop+0x170>
 81c:	4479      	add	r1, pc
 81e:	edd1 7a00 	vldr	s15, [r1]
 822:	4949      	ldr	r1, [pc, #292]	; (948 <generator_loop+0x194>)
 824:	4479      	add	r1, pc
 826:	edd1 6a00 	vldr	s13, [r1]
 82a:	4948      	ldr	r1, [pc, #288]	; (94c <generator_loop+0x198>)
 82c:	447a      	add	r2, pc
 82e:	ee67 7a88 	vmul.f32	s15, s15, s16
 832:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 836:	4479      	add	r1, pc
 838:	eec7 5a87 	vdiv.f32	s11, s15, s14
 83c:	1e45      	subs	r5, r0, #1
 83e:	2664      	movs	r6, #100	; 0x64
 840:	f200 108f 	addw	r0, r0, #399	; 0x18f
 844:	447f      	add	r7, pc
 846:	ed91 7a00 	vldr	s14, [r1]
 84a:	ee76 6aa5 	vadd.f32	s13, s13, s11
 84e:	ee37 7a05 	vadd.f32	s14, s14, s10
 852:	ee26 4aa4 	vmul.f32	s8, s13, s9
 856:	eec4 7a08 	vdiv.f32	s15, s8, s16
 85a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 85e:	ee17 2a90 	vmov	r2, s15
 862:	eec7 7a08 	vdiv.f32	s15, s14, s16
 866:	fb92 f1f6 	sdiv	r1, r2, r6
 86a:	fb06 2211 	mls	r2, r6, r1, r2
 86e:	2a00      	cmp	r2, #0
 870:	bfb8      	it	lt
 872:	3264      	addlt	r2, #100	; 0x64
 874:	56ba      	ldrsb	r2, [r7, r2]
 876:	ee67 7a86 	vmul.f32	s15, s15, s12
 87a:	eef4 7a46 	vcmp.f32	s15, s12
 87e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 882:	bfc8      	it	gt
 884:	eef0 7a46 	vmovgt.f32	s15, s12
 888:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 88c:	2a00      	cmp	r2, #0
 88e:	edcd 7a01 	vstr	s15, [sp, #4]
 892:	f99d 1004 	ldrsb.w	r1, [sp, #4]
 896:	dd32      	ble.n	8fe <generator_loop+0x14a>
 898:	4291      	cmp	r1, r2
 89a:	bfb4      	ite	lt
 89c:	227f      	movlt	r2, #127	; 0x7f
 89e:	2200      	movge	r2, #0
 8a0:	eef4 6ac8 	vcmpe.f32	s13, s16
 8a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8a8:	f805 2f01 	strb.w	r2, [r5, #1]!
 8ac:	eeb4 7ac8 	vcmpe.f32	s14, s16
 8b0:	bfa8      	it	ge
 8b2:	ee76 6ac8 	vsubge.f32	s13, s13, s16
 8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8ba:	bfa8      	it	ge
 8bc:	ee37 7a48 	vsubge.f32	s14, s14, s16
 8c0:	42a8      	cmp	r0, r5
 8c2:	d1c2      	bne.n	84a <generator_loop+0x96>
 8c4:	4a22      	ldr	r2, [pc, #136]	; (950 <generator_loop+0x19c>)
 8c6:	447a      	add	r2, pc
 8c8:	edc2 6a00 	vstr	s13, [r2]
 8cc:	4a21      	ldr	r2, [pc, #132]	; (954 <generator_loop+0x1a0>)
 8ce:	447a      	add	r2, pc
 8d0:	ed82 7a00 	vstr	s14, [r2]
 8d4:	4a20      	ldr	r2, [pc, #128]	; (958 <generator_loop+0x1a4>)
 8d6:	447a      	add	r2, pc
 8d8:	2101      	movs	r1, #1
 8da:	54d1      	strb	r1, [r2, r3]
 8dc:	491f      	ldr	r1, [pc, #124]	; (95c <generator_loop+0x1a8>)
 8de:	4479      	add	r1, pc
 8e0:	3301      	adds	r3, #1
 8e2:	680a      	ldr	r2, [r1, #0]
 8e4:	f502 72c8 	add.w	r2, r2, #400	; 0x190
 8e8:	600a      	str	r2, [r1, #0]
 8ea:	2203      	movs	r2, #3
 8ec:	fb93 f2f2 	sdiv	r2, r3, r2
 8f0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8f4:	1a9b      	subs	r3, r3, r2
 8f6:	4a1a      	ldr	r2, [pc, #104]	; (960 <generator_loop+0x1ac>)
 8f8:	447a      	add	r2, pc
 8fa:	6013      	str	r3, [r2, #0]
 8fc:	e762      	b.n	7c4 <generator_loop+0x10>
 8fe:	d0cf      	beq.n	8a0 <generator_loop+0xec>
 900:	4249      	negs	r1, r1
 902:	428a      	cmp	r2, r1
 904:	bfac      	ite	ge
 906:	2200      	movge	r2, #0
 908:	f06f 027e 	mvnlt.w	r2, #126	; 0x7e
 90c:	e7c8      	b.n	8a0 <generator_loop+0xec>
 90e:	bf00      	nop
 910:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
 914:	1000f800 	andne	pc, r0, r0, lsl #16
 918:	462c4400 	strtmi	r4, [ip], -r0, lsl #8
 91c:	3e91e531 	mrccc	5, 4, lr, cr1, cr1, {1}
 920:	42c80000 	sbcmi	r0, r8, #0
 924:	42fe0000 	rscsmi	r0, lr, #0
 928:	fffff8fa 			; <UNDEFINED> instruction: 0xfffff8fa
 92c:	fffff90a 			; <UNDEFINED> instruction: 0xfffff90a
 930:	fffff8ec 			; <UNDEFINED> instruction: 0xfffff8ec
 934:	fffff8ce 			; <UNDEFINED> instruction: 0xfffff8ce
 938:	fffffc78 			; <UNDEFINED> instruction: 0xfffffc78
 93c:	fffff87c 			; <UNDEFINED> instruction: 0xfffff87c
 940:	fffff878 			; <UNDEFINED> instruction: 0xfffff878
 944:	ffffff08 			; <UNDEFINED> instruction: 0xffffff08
 948:	fffff890 			; <UNDEFINED> instruction: 0xfffff890
 94c:	fffff87a 			; <UNDEFINED> instruction: 0xfffff87a
 950:	fffff7ee 			; <UNDEFINED> instruction: 0xfffff7ee
 954:	fffff7e2 			; <UNDEFINED> instruction: 0xfffff7e2
 958:	fffff7ca 			; <UNDEFINED> instruction: 0xfffff7ca
 95c:	fffff802 			; <UNDEFINED> instruction: 0xfffff802
 960:	fffff7e0 			; <UNDEFINED> instruction: 0xfffff7e0

Disassembly of section .text.playback_loop:

00000964 <playback_loop>:
 964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 968:	4d2d      	ldr	r5, [pc, #180]	; (a20 <playback_loop+0xbc>)
 96a:	4c2e      	ldr	r4, [pc, #184]	; (a24 <playback_loop+0xc0>)
 96c:	4e2e      	ldr	r6, [pc, #184]	; (a28 <playback_loop+0xc4>)
 96e:	447d      	add	r5, pc
 970:	447c      	add	r4, pc
 972:	447e      	add	r6, pc
 974:	792b      	ldrb	r3, [r5, #4]
 976:	b1f3      	cbz	r3, 9b6 <playback_loop+0x52>
 978:	f8df 80b0 	ldr.w	r8, [pc, #176]	; a2c <playback_loop+0xc8>
 97c:	44f8      	add	r8, pc
 97e:	e012      	b.n	9a6 <playback_loop+0x42>
 980:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 984:	2001      	movs	r0, #1
 986:	4798      	blx	r3
 988:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 98c:	4798      	blx	r3
 98e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 992:	eeb4 0ae7 	vcmpe.f32	s0, s15
 996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 99a:	dd04      	ble.n	9a6 <playback_loop+0x42>
 99c:	4824      	ldr	r0, [pc, #144]	; (a30 <playback_loop+0xcc>)
 99e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 9a2:	4478      	add	r0, pc
 9a4:	4798      	blx	r3
 9a6:	6822      	ldr	r2, [r4, #0]
 9a8:	7933      	ldrb	r3, [r6, #4]
 9aa:	f818 1002 	ldrb.w	r1, [r8, r2]
 9ae:	4f1a      	ldr	r7, [pc, #104]	; (a18 <playback_loop+0xb4>)
 9b0:	b949      	cbnz	r1, 9c6 <playback_loop+0x62>
 9b2:	2b00      	cmp	r3, #0
 9b4:	d1e4      	bne.n	980 <playback_loop+0x1c>
 9b6:	4b18      	ldr	r3, [pc, #96]	; (a18 <playback_loop+0xb4>)
 9b8:	481e      	ldr	r0, [pc, #120]	; (a34 <playback_loop+0xd0>)
 9ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 9be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 9c2:	4478      	add	r0, pc
 9c4:	4718      	bx	r3
 9c6:	2b00      	cmp	r3, #0
 9c8:	d0f5      	beq.n	9b6 <playback_loop+0x52>
 9ca:	481b      	ldr	r0, [pc, #108]	; (a38 <playback_loop+0xd4>)
 9cc:	491b      	ldr	r1, [pc, #108]	; (a3c <playback_loop+0xd8>)
 9ce:	f8d7 33d4 	ldr.w	r3, [r7, #980]	; 0x3d4
 9d2:	ed9f 0a12 	vldr	s0, [pc, #72]	; a1c <playback_loop+0xb8>
 9d6:	4478      	add	r0, pc
 9d8:	4479      	add	r1, pc
 9da:	edd1 0a00 	vldr	s1, [r1]
 9de:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 9e2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 9e6:	4798      	blx	r3
 9e8:	4a15      	ldr	r2, [pc, #84]	; (a40 <playback_loop+0xdc>)
 9ea:	447a      	add	r2, pc
 9ec:	f648 50b9 	movw	r0, #36281	; 0x8db9
 9f0:	6813      	ldr	r3, [r2, #0]
 9f2:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 9f6:	6013      	str	r3, [r2, #0]
 9f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 9fc:	4798      	blx	r3
 9fe:	6823      	ldr	r3, [r4, #0]
 a00:	2200      	movs	r2, #0
 a02:	f808 2003 	strb.w	r2, [r8, r3]
 a06:	3301      	adds	r3, #1
 a08:	2203      	movs	r2, #3
 a0a:	fb93 f2f2 	sdiv	r2, r3, r2
 a0e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 a12:	1a9b      	subs	r3, r3, r2
 a14:	6023      	str	r3, [r4, #0]
 a16:	e7ad      	b.n	974 <playback_loop+0x10>
 a18:	1000f800 	andne	pc, r0, r0, lsl #16
 a1c:	462c4400 	strtmi	r4, [ip], -r0, lsl #8
 a20:	fffff762 			; <UNDEFINED> instruction: 0xfffff762
 a24:	fffff748 			; <UNDEFINED> instruction: 0xfffff748
 a28:	fffff75e 			; <UNDEFINED> instruction: 0xfffff75e
 a2c:	fffff724 			; <UNDEFINED> instruction: 0xfffff724
 a30:	fffffafa 			; <UNDEFINED> instruction: 0xfffffafa
 a34:	fffffb0f 			; <UNDEFINED> instruction: 0xfffffb0f
 a38:	fffff6ce 			; <UNDEFINED> instruction: 0xfffff6ce
 a3c:	fffff6c4 			; <UNDEFINED> instruction: 0xfffff6c4
 a40:	fffff6f2 			; <UNDEFINED> instruction: 0xfffff6f2

Disassembly of section .text.ext_start_audio_loop:

00000a44 <ext_start_audio_loop>:
 a44:	4b2a      	ldr	r3, [pc, #168]	; (af0 <ext_start_audio_loop+0xac>)
 a46:	447b      	add	r3, pc
 a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 a4c:	791b      	ldrb	r3, [r3, #4]
 a4e:	4c27      	ldr	r4, [pc, #156]	; (aec <ext_start_audio_loop+0xa8>)
 a50:	2b00      	cmp	r3, #0
 a52:	d145      	bne.n	ae0 <ext_start_audio_loop+0x9c>
 a54:	4b27      	ldr	r3, [pc, #156]	; (af4 <ext_start_audio_loop+0xb0>)
 a56:	447b      	add	r3, pc
 a58:	791d      	ldrb	r5, [r3, #4]
 a5a:	2d00      	cmp	r5, #0
 a5c:	d140      	bne.n	ae0 <ext_start_audio_loop+0x9c>
 a5e:	4f26      	ldr	r7, [pc, #152]	; (af8 <ext_start_audio_loop+0xb4>)
 a60:	4e26      	ldr	r6, [pc, #152]	; (afc <ext_start_audio_loop+0xb8>)
 a62:	447f      	add	r7, pc
 a64:	447e      	add	r6, pc
 a66:	46a8      	mov	r8, r5
 a68:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 a6c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 a70:	4798      	blx	r3
 a72:	f847 0b04 	str.w	r0, [r7], #4
 a76:	b948      	cbnz	r0, a8c <ext_start_audio_loop+0x48>
 a78:	4821      	ldr	r0, [pc, #132]	; (b00 <ext_start_audio_loop+0xbc>)
 a7a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 a7e:	4629      	mov	r1, r5
 a80:	4478      	add	r0, pc
 a82:	4798      	blx	r3
 a84:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 a8c:	3501      	adds	r5, #1
 a8e:	2d03      	cmp	r5, #3
 a90:	f806 8b01 	strb.w	r8, [r6], #1
 a94:	d1e8      	bne.n	a68 <ext_start_audio_loop+0x24>
 a96:	4e1b      	ldr	r6, [pc, #108]	; (b04 <ext_start_audio_loop+0xc0>)
 a98:	4d1b      	ldr	r5, [pc, #108]	; (b08 <ext_start_audio_loop+0xc4>)
 a9a:	4a1c      	ldr	r2, [pc, #112]	; (b0c <ext_start_audio_loop+0xc8>)
 a9c:	481c      	ldr	r0, [pc, #112]	; (b10 <ext_start_audio_loop+0xcc>)
 a9e:	f8d4 70c0 	ldr.w	r7, [r4, #192]	; 0xc0
 aa2:	447e      	add	r6, pc
 aa4:	447d      	add	r5, pc
 aa6:	2301      	movs	r3, #1
 aa8:	7133      	strb	r3, [r6, #4]
 aaa:	712b      	strb	r3, [r5, #4]
 aac:	447a      	add	r2, pc
 aae:	2300      	movs	r3, #0
 ab0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 ab4:	4478      	add	r0, pc
 ab6:	47b8      	blx	r7
 ab8:	4a16      	ldr	r2, [pc, #88]	; (b14 <ext_start_audio_loop+0xd0>)
 aba:	6030      	str	r0, [r6, #0]
 abc:	4816      	ldr	r0, [pc, #88]	; (b18 <ext_start_audio_loop+0xd4>)
 abe:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
 ac2:	2300      	movs	r3, #0
 ac4:	447a      	add	r2, pc
 ac6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 aca:	4478      	add	r0, pc
 acc:	47b0      	blx	r6
 ace:	6028      	str	r0, [r5, #0]
 ad0:	4812      	ldr	r0, [pc, #72]	; (b1c <ext_start_audio_loop+0xd8>)
 ad2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 ad6:	4478      	add	r0, pc
 ad8:	4798      	blx	r3
 ada:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 ade:	e7d3      	b.n	a88 <ext_start_audio_loop+0x44>
 ae0:	480f      	ldr	r0, [pc, #60]	; (b20 <ext_start_audio_loop+0xdc>)
 ae2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 ae6:	4478      	add	r0, pc
 ae8:	e7f6      	b.n	ad8 <ext_start_audio_loop+0x94>
 aea:	bf00      	nop
 aec:	1000f800 	andne	pc, r0, r0, lsl #16
 af0:	fffff676 			; <UNDEFINED> instruction: 0xfffff676
 af4:	fffff67a 			; <UNDEFINED> instruction: 0xfffff67a
 af8:	fffff642 			; <UNDEFINED> instruction: 0xfffff642
 afc:	fffff63c 			; <UNDEFINED> instruction: 0xfffff63c
 b00:	fffffa7c 			; <UNDEFINED> instruction: 0xfffffa7c
 b04:	fffff61a 			; <UNDEFINED> instruction: 0xfffff61a
 b08:	fffff62c 			; <UNDEFINED> instruction: 0xfffff62c
 b0c:	fffffa6e 			; <UNDEFINED> instruction: 0xfffffa6e
 b10:	fffffcfd 			; <UNDEFINED> instruction: 0xfffffcfd
 b14:	fffffa65 			; <UNDEFINED> instruction: 0xfffffa65
 b18:	fffffe97 			; <UNDEFINED> instruction: 0xfffffe97
 b1c:	fffffa61 			; <UNDEFINED> instruction: 0xfffffa61
 b20:	fffffa7a 			; <UNDEFINED> instruction: 0xfffffa7a

Disassembly of section .text.ext_stop_audio_loop:

00000b24 <ext_stop_audio_loop>:
 b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 b26:	4b18      	ldr	r3, [pc, #96]	; (b88 <ext_stop_audio_loop+0x64>)
 b28:	4c16      	ldr	r4, [pc, #88]	; (b84 <ext_stop_audio_loop+0x60>)
 b2a:	447b      	add	r3, pc
 b2c:	791a      	ldrb	r2, [r3, #4]
 b2e:	b31a      	cbz	r2, b78 <ext_stop_audio_loop+0x54>
 b30:	4d16      	ldr	r5, [pc, #88]	; (b8c <ext_stop_audio_loop+0x68>)
 b32:	447d      	add	r5, pc
 b34:	792a      	ldrb	r2, [r5, #4]
 b36:	b1fa      	cbz	r2, b78 <ext_stop_audio_loop+0x54>
 b38:	6818      	ldr	r0, [r3, #0]
 b3a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 b3e:	4e14      	ldr	r6, [pc, #80]	; (b90 <ext_stop_audio_loop+0x6c>)
 b40:	2700      	movs	r7, #0
 b42:	711f      	strb	r7, [r3, #4]
 b44:	712f      	strb	r7, [r5, #4]
 b46:	4790      	blx	r2
 b48:	6828      	ldr	r0, [r5, #0]
 b4a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 b4e:	4798      	blx	r3
 b50:	447e      	add	r6, pc
 b52:	2503      	movs	r5, #3
 b54:	f856 0b04 	ldr.w	r0, [r6], #4
 b58:	b120      	cbz	r0, b64 <ext_stop_audio_loop+0x40>
 b5a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 b5e:	4798      	blx	r3
 b60:	f846 7c04 	str.w	r7, [r6, #-4]
 b64:	3d01      	subs	r5, #1
 b66:	d1f5      	bne.n	b54 <ext_stop_audio_loop+0x30>
 b68:	480a      	ldr	r0, [pc, #40]	; (b94 <ext_stop_audio_loop+0x70>)
 b6a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 b6e:	4478      	add	r0, pc
 b70:	4798      	blx	r3
 b72:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 b78:	4807      	ldr	r0, [pc, #28]	; (b98 <ext_stop_audio_loop+0x74>)
 b7a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 b7e:	4478      	add	r0, pc
 b80:	e7f6      	b.n	b70 <ext_stop_audio_loop+0x4c>
 b82:	bf00      	nop
 b84:	1000f800 	andne	pc, r0, r0, lsl #16
 b88:	fffff592 			; <UNDEFINED> instruction: 0xfffff592
 b8c:	fffff59e 			; <UNDEFINED> instruction: 0xfffff59e
 b90:	fffff554 			; <UNDEFINED> instruction: 0xfffff554
 b94:	fffffa2e 			; <UNDEFINED> instruction: 0xfffffa2e
 b98:	fffffa47 			; <UNDEFINED> instruction: 0xfffffa47

Disassembly of section .text.stop:

00000b9c <stop>:
 b9c:	4b16      	ldr	r3, [pc, #88]	; (bf8 <stop+0x5c>)
 b9e:	447b      	add	r3, pc
 ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 ba4:	791a      	ldrb	r2, [r3, #4]
 ba6:	b31a      	cbz	r2, bf0 <stop+0x54>
 ba8:	4d14      	ldr	r5, [pc, #80]	; (bfc <stop+0x60>)
 baa:	447d      	add	r5, pc
 bac:	792a      	ldrb	r2, [r5, #4]
 bae:	b1fa      	cbz	r2, bf0 <stop+0x54>
 bb0:	4c10      	ldr	r4, [pc, #64]	; (bf4 <stop+0x58>)
 bb2:	6818      	ldr	r0, [r3, #0]
 bb4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 bb8:	4e11      	ldr	r6, [pc, #68]	; (c00 <stop+0x64>)
 bba:	2700      	movs	r7, #0
 bbc:	711f      	strb	r7, [r3, #4]
 bbe:	712f      	strb	r7, [r5, #4]
 bc0:	4790      	blx	r2
 bc2:	6828      	ldr	r0, [r5, #0]
 bc4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 bc8:	4798      	blx	r3
 bca:	447e      	add	r6, pc
 bcc:	2503      	movs	r5, #3
 bce:	f856 0b04 	ldr.w	r0, [r6], #4
 bd2:	b120      	cbz	r0, bde <stop+0x42>
 bd4:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 bd8:	4798      	blx	r3
 bda:	f846 7c04 	str.w	r7, [r6, #-4]
 bde:	3d01      	subs	r5, #1
 be0:	d1f5      	bne.n	bce <stop+0x32>
 be2:	4808      	ldr	r0, [pc, #32]	; (c04 <stop+0x68>)
 be4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 be8:	4478      	add	r0, pc
 bea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 bee:	4718      	bx	r3
 bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 bf4:	1000f800 	andne	pc, r0, r0, lsl #16
 bf8:	fffff51e 			; <UNDEFINED> instruction: 0xfffff51e
 bfc:	fffff526 			; <UNDEFINED> instruction: 0xfffff526
 c00:	fffff4da 			; <UNDEFINED> instruction: 0xfffff4da
 c04:	fffffa14 			; <UNDEFINED> instruction: 0xfffffa14

Disassembly of section .text.ext_set_command_frequency:

00000c08 <ext_set_command_frequency>:
 c08:	2901      	cmp	r1, #1
 c0a:	b538      	push	{r3, r4, r5, lr}
 c0c:	4c0f      	ldr	r4, [pc, #60]	; (c4c <ext_set_command_frequency+0x44>)
 c0e:	4605      	mov	r5, r0
 c10:	d002      	beq.n	c18 <ext_set_command_frequency+0x10>
 c12:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 c16:	bd38      	pop	{r3, r4, r5, pc}
 c18:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 c1a:	6800      	ldr	r0, [r0, #0]
 c1c:	4798      	blx	r3
 c1e:	2800      	cmp	r0, #0
 c20:	d0f7      	beq.n	c12 <ext_set_command_frequency+0xa>
 c22:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 c24:	6828      	ldr	r0, [r5, #0]
 c26:	4798      	blx	r3
 c28:	4b09      	ldr	r3, [pc, #36]	; (c50 <ext_set_command_frequency+0x48>)
 c2a:	447b      	add	r3, pc
 c2c:	ed83 0a00 	vstr	s0, [r3]
 c30:	ee10 0a10 	vmov	r0, s0
 c34:	f7ff fbc0 	bl	3b8 <__aeabi_f2d>
 c38:	4602      	mov	r2, r0
 c3a:	4806      	ldr	r0, [pc, #24]	; (c54 <ext_set_command_frequency+0x4c>)
 c3c:	460b      	mov	r3, r1
 c3e:	4478      	add	r0, pc
 c40:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 c44:	4788      	blx	r1
 c46:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 c4a:	e7e4      	b.n	c16 <ext_set_command_frequency+0xe>
 c4c:	1000f800 	andne	pc, r0, r0, lsl #16
 c50:	fffff46e 			; <UNDEFINED> instruction: 0xfffff46e
 c54:	fffff9fe 			; <UNDEFINED> instruction: 0xfffff9fe

Disassembly of section .text.ext_set_amplitude:

00000c58 <ext_set_amplitude>:
 c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 c5a:	ed2d 8b02 	vpush	{d8}
 c5e:	2901      	cmp	r1, #1
 c60:	4c37      	ldr	r4, [pc, #220]	; (d40 <ext_set_amplitude+0xe8>)
 c62:	b083      	sub	sp, #12
 c64:	4605      	mov	r5, r0
 c66:	d005      	beq.n	c74 <ext_set_amplitude+0x1c>
 c68:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 c6c:	b003      	add	sp, #12
 c6e:	ecbd 8b02 	vpop	{d8}
 c72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c74:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 c76:	6800      	ldr	r0, [r0, #0]
 c78:	4798      	blx	r3
 c7a:	2800      	cmp	r0, #0
 c7c:	d0f4      	beq.n	c68 <ext_set_amplitude+0x10>
 c7e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 c80:	6828      	ldr	r0, [r5, #0]
 c82:	4798      	blx	r3
 c84:	4b30      	ldr	r3, [pc, #192]	; (d48 <ext_set_amplitude+0xf0>)
 c86:	447b      	add	r3, pc
 c88:	ed83 0a00 	vstr	s0, [r3]
 c8c:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 c90:	4798      	blx	r3
 c92:	4a2e      	ldr	r2, [pc, #184]	; (d4c <ext_set_amplitude+0xf4>)
 c94:	447a      	add	r2, pc
 c96:	edd2 7a00 	vldr	s15, [r2]
 c9a:	ee70 7a67 	vsub.f32	s15, s0, s15
 c9e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 ca2:	eef4 7ac7 	vcmpe.f32	s15, s14
 ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 caa:	db3f      	blt.n	d2c <ext_set_amplitude+0xd4>
 cac:	4928      	ldr	r1, [pc, #160]	; (d50 <ext_set_amplitude+0xf8>)
 cae:	4b29      	ldr	r3, [pc, #164]	; (d54 <ext_set_amplitude+0xfc>)
 cb0:	4e29      	ldr	r6, [pc, #164]	; (d58 <ext_set_amplitude+0x100>)
 cb2:	ed82 0a00 	vstr	s0, [r2]
 cb6:	4479      	add	r1, pc
 cb8:	447e      	add	r6, pc
 cba:	447b      	add	r3, pc
 cbc:	680d      	ldr	r5, [r1, #0]
 cbe:	4927      	ldr	r1, [pc, #156]	; (d5c <ext_set_amplitude+0x104>)
 cc0:	681f      	ldr	r7, [r3, #0]
 cc2:	6833      	ldr	r3, [r6, #0]
 cc4:	6037      	str	r7, [r6, #0]
 cc6:	4479      	add	r1, pc
 cc8:	1afb      	subs	r3, r7, r3
 cca:	6808      	ldr	r0, [r1, #0]
 ccc:	600d      	str	r5, [r1, #0]
 cce:	ee07 3a90 	vmov	s15, r3
 cd2:	1a28      	subs	r0, r5, r0
 cd4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 cd8:	ee07 0a90 	vmov	s15, r0
 cdc:	ee18 0a10 	vmov	r0, s16
 ce0:	eef8 8a67 	vcvt.f32.u32	s17, s15
 ce4:	f7ff fb68 	bl	3b8 <__aeabi_f2d>
 ce8:	eddf 7a16 	vldr	s15, [pc, #88]	; d44 <ext_set_amplitude+0xec>
 cec:	eeb4 8ae7 	vcmpe.f32	s16, s15
 cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 cf4:	4606      	mov	r6, r0
 cf6:	460f      	mov	r7, r1
 cf8:	dd0b      	ble.n	d12 <ext_set_amplitude+0xba>
 cfa:	a30f      	add	r3, pc, #60	; (adr r3, d38 <ext_set_amplitude+0xe0>)
 cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 d00:	e9cd 2300 	strd	r2, r3, [sp]
 d04:	4816      	ldr	r0, [pc, #88]	; (d60 <ext_set_amplitude+0x108>)
 d06:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 d0a:	4632      	mov	r2, r6
 d0c:	463b      	mov	r3, r7
 d0e:	4478      	add	r0, pc
 d10:	4788      	blx	r1
 d12:	ee18 0a90 	vmov	r0, s17
 d16:	f7ff fb4f 	bl	3b8 <__aeabi_f2d>
 d1a:	e9cd 0100 	strd	r0, r1, [sp]
 d1e:	4811      	ldr	r0, [pc, #68]	; (d64 <ext_set_amplitude+0x10c>)
 d20:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 d24:	4632      	mov	r2, r6
 d26:	463b      	mov	r3, r7
 d28:	4478      	add	r0, pc
 d2a:	4788      	blx	r1
 d2c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 d30:	e79c      	b.n	c6c <ext_set_amplitude+0x14>
 d32:	bf00      	nop
 d34:	f3af 8000 	nop.w
 d38:	00000000 	andeq	r0, r0, r0
 d3c:	40c58880 	sbcmi	r8, r5, r0, lsl #17
 d40:	1000f800 	andne	pc, r0, r0, lsl #16
 d44:	464eb801 	strbmi	fp, [lr], -r1, lsl #16
 d48:	fffff416 			; <UNDEFINED> instruction: 0xfffff416
 d4c:	fffff438 			; <UNDEFINED> instruction: 0xfffff438
 d50:	fffff426 			; <UNDEFINED> instruction: 0xfffff426
 d54:	fffff426 			; <UNDEFINED> instruction: 0xfffff426
 d58:	fffff410 			; <UNDEFINED> instruction: 0xfffff410
 d5c:	fffff3fe 			; <UNDEFINED> instruction: 0xfffff3fe
 d60:	fffff94e 			; <UNDEFINED> instruction: 0xfffff94e
 d64:	fffff971 			; <UNDEFINED> instruction: 0xfffff971

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <ext_set_amplitude+0x10d00cc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000182 	andeq	r0, r0, r2, lsl #3
   4:	00470003 	subeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	2f636367 	svccs	0x00636367
  34:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  38:	612f6769 			; <UNDEFINED> instruction: 0x612f6769
  3c:	00006d72 	andeq	r6, r0, r2, ror sp
  40:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  44:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  48:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	02050000 	andeq	r0, r5, #0
  54:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	0100cc03 	tsteq	r0, r3, lsl #24
  5c:	2736332f 	ldrcs	r3, [r6, -pc, lsr #6]!
  60:	212f2f2f 			; <UNDEFINED> instruction: 0x212f2f2f
  64:	2f2f212f 	svccs	0x002f212f
  68:	2f322f2f 	svccs	0x00322f2f
  6c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
  70:	2f2f2f21 	svccs	0x002f2f21
  74:	21332f2f 	teqcs	r3, pc, lsr #30
  78:	2f2f2321 	svccs	0x002f2321
  7c:	21222f2f 			; <UNDEFINED> instruction: 0x21222f2f
  80:	2f2f2f34 	svccs	0x002f2f34
  84:	2f362122 	svccs	0x00362122
  88:	312e0903 			; <UNDEFINED> instruction: 0x312e0903
  8c:	3d2f212f 	stfccs	f2, [pc, #-188]!	; ffffffd8 <ext_set_amplitude+0xfffff380>
  90:	213d3d2f 	teqcs	sp, pc, lsr #26
  94:	2f212f2f 	svccs	0x00212f2f
  98:	323d2f21 	eorscc	r2, sp, #33, 30	; 0x84
  9c:	2f2f222f 	svccs	0x002f222f
  a0:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  a4:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
  a8:	312f2f21 			; <UNDEFINED> instruction: 0x312f2f21
  ac:	2f352f2f 	svccs	0x00352f2f
  b0:	2f2f2f21 	svccs	0x002f2f21
  b4:	212f242f 			; <UNDEFINED> instruction: 0x212f242f
  b8:	2f21212f 	svccs	0x0021212f
  bc:	2f201d03 	svccs	0x00201d03
  c0:	2f212121 	svccs	0x00212121
  c4:	2f332121 	svccs	0x00332121
  c8:	2f242121 	svccs	0x00242121
  cc:	242f2f2f 	strtcs	r2, [pc], #-3887	; d4 <playback_thread_data>
  d0:	302f212f 	eorcc	r2, pc, pc, lsr #2
  d4:	272f212f 	strcs	r2, [pc, -pc, lsr #2]!
  d8:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  dc:	21212f24 			; <UNDEFINED> instruction: 0x21212f24
  e0:	2f2f2321 	svccs	0x002f2321
  e4:	244b4b2f 	strbcs	r4, [fp], #-2863	; 0xfffff4d1
  e8:	4b2f2f2f 	blmi	bcbdac <ext_set_amplitude+0xbcb154>
  ec:	212f2421 			; <UNDEFINED> instruction: 0x212f2421
  f0:	212f2f25 			; <UNDEFINED> instruction: 0x212f2f25
  f4:	2421212f 	strtcs	r2, [r1], #-303	; 0xfffffed1
  f8:	222f212f 	eorcs	r2, pc, #-1073741813	; 0xc000000b
  fc:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
 100:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 104:	21213122 			; <UNDEFINED> instruction: 0x21213122
 108:	212f2321 			; <UNDEFINED> instruction: 0x212f2321
 10c:	2f212121 	svccs	0x00212121
 110:	2f212f21 	svccs	0x00212f21
 114:	2f2f3221 	svccs	0x002f3221
 118:	2009032f 	andcs	r0, r9, pc, lsr #6
 11c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 120:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 124:	2f2f212f 	svccs	0x002f212f
 128:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
 12c:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 130:	322f2f26 	eorcc	r2, pc, #38, 30	; 0x98
 134:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
 138:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 13c:	2f2f2f26 	svccs	0x002f2f26
 140:	032f2421 			; <UNDEFINED> instruction: 0x032f2421
 144:	2f212e0a 	svccs	0x00212e0a
 148:	2f212f2f 	svccs	0x00212f2f
 14c:	2f222f2f 	svccs	0x00222f2f
 150:	212f2221 			; <UNDEFINED> instruction: 0x212f2221
 154:	2f26232f 	svccs	0x0026232f
 158:	0b032f2f 	bleq	cbe1c <ext_set_amplitude+0xcb1c4>
 15c:	22212f2e 	eorcs	r2, r1, #46, 30	; 0xb8
 160:	09032f26 	stmdbeq	r3, {r1, r2, r5, r8, r9, sl, fp, sp}
 164:	22212f20 	eorcs	r2, r1, #32, 30	; 0x80
 168:	21222f26 			; <UNDEFINED> instruction: 0x21222f26
 16c:	09032f34 	stmdbeq	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
 170:	2f312f2e 	svccs	0x00312f2e
 174:	2f21212f 	svccs	0x0021212f
 178:	2f302121 	svccs	0x00302121
 17c:	2f4b2f2f 	svccs	0x004b2f2f
 180:	00010221 	andeq	r0, r1, r1, lsr #4
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  14:	00000466 	andeq	r0, r0, r6, ror #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000031 	andeq	r0, r0, r1, lsr r0
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <ext_set_amplitude+0x37ffbc>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  14:	00000376 	andeq	r0, r0, r6, ror r3
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
   4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
   8:	2f2e2e2f 	svccs	0x002e2e2f
   c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  10:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  14:	63636762 	cmnvs	r3, #25690112	; 0x1880000
  18:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  1c:	2f676966 	svccs	0x00676966
  20:	2f6d7261 	svccs	0x006d7261
  24:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  28:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  2c:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  30:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  34:	2f646c69 	svccs	0x00646c69
  38:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  44:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  48:	59682d69 	stmdbpl	r8!, {r0, r3, r5, r6, r8, sl, fp, sp}^
  4c:	344b6766 	strbcc	r6, [fp], #-1894	; 0xfffff89a
  50:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  54:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  58:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  5c:	61652d65 	cmnvs	r5, r5, ror #26
  60:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  64:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  68:	31323032 	teqcc	r2, r2, lsr r0
  6c:	2f37302e 	svccs	0x0037302e
  70:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  74:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  78:	6f6e2d6d 	svcvs	0x006e2d6d
  7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  80:	2f696261 	svccs	0x00696261
  84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  88:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  8c:	2b6d2d65 	blcs	1b4b628 <ext_set_amplitude+0x1b4a9d0>
  90:	682f7066 	stmdavs	pc!, {r1, r2, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
  94:	2f647261 	svccs	0x00647261
  98:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
  9c:	47006363 	strmi	r6, [r0, -r3, ror #6]
  a0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  a4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  1c:	00000282 	andeq	r0, r0, r2, lsl #5
  20:	0c0e470a 	stceq	7, cr4, [lr], {10}
  24:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  28:	3a03018e 	bcc	c0668 <ext_set_amplitude+0xbfa10>
  2c:	00000b01 	andeq	r0, r0, r1, lsl #22
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000374 	andeq	r0, r0, r4, ror r3
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	0c0e460a 	stceq	6, cr4, [lr], {10}
  44:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  48:	0b49018e 	bleq	1240688 <ext_set_amplitude+0x123fa30>
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000394 	muleq	r0, r4, r3
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	0c0e460a 	stceq	6, cr4, [lr], {10}
  60:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  64:	0b4b018e 	bleq	12c06a4 <ext_set_amplitude+0x12bfa4c>
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
  7c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  80:	0b47018e 	bleq	11c06c0 <ext_set_amplitude+0x11bfa68>
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	000003fc 	strdeq	r0, [r0], -ip
  90:	0000006a 	andeq	r0, r0, sl, rrx
  94:	0e450a0a 	vmlaeq.f32	s1, s10, s20
  98:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
  9c:	43018e02 	movwmi	r8, #7682	; 0x1e02
  a0:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
  a4:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  a8:	0b68018e 	bleq	1a006e8 <ext_set_amplitude+0x19ffa90>
