transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd}
vcom -93 -work work {C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd}

