/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SS__0__MASK, 0x10
.set SS__0__PC, CYREG_PRT3_PC4
.set SS__0__PORT, 3
.set SS__0__SHIFT, 4
.set SS__AG, CYREG_PRT3_AG
.set SS__AMUX, CYREG_PRT3_AMUX
.set SS__BIE, CYREG_PRT3_BIE
.set SS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SS__BYP, CYREG_PRT3_BYP
.set SS__CTL, CYREG_PRT3_CTL
.set SS__DM0, CYREG_PRT3_DM0
.set SS__DM1, CYREG_PRT3_DM1
.set SS__DM2, CYREG_PRT3_DM2
.set SS__DR, CYREG_PRT3_DR
.set SS__INP_DIS, CYREG_PRT3_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT3_LCD_EN
.set SS__MASK, 0x10
.set SS__PORT, 3
.set SS__PRT, CYREG_PRT3_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SS__PS, CYREG_PRT3_PS
.set SS__SHIFT, 4
.set SS__SLW, CYREG_PRT3_SLW

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set MISO__0__MASK, 0x02
.set MISO__0__PC, CYREG_PRT3_PC1
.set MISO__0__PORT, 3
.set MISO__0__SHIFT, 1
.set MISO__AG, CYREG_PRT3_AG
.set MISO__AMUX, CYREG_PRT3_AMUX
.set MISO__BIE, CYREG_PRT3_BIE
.set MISO__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MISO__BYP, CYREG_PRT3_BYP
.set MISO__CTL, CYREG_PRT3_CTL
.set MISO__DM0, CYREG_PRT3_DM0
.set MISO__DM1, CYREG_PRT3_DM1
.set MISO__DM2, CYREG_PRT3_DM2
.set MISO__DR, CYREG_PRT3_DR
.set MISO__INP_DIS, CYREG_PRT3_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT3_LCD_EN
.set MISO__MASK, 0x02
.set MISO__PORT, 3
.set MISO__PRT, CYREG_PRT3_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MISO__PS, CYREG_PRT3_PS
.set MISO__SHIFT, 1
.set MISO__SLW, CYREG_PRT3_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set MOSI__0__MASK, 0x08
.set MOSI__0__PC, CYREG_PRT3_PC3
.set MOSI__0__PORT, 3
.set MOSI__0__SHIFT, 3
.set MOSI__AG, CYREG_PRT3_AG
.set MOSI__AMUX, CYREG_PRT3_AMUX
.set MOSI__BIE, CYREG_PRT3_BIE
.set MOSI__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MOSI__BYP, CYREG_PRT3_BYP
.set MOSI__CTL, CYREG_PRT3_CTL
.set MOSI__DM0, CYREG_PRT3_DM0
.set MOSI__DM1, CYREG_PRT3_DM1
.set MOSI__DM2, CYREG_PRT3_DM2
.set MOSI__DR, CYREG_PRT3_DR
.set MOSI__INP_DIS, CYREG_PRT3_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT3_LCD_EN
.set MOSI__MASK, 0x08
.set MOSI__PORT, 3
.set MOSI__PRT, CYREG_PRT3_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MOSI__PS, CYREG_PRT3_PS
.set MOSI__SHIFT, 3
.set MOSI__SLW, CYREG_PRT3_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* SCLK */
.set SCLK__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set SCLK__0__MASK, 0x01
.set SCLK__0__PC, CYREG_PRT3_PC0
.set SCLK__0__PORT, 3
.set SCLK__0__SHIFT, 0
.set SCLK__AG, CYREG_PRT3_AG
.set SCLK__AMUX, CYREG_PRT3_AMUX
.set SCLK__BIE, CYREG_PRT3_BIE
.set SCLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLK__BYP, CYREG_PRT3_BYP
.set SCLK__CTL, CYREG_PRT3_CTL
.set SCLK__DM0, CYREG_PRT3_DM0
.set SCLK__DM1, CYREG_PRT3_DM1
.set SCLK__DM2, CYREG_PRT3_DM2
.set SCLK__DR, CYREG_PRT3_DR
.set SCLK__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLK__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLK__MASK, 0x01
.set SCLK__PORT, 3
.set SCLK__PRT, CYREG_PRT3_PRT
.set SCLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLK__PS, CYREG_PRT3_PS
.set SCLK__SHIFT, 0
.set SCLK__SLW, CYREG_PRT3_SLW

/* SPIS */
.set SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_BSPIS_RxStsReg__3__POS, 3
.set SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_BSPIS_RxStsReg__4__POS, 4
.set SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_BSPIS_RxStsReg__5__POS, 5
.set SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_RxStsReg__6__POS, 6
.set SPIS_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIS_BSPIS_RxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIS_BSPIS_RxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set SPIS_BSPIS_RxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set SPIS_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB15_A0
.set SPIS_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB15_A1
.set SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set SPIS_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB15_D0
.set SPIS_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB15_D1
.set SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set SPIS_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB15_F0
.set SPIS_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB15_F1
.set SPIS_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_BSPIS_TxStsReg__0__POS, 0
.set SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_BSPIS_TxStsReg__1__POS, 1
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_BSPIS_TxStsReg__2__POS, 2
.set SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_TxStsReg__6__POS, 6
.set SPIS_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set SPIS_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIS_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIS_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_IntClock__INDEX, 0x03
.set SPIS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_IntClock__PM_ACT_MSK, 0x08
.set SPIS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_IntClock__PM_STBY_MSK, 0x08
.set SPIS_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_RxInternalInterrupt__INTC_MASK, 0x01
.set SPIS_RxInternalInterrupt__INTC_NUMBER, 0
.set SPIS_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SPIS_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 3
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Pin_2__0__MASK, 0x10
.set Pin_2__0__PC, CYREG_IO_PC_PRT15_PC4
.set Pin_2__0__PORT, 15
.set Pin_2__0__SHIFT, 4
.set Pin_2__AG, CYREG_PRT15_AG
.set Pin_2__AMUX, CYREG_PRT15_AMUX
.set Pin_2__BIE, CYREG_PRT15_BIE
.set Pin_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_2__BYP, CYREG_PRT15_BYP
.set Pin_2__CTL, CYREG_PRT15_CTL
.set Pin_2__DM0, CYREG_PRT15_DM0
.set Pin_2__DM1, CYREG_PRT15_DM1
.set Pin_2__DM2, CYREG_PRT15_DM2
.set Pin_2__DR, CYREG_PRT15_DR
.set Pin_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_2__MASK, 0x10
.set Pin_2__PORT, 15
.set Pin_2__PRT, CYREG_PRT15_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_2__PS, CYREG_PRT15_PS
.set Pin_2__SHIFT, 4
.set Pin_2__SLW, CYREG_PRT15_SLW

/* ADC_p1 */
.set ADC_p1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_p1__0__MASK, 0x04
.set ADC_p1__0__PC, CYREG_PRT0_PC2
.set ADC_p1__0__PORT, 0
.set ADC_p1__0__SHIFT, 2
.set ADC_p1__AG, CYREG_PRT0_AG
.set ADC_p1__AMUX, CYREG_PRT0_AMUX
.set ADC_p1__BIE, CYREG_PRT0_BIE
.set ADC_p1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_p1__BYP, CYREG_PRT0_BYP
.set ADC_p1__CTL, CYREG_PRT0_CTL
.set ADC_p1__DM0, CYREG_PRT0_DM0
.set ADC_p1__DM1, CYREG_PRT0_DM1
.set ADC_p1__DM2, CYREG_PRT0_DM2
.set ADC_p1__DR, CYREG_PRT0_DR
.set ADC_p1__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_p1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_p1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_p1__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_p1__MASK, 0x04
.set ADC_p1__PORT, 0
.set ADC_p1__PRT, CYREG_PRT0_PRT
.set ADC_p1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_p1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_p1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_p1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_p1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_p1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_p1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_p1__PS, CYREG_PRT0_PS
.set ADC_p1__SHIFT, 2
.set ADC_p1__SLW, CYREG_PRT0_SLW

/* ADC_p2 */
.set ADC_p2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set ADC_p2__0__MASK, 0x80
.set ADC_p2__0__PC, CYREG_PRT0_PC7
.set ADC_p2__0__PORT, 0
.set ADC_p2__0__SHIFT, 7
.set ADC_p2__AG, CYREG_PRT0_AG
.set ADC_p2__AMUX, CYREG_PRT0_AMUX
.set ADC_p2__BIE, CYREG_PRT0_BIE
.set ADC_p2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_p2__BYP, CYREG_PRT0_BYP
.set ADC_p2__CTL, CYREG_PRT0_CTL
.set ADC_p2__DM0, CYREG_PRT0_DM0
.set ADC_p2__DM1, CYREG_PRT0_DM1
.set ADC_p2__DM2, CYREG_PRT0_DM2
.set ADC_p2__DR, CYREG_PRT0_DR
.set ADC_p2__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_p2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_p2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_p2__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_p2__MASK, 0x80
.set ADC_p2__PORT, 0
.set ADC_p2__PRT, CYREG_PRT0_PRT
.set ADC_p2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_p2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_p2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_p2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_p2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_p2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_p2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_p2__PS, CYREG_PRT0_PS
.set ADC_p2__SHIFT, 7
.set ADC_p2__SLW, CYREG_PRT0_SLW

/* SPIM_1 */
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SPIM_1_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SPIM_1_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SPIM_1_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SPIM_1_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB05_A0
.set SPIM_1_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB05_A1
.set SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB05_D0
.set SPIM_1_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB05_D1
.set SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set SPIM_1_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB05_F0
.set SPIM_1_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB05_F1
.set SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set SPIM_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPIM_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPIM_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPIM_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_1_IntClock__INDEX, 0x01
.set SPIM_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_1_IntClock__PM_ACT_MSK, 0x02
.set SPIM_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_1_IntClock__PM_STBY_MSK, 0x02

/* Timer1 */
.set Timer1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Timer1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set Timer1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set Timer1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set Timer1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Timer1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Timer1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Timer1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Timer1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Timer1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Timer1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Timer1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Timer1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Timer1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Timer1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Timer1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Timer1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Timer1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Timer1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Timer1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Timer1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Timer1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Timer1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Timer1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Timer1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Timer1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Timer1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Timer1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Timer1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Timer1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Timer1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Timer1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Timer1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Timer1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Timer1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Timer1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Timer1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Timer1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Timer2 */
.set Timer2_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer2_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Timer2_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer2_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer2_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer2_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer2_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer2_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Timer2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Timer2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer2_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer2_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer2_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer2_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer2_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer2_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer2_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer2_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer2_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer2_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer2_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer2_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer2_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer2_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer2_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer2_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer2_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer2_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Timer2_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Timer2_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* Timer3 */
.set Timer3_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer3_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Timer3_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer3_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer3_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer3_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer3_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer3_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Timer3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer3_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Timer3_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer3_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer3_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer3_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer3_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer3_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer3_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer3_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer3_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Timer3_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Timer3_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer3_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Timer3_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Timer3_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer3_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer3_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Timer3_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Timer3_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Timer3_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Timer3_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Timer3_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Timer3_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer3_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Timer3_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Timer3_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Timer3_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Timer3_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Timer3_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Timer3_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Timer3_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Timer3_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer3_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Timer3_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Timer3_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* Timer4 */
.set Timer4_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer4_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer4_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer4_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Timer4_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer4_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer4_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer4_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer4_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer4_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Timer4_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer4_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer4_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Timer4_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer4_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer4_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer4_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer4_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer4_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer4_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer4_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer4_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Timer4_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Timer4_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer4_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Timer4_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Timer4_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer4_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer4_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Timer4_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Timer4_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer4_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer4_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Timer4_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Timer4_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Timer4_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Timer4_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer4_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Timer4_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Timer4_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Timer4_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Timer4_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Timer4_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Timer4_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Timer4_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Timer4_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer4_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Timer4_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Timer4_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB07_F1

/* Timer5 */
.set Timer5_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer5_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer5_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer5_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer5_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer5_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer5_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer5_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Timer5_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer5_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Timer5_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Timer5_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Timer5_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Timer5_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Timer5_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Timer5_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Timer5_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Timer5_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Timer5_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Timer5_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Timer5_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Timer5_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Timer5_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Timer5_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Timer5_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Timer5_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Timer5_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Timer5_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Timer5_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Timer5_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Timer5_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Timer5_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Timer5_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Timer5_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Timer5_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer5_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Timer5_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Timer5_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB11_F1

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* rx_isr */
.set rx_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rx_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rx_isr__INTC_MASK, 0x400
.set rx_isr__INTC_NUMBER, 10
.set rx_isr__INTC_PRIOR_NUM, 7
.set rx_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set rx_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rx_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LEDdata */
.set LEDdata__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LEDdata__0__MASK, 0x20
.set LEDdata__0__PC, CYREG_PRT0_PC5
.set LEDdata__0__PORT, 0
.set LEDdata__0__SHIFT, 5
.set LEDdata__AG, CYREG_PRT0_AG
.set LEDdata__AMUX, CYREG_PRT0_AMUX
.set LEDdata__BIE, CYREG_PRT0_BIE
.set LEDdata__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LEDdata__BYP, CYREG_PRT0_BYP
.set LEDdata__CTL, CYREG_PRT0_CTL
.set LEDdata__DM0, CYREG_PRT0_DM0
.set LEDdata__DM1, CYREG_PRT0_DM1
.set LEDdata__DM2, CYREG_PRT0_DM2
.set LEDdata__DR, CYREG_PRT0_DR
.set LEDdata__INP_DIS, CYREG_PRT0_INP_DIS
.set LEDdata__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LEDdata__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LEDdata__LCD_EN, CYREG_PRT0_LCD_EN
.set LEDdata__MASK, 0x20
.set LEDdata__PORT, 0
.set LEDdata__PRT, CYREG_PRT0_PRT
.set LEDdata__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LEDdata__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LEDdata__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LEDdata__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LEDdata__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LEDdata__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LEDdata__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LEDdata__PS, CYREG_PRT0_PS
.set LEDdata__SHIFT, 5
.set LEDdata__SLW, CYREG_PRT0_SLW

/* SCL_pin */
.set SCL_pin__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_pin__0__MASK, 0x10
.set SCL_pin__0__PC, CYREG_PRT12_PC4
.set SCL_pin__0__PORT, 12
.set SCL_pin__0__SHIFT, 4
.set SCL_pin__AG, CYREG_PRT12_AG
.set SCL_pin__BIE, CYREG_PRT12_BIE
.set SCL_pin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_pin__BYP, CYREG_PRT12_BYP
.set SCL_pin__DM0, CYREG_PRT12_DM0
.set SCL_pin__DM1, CYREG_PRT12_DM1
.set SCL_pin__DM2, CYREG_PRT12_DM2
.set SCL_pin__DR, CYREG_PRT12_DR
.set SCL_pin__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_pin__MASK, 0x10
.set SCL_pin__PORT, 12
.set SCL_pin__PRT, CYREG_PRT12_PRT
.set SCL_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_pin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_pin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_pin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_pin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_pin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_pin__PS, CYREG_PRT12_PS
.set SCL_pin__SHIFT, 4
.set SCL_pin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_pin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_pin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_pin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_pin__SLW, CYREG_PRT12_SLW

/* SDA_pin */
.set SDA_pin__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_pin__0__MASK, 0x20
.set SDA_pin__0__PC, CYREG_PRT12_PC5
.set SDA_pin__0__PORT, 12
.set SDA_pin__0__SHIFT, 5
.set SDA_pin__AG, CYREG_PRT12_AG
.set SDA_pin__BIE, CYREG_PRT12_BIE
.set SDA_pin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_pin__BYP, CYREG_PRT12_BYP
.set SDA_pin__DM0, CYREG_PRT12_DM0
.set SDA_pin__DM1, CYREG_PRT12_DM1
.set SDA_pin__DM2, CYREG_PRT12_DM2
.set SDA_pin__DR, CYREG_PRT12_DR
.set SDA_pin__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_pin__MASK, 0x20
.set SDA_pin__PORT, 12
.set SDA_pin__PRT, CYREG_PRT12_PRT
.set SDA_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_pin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_pin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_pin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_pin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_pin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_pin__PS, CYREG_PRT12_PS
.set SDA_pin__SHIFT, 5
.set SDA_pin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_pin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_pin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_pin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_pin__SLW, CYREG_PRT12_SLW

/* SPI_int */
.set SPI_int__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SPI_int__0__MASK, 0x20
.set SPI_int__0__PC, CYREG_PRT3_PC5
.set SPI_int__0__PORT, 3
.set SPI_int__0__SHIFT, 5
.set SPI_int__AG, CYREG_PRT3_AG
.set SPI_int__AMUX, CYREG_PRT3_AMUX
.set SPI_int__BIE, CYREG_PRT3_BIE
.set SPI_int__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SPI_int__BYP, CYREG_PRT3_BYP
.set SPI_int__CTL, CYREG_PRT3_CTL
.set SPI_int__DM0, CYREG_PRT3_DM0
.set SPI_int__DM1, CYREG_PRT3_DM1
.set SPI_int__DM2, CYREG_PRT3_DM2
.set SPI_int__DR, CYREG_PRT3_DR
.set SPI_int__INP_DIS, CYREG_PRT3_INP_DIS
.set SPI_int__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SPI_int__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SPI_int__LCD_EN, CYREG_PRT3_LCD_EN
.set SPI_int__MASK, 0x20
.set SPI_int__PORT, 3
.set SPI_int__PRT, CYREG_PRT3_PRT
.set SPI_int__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SPI_int__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SPI_int__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SPI_int__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SPI_int__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SPI_int__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SPI_int__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SPI_int__PS, CYREG_PRT3_PS
.set SPI_int__SHIFT, 5
.set SPI_int__SLW, CYREG_PRT3_SLW

/* LEDdata2 */
.set LEDdata2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LEDdata2__0__MASK, 0x40
.set LEDdata2__0__PC, CYREG_PRT0_PC6
.set LEDdata2__0__PORT, 0
.set LEDdata2__0__SHIFT, 6
.set LEDdata2__AG, CYREG_PRT0_AG
.set LEDdata2__AMUX, CYREG_PRT0_AMUX
.set LEDdata2__BIE, CYREG_PRT0_BIE
.set LEDdata2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LEDdata2__BYP, CYREG_PRT0_BYP
.set LEDdata2__CTL, CYREG_PRT0_CTL
.set LEDdata2__DM0, CYREG_PRT0_DM0
.set LEDdata2__DM1, CYREG_PRT0_DM1
.set LEDdata2__DM2, CYREG_PRT0_DM2
.set LEDdata2__DR, CYREG_PRT0_DR
.set LEDdata2__INP_DIS, CYREG_PRT0_INP_DIS
.set LEDdata2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LEDdata2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LEDdata2__LCD_EN, CYREG_PRT0_LCD_EN
.set LEDdata2__MASK, 0x40
.set LEDdata2__PORT, 0
.set LEDdata2__PRT, CYREG_PRT0_PRT
.set LEDdata2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LEDdata2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LEDdata2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LEDdata2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LEDdata2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LEDdata2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LEDdata2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LEDdata2__PS, CYREG_PRT0_PS
.set LEDdata2__SHIFT, 6
.set LEDdata2__SLW, CYREG_PRT0_SLW

/* Timer_LCD */
.set Timer_LCD_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_LCD_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_LCD_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_LCD_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Timer_LCD_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_LCD_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_LCD_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_LCD_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_LCD_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_LCD_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Timer_LCD_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_LCD_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_LCD_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_LCD_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_LCD_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_LCD_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_LCD_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Timer_LCD_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_LCD_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* isr_delay */
.set isr_delay__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_delay__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_delay__INTC_MASK, 0x40
.set isr_delay__INTC_NUMBER, 6
.set isr_delay__INTC_PRIOR_NUM, 5
.set isr_delay__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_delay__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_delay__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer__INTC_MASK, 0x100
.set isr_timer__INTC_NUMBER, 8
.set isr_timer__INTC_PRIOR_NUM, 0
.set isr_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_button */
.set isr_button__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_button__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_button__INTC_MASK, 0x20
.set isr_button__INTC_NUMBER, 5
.set isr_button__INTC_PRIOR_NUM, 7
.set isr_button__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_button__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_button__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIMOutCtrl */
.set SPIMOutCtrl_Sync_ctrl_reg__0__MASK, 0x01
.set SPIMOutCtrl_Sync_ctrl_reg__0__POS, 0
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SPIMOutCtrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SPIMOutCtrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIMOutCtrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SPIMOutCtrl_Sync_ctrl_reg__MASK, 0x01
.set SPIMOutCtrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIMOutCtrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIMOutCtrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* isr_uart_rx */
.set isr_uart_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_uart_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_uart_rx__INTC_MASK, 0x200
.set isr_uart_rx__INTC_NUMBER, 9
.set isr_uart_rx__INTC_PRIOR_NUM, 7
.set isr_uart_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_uart_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_uart_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1 */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* Timer_Stopur */
.set Timer_Stopur_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Stopur_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Stopur_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Timer_Stopur_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Timer_Stopur_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Stopur_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Stopur_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Stopur_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Stopur_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_Stopur_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set Timer_Stopur_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_Stopur_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_Stopur_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Timer_Stopur_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set Timer_Stopur_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set Timer_Stopur_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_Stopur_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_Stopur_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_Stopur_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* isr_BlinkLED */
.set isr_BlinkLED__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_BlinkLED__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_BlinkLED__INTC_MASK, 0x02
.set isr_BlinkLED__INTC_NUMBER, 1
.set isr_BlinkLED__INTC_PRIOR_NUM, 7
.set isr_BlinkLED__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_BlinkLED__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_BlinkLED__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_LED_ring */
.set isr_LED_ring__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_LED_ring__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_LED_ring__INTC_MASK, 0x10
.set isr_LED_ring__INTC_NUMBER, 4
.set isr_LED_ring__INTC_PRIOR_NUM, 7
.set isr_LED_ring__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_LED_ring__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_LED_ring__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_LED_pulse */
.set isr_LED_pulse__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_LED_pulse__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_LED_pulse__INTC_MASK, 0x04
.set isr_LED_pulse__INTC_NUMBER, 2
.set isr_LED_pulse__INTC_PRIOR_NUM, 7
.set isr_LED_pulse__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_LED_pulse__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_LED_pulse__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock_1 */
.set timer_clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set timer_clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set timer_clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set timer_clock_1__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_1__INDEX, 0x04
.set timer_clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_1__PM_ACT_MSK, 0x10
.set timer_clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_1__PM_STBY_MSK, 0x10

/* isr_LED_refreshrate */
.set isr_LED_refreshrate__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_LED_refreshrate__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_LED_refreshrate__INTC_MASK, 0x08
.set isr_LED_refreshrate__INTC_NUMBER, 3
.set isr_LED_refreshrate__INTC_PRIOR_NUM, 7
.set isr_LED_refreshrate__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_LED_refreshrate__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_LED_refreshrate__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_refreshrate_LCD */
.set isr_refreshrate_LCD__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_refreshrate_LCD__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_refreshrate_LCD__INTC_MASK, 0x80
.set isr_refreshrate_LCD__INTC_NUMBER, 7
.set isr_refreshrate_LCD__INTC_PRIOR_NUM, 2
.set isr_refreshrate_LCD__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_refreshrate_LCD__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_refreshrate_LCD__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000087FF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
