read_sverilog ./rtl_src/clock.sv
compile
link
report_timing
report_cell
report_reference -nosplit -hierarchy
report_area
write -format verilog -hierarchy -output ./rtl_src/clock.gate.v
quit
