INFO: [VRFC 10-2263] Analyzing Verilog file "C:/.uni/e739/project_3/project_3.sim/sim_1/synth/timing/xsim/SMALL_FIR_FILTER_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_TEST
INFO: [VRFC 10-311] analyzing module SMALL_FIR_FILTER
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
