
PWM_Drawer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001794  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  00800060  00001794  00001828  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  008000a8  008000a8  00001870  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001870  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000018a0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a0  00000000  00000000  000018dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023f2  00000000  00000000  00001a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c60  00000000  00000000  00003e6e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000117e  00000000  00000000  00004ace  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000440  00000000  00000000  00005c4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c20  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000015a6  00000000  00000000  00006cac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00008252  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__ctors_end>
       4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
       8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
       c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      10:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      14:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      18:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      1c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      20:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      24:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      28:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      2c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      30:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      34:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      38:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      3c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      40:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      44:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      48:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      4c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      50:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      54:	45 04       	cpc	r4, r5
      56:	c8 04       	cpc	r12, r8
      58:	c8 04       	cpc	r12, r8
      5a:	c8 04       	cpc	r12, r8
      5c:	c8 04       	cpc	r12, r8
      5e:	24 04       	cpc	r2, r4
      60:	c8 04       	cpc	r12, r8
      62:	c8 04       	cpc	r12, r8
      64:	c8 04       	cpc	r12, r8
      66:	c8 04       	cpc	r12, r8
      68:	c8 04       	cpc	r12, r8
      6a:	c8 04       	cpc	r12, r8
      6c:	c8 04       	cpc	r12, r8
      6e:	50 04       	cpc	r5, r0
      70:	3a 04       	cpc	r3, r10
      72:	c8 04       	cpc	r12, r8
      74:	5b 04       	cpc	r5, r11
      76:	66 04       	cpc	r6, r6
      78:	71 04       	cpc	r7, r1
      7a:	7c 04       	cpc	r7, r12
      7c:	87 04       	cpc	r8, r7
      7e:	92 04       	cpc	r9, r2
      80:	9d 04       	cpc	r9, r13
      82:	a8 04       	cpc	r10, r8
      84:	b3 04       	cpc	r11, r3
      86:	be 04       	cpc	r11, r14
      88:	c8 04       	cpc	r12, r8
      8a:	c8 04       	cpc	r12, r8
      8c:	c8 04       	cpc	r12, r8
      8e:	2f 04       	cpc	r2, r15
      90:	c8 04       	cpc	r12, r8
      92:	c8 04       	cpc	r12, r8
      94:	c8 04       	cpc	r12, r8
      96:	06 03       	mulsu	r16, r22
      98:	11 03       	mulsu	r17, r17
      9a:	1c 03       	fmul	r17, r20
      9c:	27 03       	mulsu	r18, r23
      9e:	32 03       	mulsu	r19, r18
      a0:	3d 03       	fmul	r19, r21
      a2:	48 03       	fmul	r20, r16
      a4:	53 03       	mulsu	r21, r19
      a6:	5e 03       	fmul	r21, r22
      a8:	69 03       	fmul	r22, r17
      aa:	74 03       	mulsu	r23, r20
      ac:	7f 03       	fmul	r23, r23
      ae:	8a 03       	fmulsu	r16, r18
      b0:	95 03       	fmuls	r17, r21
      b2:	a0 03       	fmuls	r18, r16
      b4:	ab 03       	fmulsu	r18, r19
      b6:	b6 03       	fmuls	r19, r22
      b8:	c1 03       	fmuls	r20, r17
      ba:	cc 03       	fmulsu	r20, r20
      bc:	d7 03       	fmuls	r21, r23
      be:	e2 03       	fmuls	r22, r18
      c0:	ed 03       	fmulsu	r22, r21
      c2:	f8 03       	fmulsu	r23, r16
      c4:	03 04       	cpc	r0, r3
      c6:	0e 04       	cpc	r0, r14
      c8:	19 04       	cpc	r1, r9
      ca:	c8 04       	cpc	r12, r8
      cc:	c8 04       	cpc	r12, r8
      ce:	c8 04       	cpc	r12, r8
      d0:	c8 04       	cpc	r12, r8
      d2:	c8 04       	cpc	r12, r8
      d4:	c8 04       	cpc	r12, r8
      d6:	06 03       	mulsu	r16, r22
      d8:	11 03       	mulsu	r17, r17
      da:	1c 03       	fmul	r17, r20
      dc:	27 03       	mulsu	r18, r23
      de:	32 03       	mulsu	r19, r18
      e0:	3d 03       	fmul	r19, r21
      e2:	48 03       	fmul	r20, r16
      e4:	53 03       	mulsu	r21, r19
      e6:	5e 03       	fmul	r21, r22
      e8:	69 03       	fmul	r22, r17
      ea:	74 03       	mulsu	r23, r20
      ec:	7f 03       	fmul	r23, r23
      ee:	8a 03       	fmulsu	r16, r18
      f0:	95 03       	fmuls	r17, r21
      f2:	a0 03       	fmuls	r18, r16
      f4:	ab 03       	fmulsu	r18, r19
      f6:	b6 03       	fmuls	r19, r22
      f8:	c1 03       	fmuls	r20, r17
      fa:	cc 03       	fmulsu	r20, r20
      fc:	d7 03       	fmuls	r21, r23
      fe:	e2 03       	fmuls	r22, r18
     100:	ed 03       	fmulsu	r22, r21
     102:	f8 03       	fmulsu	r23, r16
     104:	03 04       	cpc	r0, r3
     106:	0e 04       	cpc	r0, r14
     108:	19 04       	cpc	r1, r9
     10a:	d9 08       	sbc	r13, r9
     10c:	d9 08       	sbc	r13, r9
     10e:	dd 08       	sbc	r13, r13
     110:	e1 08       	sbc	r14, r1
     112:	e5 08       	sbc	r14, r5
     114:	e9 08       	sbc	r14, r9
     116:	ed 08       	sbc	r14, r13
     118:	ed 08       	sbc	r14, r13

0000011a <__ctors_end>:
     11a:	11 24       	eor	r1, r1
     11c:	1f be       	out	0x3f, r1	; 63
     11e:	cf e5       	ldi	r28, 0x5F	; 95
     120:	d8 e0       	ldi	r29, 0x08	; 8
     122:	de bf       	out	0x3e, r29	; 62
     124:	cd bf       	out	0x3d, r28	; 61

00000126 <__do_copy_data>:
     126:	10 e0       	ldi	r17, 0x00	; 0
     128:	a0 e6       	ldi	r26, 0x60	; 96
     12a:	b0 e0       	ldi	r27, 0x00	; 0
     12c:	e4 e9       	ldi	r30, 0x94	; 148
     12e:	f7 e1       	ldi	r31, 0x17	; 23
     130:	02 c0       	rjmp	.+4      	; 0x136 <__do_copy_data+0x10>
     132:	05 90       	lpm	r0, Z+
     134:	0d 92       	st	X+, r0
     136:	a8 3a       	cpi	r26, 0xA8	; 168
     138:	b1 07       	cpc	r27, r17
     13a:	d9 f7       	brne	.-10     	; 0x132 <__do_copy_data+0xc>

0000013c <__do_clear_bss>:
     13c:	20 e0       	ldi	r18, 0x00	; 0
     13e:	a8 ea       	ldi	r26, 0xA8	; 168
     140:	b0 e0       	ldi	r27, 0x00	; 0
     142:	01 c0       	rjmp	.+2      	; 0x146 <.do_clear_bss_start>

00000144 <.do_clear_bss_loop>:
     144:	1d 92       	st	X+, r1

00000146 <.do_clear_bss_start>:
     146:	ab 3a       	cpi	r26, 0xAB	; 171
     148:	b2 07       	cpc	r27, r18
     14a:	e1 f7       	brne	.-8      	; 0x144 <.do_clear_bss_loop>
     14c:	0e 94 b0 06 	call	0xd60	; 0xd60 <main>
     150:	0c 94 c8 0b 	jmp	0x1790	; 0x1790 <_exit>

00000154 <__bad_interrupt>:
     154:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000158 <DIO_setPinDirection>:
			case DIO_PORTC:
			SET_BIT(PORTC,PinId);
			break;
			
			case DIO_PORTD:
			SET_BIT(PORTD,PinId);
     158:	84 30       	cpi	r24, 0x04	; 4
     15a:	08 f0       	brcs	.+2      	; 0x15e <DIO_setPinDirection+0x6>
     15c:	72 c0       	rjmp	.+228    	; 0x242 <DIO_setPinDirection+0xea>
     15e:	68 30       	cpi	r22, 0x08	; 8
     160:	08 f0       	brcs	.+2      	; 0x164 <DIO_setPinDirection+0xc>
     162:	6f c0       	rjmp	.+222    	; 0x242 <DIO_setPinDirection+0xea>
     164:	42 30       	cpi	r20, 0x02	; 2
     166:	08 f0       	brcs	.+2      	; 0x16a <DIO_setPinDirection+0x12>
     168:	6c c0       	rjmp	.+216    	; 0x242 <DIO_setPinDirection+0xea>
     16a:	81 30       	cpi	r24, 0x01	; 1
     16c:	01 f1       	breq	.+64     	; 0x1ae <DIO_setPinDirection+0x56>
     16e:	30 f0       	brcs	.+12     	; 0x17c <DIO_setPinDirection+0x24>
     170:	82 30       	cpi	r24, 0x02	; 2
     172:	b1 f1       	breq	.+108    	; 0x1e0 <DIO_setPinDirection+0x88>
     174:	83 30       	cpi	r24, 0x03	; 3
     176:	09 f4       	brne	.+2      	; 0x17a <DIO_setPinDirection+0x22>
     178:	4c c0       	rjmp	.+152    	; 0x212 <DIO_setPinDirection+0xba>
     17a:	08 95       	ret
     17c:	41 30       	cpi	r20, 0x01	; 1
     17e:	59 f4       	brne	.+22     	; 0x196 <DIO_setPinDirection+0x3e>
     180:	2a b3       	in	r18, 0x1a	; 26
     182:	81 e0       	ldi	r24, 0x01	; 1
     184:	90 e0       	ldi	r25, 0x00	; 0
     186:	02 c0       	rjmp	.+4      	; 0x18c <DIO_setPinDirection+0x34>
     188:	88 0f       	add	r24, r24
     18a:	99 1f       	adc	r25, r25
     18c:	6a 95       	dec	r22
     18e:	e2 f7       	brpl	.-8      	; 0x188 <DIO_setPinDirection+0x30>
     190:	82 2b       	or	r24, r18
     192:	8a bb       	out	0x1a, r24	; 26
     194:	08 95       	ret
     196:	2a b3       	in	r18, 0x1a	; 26
     198:	81 e0       	ldi	r24, 0x01	; 1
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	02 c0       	rjmp	.+4      	; 0x1a2 <DIO_setPinDirection+0x4a>
     19e:	88 0f       	add	r24, r24
     1a0:	99 1f       	adc	r25, r25
     1a2:	6a 95       	dec	r22
     1a4:	e2 f7       	brpl	.-8      	; 0x19e <DIO_setPinDirection+0x46>
     1a6:	80 95       	com	r24
     1a8:	82 23       	and	r24, r18
     1aa:	8a bb       	out	0x1a, r24	; 26
     1ac:	08 95       	ret
     1ae:	41 30       	cpi	r20, 0x01	; 1
     1b0:	59 f4       	brne	.+22     	; 0x1c8 <DIO_setPinDirection+0x70>
     1b2:	27 b3       	in	r18, 0x17	; 23
     1b4:	81 e0       	ldi	r24, 0x01	; 1
     1b6:	90 e0       	ldi	r25, 0x00	; 0
     1b8:	02 c0       	rjmp	.+4      	; 0x1be <DIO_setPinDirection+0x66>
     1ba:	88 0f       	add	r24, r24
     1bc:	99 1f       	adc	r25, r25
     1be:	6a 95       	dec	r22
     1c0:	e2 f7       	brpl	.-8      	; 0x1ba <DIO_setPinDirection+0x62>
     1c2:	82 2b       	or	r24, r18
     1c4:	87 bb       	out	0x17, r24	; 23
     1c6:	08 95       	ret
     1c8:	27 b3       	in	r18, 0x17	; 23
     1ca:	81 e0       	ldi	r24, 0x01	; 1
     1cc:	90 e0       	ldi	r25, 0x00	; 0
     1ce:	02 c0       	rjmp	.+4      	; 0x1d4 <DIO_setPinDirection+0x7c>
     1d0:	88 0f       	add	r24, r24
     1d2:	99 1f       	adc	r25, r25
     1d4:	6a 95       	dec	r22
     1d6:	e2 f7       	brpl	.-8      	; 0x1d0 <DIO_setPinDirection+0x78>
     1d8:	80 95       	com	r24
     1da:	82 23       	and	r24, r18
     1dc:	87 bb       	out	0x17, r24	; 23
     1de:	08 95       	ret
     1e0:	41 30       	cpi	r20, 0x01	; 1
     1e2:	59 f4       	brne	.+22     	; 0x1fa <DIO_setPinDirection+0xa2>
     1e4:	24 b3       	in	r18, 0x14	; 20
     1e6:	81 e0       	ldi	r24, 0x01	; 1
     1e8:	90 e0       	ldi	r25, 0x00	; 0
     1ea:	02 c0       	rjmp	.+4      	; 0x1f0 <DIO_setPinDirection+0x98>
     1ec:	88 0f       	add	r24, r24
     1ee:	99 1f       	adc	r25, r25
     1f0:	6a 95       	dec	r22
     1f2:	e2 f7       	brpl	.-8      	; 0x1ec <DIO_setPinDirection+0x94>
     1f4:	82 2b       	or	r24, r18
     1f6:	84 bb       	out	0x14, r24	; 20
     1f8:	08 95       	ret
     1fa:	24 b3       	in	r18, 0x14	; 20
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	02 c0       	rjmp	.+4      	; 0x206 <DIO_setPinDirection+0xae>
     202:	88 0f       	add	r24, r24
     204:	99 1f       	adc	r25, r25
     206:	6a 95       	dec	r22
     208:	e2 f7       	brpl	.-8      	; 0x202 <DIO_setPinDirection+0xaa>
     20a:	80 95       	com	r24
     20c:	82 23       	and	r24, r18
     20e:	84 bb       	out	0x14, r24	; 20
     210:	08 95       	ret
     212:	41 30       	cpi	r20, 0x01	; 1
     214:	59 f4       	brne	.+22     	; 0x22c <DIO_setPinDirection+0xd4>
     216:	21 b3       	in	r18, 0x11	; 17
     218:	81 e0       	ldi	r24, 0x01	; 1
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	02 c0       	rjmp	.+4      	; 0x222 <DIO_setPinDirection+0xca>
     21e:	88 0f       	add	r24, r24
     220:	99 1f       	adc	r25, r25
     222:	6a 95       	dec	r22
     224:	e2 f7       	brpl	.-8      	; 0x21e <DIO_setPinDirection+0xc6>
     226:	82 2b       	or	r24, r18
     228:	81 bb       	out	0x11, r24	; 17
     22a:	08 95       	ret
     22c:	21 b3       	in	r18, 0x11	; 17
     22e:	81 e0       	ldi	r24, 0x01	; 1
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	02 c0       	rjmp	.+4      	; 0x238 <DIO_setPinDirection+0xe0>
     234:	88 0f       	add	r24, r24
     236:	99 1f       	adc	r25, r25
     238:	6a 95       	dec	r22
     23a:	e2 f7       	brpl	.-8      	; 0x234 <DIO_setPinDirection+0xdc>
     23c:	80 95       	com	r24
     23e:	82 23       	and	r24, r18
     240:	81 bb       	out	0x11, r24	; 17
     242:	08 95       	ret

00000244 <DIO_setPinValue>:
     244:	84 30       	cpi	r24, 0x04	; 4
     246:	08 f0       	brcs	.+2      	; 0x24a <DIO_setPinValue+0x6>
     248:	72 c0       	rjmp	.+228    	; 0x32e <DIO_setPinValue+0xea>
     24a:	68 30       	cpi	r22, 0x08	; 8
     24c:	08 f0       	brcs	.+2      	; 0x250 <DIO_setPinValue+0xc>
     24e:	6f c0       	rjmp	.+222    	; 0x32e <DIO_setPinValue+0xea>
     250:	42 30       	cpi	r20, 0x02	; 2
     252:	08 f0       	brcs	.+2      	; 0x256 <DIO_setPinValue+0x12>
     254:	6c c0       	rjmp	.+216    	; 0x32e <DIO_setPinValue+0xea>
     256:	81 30       	cpi	r24, 0x01	; 1
     258:	01 f1       	breq	.+64     	; 0x29a <DIO_setPinValue+0x56>
     25a:	30 f0       	brcs	.+12     	; 0x268 <DIO_setPinValue+0x24>
     25c:	82 30       	cpi	r24, 0x02	; 2
     25e:	b1 f1       	breq	.+108    	; 0x2cc <DIO_setPinValue+0x88>
     260:	83 30       	cpi	r24, 0x03	; 3
     262:	09 f4       	brne	.+2      	; 0x266 <DIO_setPinValue+0x22>
     264:	4c c0       	rjmp	.+152    	; 0x2fe <DIO_setPinValue+0xba>
     266:	08 95       	ret
     268:	41 30       	cpi	r20, 0x01	; 1
     26a:	59 f4       	brne	.+22     	; 0x282 <DIO_setPinValue+0x3e>
     26c:	2b b3       	in	r18, 0x1b	; 27
     26e:	81 e0       	ldi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	02 c0       	rjmp	.+4      	; 0x278 <DIO_setPinValue+0x34>
     274:	88 0f       	add	r24, r24
     276:	99 1f       	adc	r25, r25
     278:	6a 95       	dec	r22
     27a:	e2 f7       	brpl	.-8      	; 0x274 <DIO_setPinValue+0x30>
     27c:	82 2b       	or	r24, r18
     27e:	8b bb       	out	0x1b, r24	; 27
     280:	08 95       	ret
     282:	2b b3       	in	r18, 0x1b	; 27
     284:	81 e0       	ldi	r24, 0x01	; 1
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_setPinValue+0x4a>
     28a:	88 0f       	add	r24, r24
     28c:	99 1f       	adc	r25, r25
     28e:	6a 95       	dec	r22
     290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_setPinValue+0x46>
     292:	80 95       	com	r24
     294:	82 23       	and	r24, r18
     296:	8b bb       	out	0x1b, r24	; 27
     298:	08 95       	ret
     29a:	41 30       	cpi	r20, 0x01	; 1
     29c:	59 f4       	brne	.+22     	; 0x2b4 <DIO_setPinValue+0x70>
     29e:	28 b3       	in	r18, 0x18	; 24
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	90 e0       	ldi	r25, 0x00	; 0
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <DIO_setPinValue+0x66>
     2a6:	88 0f       	add	r24, r24
     2a8:	99 1f       	adc	r25, r25
     2aa:	6a 95       	dec	r22
     2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <DIO_setPinValue+0x62>
     2ae:	82 2b       	or	r24, r18
     2b0:	88 bb       	out	0x18, r24	; 24
     2b2:	08 95       	ret
     2b4:	28 b3       	in	r18, 0x18	; 24
     2b6:	81 e0       	ldi	r24, 0x01	; 1
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	02 c0       	rjmp	.+4      	; 0x2c0 <DIO_setPinValue+0x7c>
     2bc:	88 0f       	add	r24, r24
     2be:	99 1f       	adc	r25, r25
     2c0:	6a 95       	dec	r22
     2c2:	e2 f7       	brpl	.-8      	; 0x2bc <DIO_setPinValue+0x78>
     2c4:	80 95       	com	r24
     2c6:	82 23       	and	r24, r18
     2c8:	88 bb       	out	0x18, r24	; 24
     2ca:	08 95       	ret
     2cc:	41 30       	cpi	r20, 0x01	; 1
     2ce:	59 f4       	brne	.+22     	; 0x2e6 <DIO_setPinValue+0xa2>
     2d0:	25 b3       	in	r18, 0x15	; 21
     2d2:	81 e0       	ldi	r24, 0x01	; 1
     2d4:	90 e0       	ldi	r25, 0x00	; 0
     2d6:	02 c0       	rjmp	.+4      	; 0x2dc <DIO_setPinValue+0x98>
     2d8:	88 0f       	add	r24, r24
     2da:	99 1f       	adc	r25, r25
     2dc:	6a 95       	dec	r22
     2de:	e2 f7       	brpl	.-8      	; 0x2d8 <DIO_setPinValue+0x94>
     2e0:	82 2b       	or	r24, r18
     2e2:	85 bb       	out	0x15, r24	; 21
     2e4:	08 95       	ret
     2e6:	25 b3       	in	r18, 0x15	; 21
     2e8:	81 e0       	ldi	r24, 0x01	; 1
     2ea:	90 e0       	ldi	r25, 0x00	; 0
     2ec:	02 c0       	rjmp	.+4      	; 0x2f2 <DIO_setPinValue+0xae>
     2ee:	88 0f       	add	r24, r24
     2f0:	99 1f       	adc	r25, r25
     2f2:	6a 95       	dec	r22
     2f4:	e2 f7       	brpl	.-8      	; 0x2ee <DIO_setPinValue+0xaa>
     2f6:	80 95       	com	r24
     2f8:	82 23       	and	r24, r18
     2fa:	85 bb       	out	0x15, r24	; 21
     2fc:	08 95       	ret
     2fe:	41 30       	cpi	r20, 0x01	; 1
     300:	59 f4       	brne	.+22     	; 0x318 <DIO_setPinValue+0xd4>
     302:	22 b3       	in	r18, 0x12	; 18
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	02 c0       	rjmp	.+4      	; 0x30e <DIO_setPinValue+0xca>
     30a:	88 0f       	add	r24, r24
     30c:	99 1f       	adc	r25, r25
     30e:	6a 95       	dec	r22
     310:	e2 f7       	brpl	.-8      	; 0x30a <DIO_setPinValue+0xc6>
     312:	82 2b       	or	r24, r18
     314:	82 bb       	out	0x12, r24	; 18
     316:	08 95       	ret
     318:	22 b3       	in	r18, 0x12	; 18
     31a:	81 e0       	ldi	r24, 0x01	; 1
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	02 c0       	rjmp	.+4      	; 0x324 <DIO_setPinValue+0xe0>
     320:	88 0f       	add	r24, r24
     322:	99 1f       	adc	r25, r25
     324:	6a 95       	dec	r22
     326:	e2 f7       	brpl	.-8      	; 0x320 <DIO_setPinValue+0xdc>
     328:	80 95       	com	r24
     32a:	82 23       	and	r24, r18
     32c:	82 bb       	out	0x12, r24	; 18
     32e:	08 95       	ret

00000330 <DIO_setPortDirection>:


/* Port Apis */
void DIO_setPortDirection(u8 PortId, u8 PortDirection)
{
	if((PortId<=3) && ((DIO_PORT_OUTPUT == PortDirection) || (DIO_PORT_INPUT == PortDirection)))
     330:	84 30       	cpi	r24, 0x04	; 4
     332:	38 f5       	brcc	.+78     	; 0x382 <DIO_setPortDirection+0x52>
     334:	9f ef       	ldi	r25, 0xFF	; 255
     336:	96 0f       	add	r25, r22
     338:	9e 3f       	cpi	r25, 0xFE	; 254
     33a:	18 f1       	brcs	.+70     	; 0x382 <DIO_setPortDirection+0x52>
	{
		switch(PortId)
     33c:	81 30       	cpi	r24, 0x01	; 1
     33e:	69 f0       	breq	.+26     	; 0x35a <DIO_setPortDirection+0x2a>
     340:	28 f0       	brcs	.+10     	; 0x34c <DIO_setPortDirection+0x1c>
     342:	82 30       	cpi	r24, 0x02	; 2
     344:	89 f0       	breq	.+34     	; 0x368 <DIO_setPortDirection+0x38>
     346:	83 30       	cpi	r24, 0x03	; 3
     348:	b1 f0       	breq	.+44     	; 0x376 <DIO_setPortDirection+0x46>
     34a:	08 95       	ret
		{
		case 0:
			if(DIO_PORT_OUTPUT == PortDirection)
     34c:	6f 3f       	cpi	r22, 0xFF	; 255
     34e:	19 f4       	brne	.+6      	; 0x356 <DIO_setPortDirection+0x26>
			{
				DDRA = 0xff;
     350:	8f ef       	ldi	r24, 0xFF	; 255
     352:	8a bb       	out	0x1a, r24	; 26
     354:	08 95       	ret
			}
			else
			{
				DDRA = 0x00;
     356:	1a ba       	out	0x1a, r1	; 26
     358:	08 95       	ret
			}
			break;

		case 1:
			if(DIO_PORT_OUTPUT == PortDirection)
     35a:	6f 3f       	cpi	r22, 0xFF	; 255
     35c:	19 f4       	brne	.+6      	; 0x364 <DIO_setPortDirection+0x34>
			{
				DDRB = 0xff;
     35e:	8f ef       	ldi	r24, 0xFF	; 255
     360:	87 bb       	out	0x17, r24	; 23
     362:	08 95       	ret
			}
			else
			{
				DDRB = 0x00;
     364:	17 ba       	out	0x17, r1	; 23
     366:	08 95       	ret
			}
			break;

		case 2:
			if(DIO_PORT_OUTPUT == PortDirection)
     368:	6f 3f       	cpi	r22, 0xFF	; 255
     36a:	19 f4       	brne	.+6      	; 0x372 <DIO_setPortDirection+0x42>
			{
				DDRC = 0xff;
     36c:	8f ef       	ldi	r24, 0xFF	; 255
     36e:	84 bb       	out	0x14, r24	; 20
     370:	08 95       	ret
			}
			else
			{
				DDRC = 0x00;
     372:	14 ba       	out	0x14, r1	; 20
     374:	08 95       	ret
			}
			break;

		case 3:
			if(DIO_PORT_OUTPUT == PortDirection)
     376:	6f 3f       	cpi	r22, 0xFF	; 255
     378:	19 f4       	brne	.+6      	; 0x380 <DIO_setPortDirection+0x50>
			{
				DDRD = 0xff;
     37a:	8f ef       	ldi	r24, 0xFF	; 255
     37c:	81 bb       	out	0x11, r24	; 17
     37e:	08 95       	ret
			}
			else
			{
				DDRD = 0x00;
     380:	11 ba       	out	0x11, r1	; 17
     382:	08 95       	ret

00000384 <DIO_setPortValue>:
}


void DIO_setPortValue(u8 PortId, u8 PortValue)
{
	if(PortId<=3)
     384:	84 30       	cpi	r24, 0x04	; 4
     386:	78 f4       	brcc	.+30     	; 0x3a6 <DIO_setPortValue+0x22>
	{
		switch(PortId)
     388:	81 30       	cpi	r24, 0x01	; 1
     38a:	41 f0       	breq	.+16     	; 0x39c <DIO_setPortValue+0x18>
     38c:	28 f0       	brcs	.+10     	; 0x398 <DIO_setPortValue+0x14>
     38e:	82 30       	cpi	r24, 0x02	; 2
     390:	39 f0       	breq	.+14     	; 0x3a0 <DIO_setPortValue+0x1c>
     392:	83 30       	cpi	r24, 0x03	; 3
     394:	39 f0       	breq	.+14     	; 0x3a4 <DIO_setPortValue+0x20>
     396:	08 95       	ret
		{
		case 0:
			PORTA = PortValue;
     398:	6b bb       	out	0x1b, r22	; 27
			break;
     39a:	08 95       	ret

		case 1:
			PORTB = PortValue;
     39c:	68 bb       	out	0x18, r22	; 24
			break;
     39e:	08 95       	ret

		case 2:
			PORTC = PortValue;
     3a0:	65 bb       	out	0x15, r22	; 21
			break;
     3a2:	08 95       	ret

		case 3:
			PORTD = PortValue;
     3a4:	62 bb       	out	0x12, r22	; 18
     3a6:	08 95       	ret

000003a8 <GLCD_SelectPage>:
}


void GLCD_SelectPage(GLCD_PageSelectType Page) 
{
	switch (Page) {
     3a8:	81 30       	cpi	r24, 0x01	; 1
     3aa:	89 f0       	breq	.+34     	; 0x3ce <GLCD_SelectPage+0x26>
     3ac:	28 f0       	brcs	.+10     	; 0x3b8 <GLCD_SelectPage+0x10>
     3ae:	82 30       	cpi	r24, 0x02	; 2
     3b0:	c9 f0       	breq	.+50     	; 0x3e4 <GLCD_SelectPage+0x3c>
     3b2:	83 30       	cpi	r24, 0x03	; 3
     3b4:	11 f1       	breq	.+68     	; 0x3fa <GLCD_SelectPage+0x52>
     3b6:	08 95       	ret
		case GLCD_NO_PAGES:
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_1, DIO_PIN_LOW);
     3b8:	40 e0       	ldi	r20, 0x00	; 0
     3ba:	64 e0       	ldi	r22, 0x04	; 4
     3bc:	81 e0       	ldi	r24, 0x01	; 1
     3be:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_2, DIO_PIN_LOW);
     3c2:	40 e0       	ldi	r20, 0x00	; 0
     3c4:	65 e0       	ldi	r22, 0x05	; 5
     3c6:	81 e0       	ldi	r24, 0x01	; 1
     3c8:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
			break;
     3cc:	08 95       	ret
		case GLCD_PAGE_0:
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_1, DIO_PIN_HIGH);
     3ce:	41 e0       	ldi	r20, 0x01	; 1
     3d0:	64 e0       	ldi	r22, 0x04	; 4
     3d2:	81 e0       	ldi	r24, 0x01	; 1
     3d4:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_2, DIO_PIN_LOW);
     3d8:	40 e0       	ldi	r20, 0x00	; 0
     3da:	65 e0       	ldi	r22, 0x05	; 5
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
			break;
     3e2:	08 95       	ret
		case GLCD_PAGE_1:
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_1, DIO_PIN_LOW);
     3e4:	40 e0       	ldi	r20, 0x00	; 0
     3e6:	64 e0       	ldi	r22, 0x04	; 4
     3e8:	81 e0       	ldi	r24, 0x01	; 1
     3ea:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_2, DIO_PIN_HIGH);
     3ee:	41 e0       	ldi	r20, 0x01	; 1
     3f0:	65 e0       	ldi	r22, 0x05	; 5
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
			break;
     3f8:	08 95       	ret
		case GLCD_BOTH_PAGES:
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_1, DIO_PIN_HIGH);
     3fa:	41 e0       	ldi	r20, 0x01	; 1
     3fc:	64 e0       	ldi	r22, 0x04	; 4
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
			DIO_setPinValue(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_2, DIO_PIN_HIGH);
     404:	41 e0       	ldi	r20, 0x01	; 1
     406:	65 e0       	ldi	r22, 0x05	; 5
     408:	81 e0       	ldi	r24, 0x01	; 1
     40a:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
     40e:	08 95       	ret

00000410 <GLCD_SendInstruction>:
	}
}


void GLCD_SendInstruction(GLCD_CommandType Instruction) 
{
     410:	cf 93       	push	r28
     412:	c8 2f       	mov	r28, r24
	/* Select Instruction Register */
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RS_PIN, GLCD_INSTRUCTION_REG);
     414:	40 e0       	ldi	r20, 0x00	; 0
     416:	62 e0       	ldi	r22, 0x02	; 2
     418:	81 e0       	ldi	r24, 0x01	; 1
     41a:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
	/* Select Write Operation */
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RW_PIN, GLCD_WRITE_MODE);
     41e:	40 e0       	ldi	r20, 0x00	; 0
     420:	61 e0       	ldi	r22, 0x01	; 1
     422:	81 e0       	ldi	r24, 0x01	; 1
     424:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
	/* Send Command on Data Pins */
	DIO_setPortValue(GLCD_DATA_PORT, Instruction);
     428:	6c 2f       	mov	r22, r28
     42a:	80 e0       	ldi	r24, 0x00	; 0
     42c:	0e 94 c2 01 	call	0x384	; 0x384 <DIO_setPortValue>
	/* Enable Pulse of min. width 1us */
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_ENABLE_PIN, DIO_PIN_HIGH);
     430:	41 e0       	ldi	r20, 0x01	; 1
     432:	60 e0       	ldi	r22, 0x00	; 0
     434:	81 e0       	ldi	r24, 0x01	; 1
     436:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     43a:	00 c0       	rjmp	.+0      	; 0x43c <GLCD_SendInstruction+0x2c>
     43c:	00 c0       	rjmp	.+0      	; 0x43e <GLCD_SendInstruction+0x2e>
     43e:	00 00       	nop
	#if GLCD_USE_TIMERS_FOR_DELAY == 1
		
	#else
		_delay_us(5);
	#endif
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_ENABLE_PIN, DIO_PIN_LOW);
     440:	40 e0       	ldi	r20, 0x00	; 0
     442:	60 e0       	ldi	r22, 0x00	; 0
     444:	81 e0       	ldi	r24, 0x01	; 1
     446:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
}
     44a:	cf 91       	pop	r28
     44c:	08 95       	ret

0000044e <GLCD_init>:
	#if GLCD_USE_TIMERS_FOR_DELAY == 1
		// GPT_Init(gaStrGPT_Config);
	#endif
	
	/* Initialize Port Directions */
	DIO_setPinDirection(GLCD_CTRL_PORT, GLCD_ENABLE_PIN, DIO_PIN_OUTPUT);
     44e:	41 e0       	ldi	r20, 0x01	; 1
     450:	60 e0       	ldi	r22, 0x00	; 0
     452:	81 e0       	ldi	r24, 0x01	; 1
     454:	0e 94 ac 00 	call	0x158	; 0x158 <DIO_setPinDirection>
	DIO_setPinDirection(GLCD_CTRL_PORT, GLCD_RS_PIN, DIO_PIN_OUTPUT);
     458:	41 e0       	ldi	r20, 0x01	; 1
     45a:	62 e0       	ldi	r22, 0x02	; 2
     45c:	81 e0       	ldi	r24, 0x01	; 1
     45e:	0e 94 ac 00 	call	0x158	; 0x158 <DIO_setPinDirection>
	DIO_setPinDirection(GLCD_CTRL_PORT, GLCD_RW_PIN, DIO_PIN_OUTPUT);
     462:	41 e0       	ldi	r20, 0x01	; 1
     464:	61 e0       	ldi	r22, 0x01	; 1
     466:	81 e0       	ldi	r24, 0x01	; 1
     468:	0e 94 ac 00 	call	0x158	; 0x158 <DIO_setPinDirection>
	DIO_setPinDirection(GLCD_CTRL_PORT, GLCD_RESET_PIN, DIO_PIN_OUTPUT);
     46c:	41 e0       	ldi	r20, 0x01	; 1
     46e:	66 e0       	ldi	r22, 0x06	; 6
     470:	81 e0       	ldi	r24, 0x01	; 1
     472:	0e 94 ac 00 	call	0x158	; 0x158 <DIO_setPinDirection>
	DIO_setPinDirection(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_1, DIO_PIN_OUTPUT);
     476:	41 e0       	ldi	r20, 0x01	; 1
     478:	64 e0       	ldi	r22, 0x04	; 4
     47a:	81 e0       	ldi	r24, 0x01	; 1
     47c:	0e 94 ac 00 	call	0x158	; 0x158 <DIO_setPinDirection>
	DIO_setPinDirection(GLCD_CTRL_PORT, GLCD_PAGE_SELECT_PIN_2, DIO_PIN_OUTPUT);
     480:	41 e0       	ldi	r20, 0x01	; 1
     482:	65 e0       	ldi	r22, 0x05	; 5
     484:	81 e0       	ldi	r24, 0x01	; 1
     486:	0e 94 ac 00 	call	0x158	; 0x158 <DIO_setPinDirection>

	DIO_setPortDirection(GLCD_DATA_PORT, DIO_PIN_OUTPUT);
     48a:	61 e0       	ldi	r22, 0x01	; 1
     48c:	80 e0       	ldi	r24, 0x00	; 0
     48e:	0e 94 98 01 	call	0x330	; 0x330 <DIO_setPortDirection>
	/* Keep reset pin inactive (high) */
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RESET_PIN, DIO_PIN_HIGH);
     492:	41 e0       	ldi	r20, 0x01	; 1
     494:	66 e0       	ldi	r22, 0x06	; 6
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
	/* Initialization of GLCD Sequence */
	GLCD_SelectPage(GLCD_BOTH_PAGES);
     49c:	83 e0       	ldi	r24, 0x03	; 3
     49e:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <GLCD_SelectPage>
	GLCD_SendInstruction(GLCD_DISPLAY_OFF);
     4a2:	8e e3       	ldi	r24, 0x3E	; 62
     4a4:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
	GLCD_SendInstruction(GLCD_SET_X_ADDRESS_PREFIX + 0);  /* line=0 */
     4a8:	88 eb       	ldi	r24, 0xB8	; 184
     4aa:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
	Current_X_Address = 0;
     4ae:	10 92 aa 00 	sts	0x00AA, r1	; 0x8000aa <Current_X_Address>
	GLCD_SendInstruction(GLCD_SET_Y_ADDRESS_PREFIX + 0);  /* column=0 */
     4b2:	80 e4       	ldi	r24, 0x40	; 64
     4b4:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
	Current_Y_Address = 0;
     4b8:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <Current_Y_Address>
	GLCD_SendInstruction(GLCD_SET_Z_ADDRESS_PREFIX + 0);  /* start_line=0 */
     4bc:	80 ec       	ldi	r24, 0xC0	; 192
     4be:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
	GLCD_SendInstruction(GLCD_DISPLAY_ON);
     4c2:	8f e3       	ldi	r24, 0x3F	; 63
     4c4:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
	GLCD_SelectPage(GLCD_PAGE_0);
     4c8:	81 e0       	ldi	r24, 0x01	; 1
     4ca:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <GLCD_SelectPage>
	Current_Page = 0;
     4ce:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__data_end>
     4d2:	08 95       	ret

000004d4 <GLCD_SendData>:
		_delay_us(5);
	#endif
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_ENABLE_PIN, DIO_PIN_LOW);
}

void GLCD_SendData(u8 Data) {
     4d4:	cf 93       	push	r28
     4d6:	c8 2f       	mov	r28, r24
	
	/* Select Data Register */
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RS_PIN, GLCD_DATA_REG);
     4d8:	41 e0       	ldi	r20, 0x01	; 1
     4da:	62 e0       	ldi	r22, 0x02	; 2
     4dc:	81 e0       	ldi	r24, 0x01	; 1
     4de:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
	/* Select Write Operation */
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RW_PIN, GLCD_WRITE_MODE);
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	61 e0       	ldi	r22, 0x01	; 1
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
	/* Send Command on Data Pins */
	DIO_setPortValue(GLCD_DATA_PORT, Data);
     4ec:	6c 2f       	mov	r22, r28
     4ee:	80 e0       	ldi	r24, 0x00	; 0
     4f0:	0e 94 c2 01 	call	0x384	; 0x384 <DIO_setPortValue>
	/* Enable Pulse of min. width 1us */
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_ENABLE_PIN, DIO_PIN_HIGH);
     4f4:	41 e0       	ldi	r20, 0x01	; 1
     4f6:	60 e0       	ldi	r22, 0x00	; 0
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
     4fe:	00 c0       	rjmp	.+0      	; 0x500 <GLCD_SendData+0x2c>
     500:	00 c0       	rjmp	.+0      	; 0x502 <GLCD_SendData+0x2e>
     502:	00 00       	nop
	#if GLCD_USE_TIMERS_FOR_DELAY == 1
	 
	#else
		_delay_us(5);
	#endif
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_ENABLE_PIN, DIO_PIN_LOW);
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	60 e0       	ldi	r22, 0x00	; 0
     508:	81 e0       	ldi	r24, 0x01	; 1
     50a:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
}
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <GLCD_Reset>:

void GLCD_Reset(void) 
{
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RESET_PIN, DIO_PIN_LOW);
     512:	40 e0       	ldi	r20, 0x00	; 0
     514:	66 e0       	ldi	r22, 0x06	; 6
     516:	81 e0       	ldi	r24, 0x01	; 1
     518:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
     51c:	83 e0       	ldi	r24, 0x03	; 3
     51e:	8a 95       	dec	r24
     520:	f1 f7       	brne	.-4      	; 0x51e <GLCD_Reset+0xc>
     522:	00 00       	nop
	#if GLCD_USE_TIMERS_FOR_DELAY == 1
		//GPT_Delay_us(&gaStrGPT_Config[0], 10);
	#else
	_delay_us(10);
	#endif
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RESET_PIN, DIO_PIN_HIGH);
     524:	41 e0       	ldi	r20, 0x01	; 1
     526:	66 e0       	ldi	r22, 0x06	; 6
     528:	81 e0       	ldi	r24, 0x01	; 1
     52a:	0e 94 22 01 	call	0x244	; 0x244 <DIO_setPinValue>
     52e:	08 95       	ret

00000530 <GLCD_DisplaySpecialPattern>:
}

void GLCD_DisplaySpecialPattern(u64 Pattern) {
     530:	9f 92       	push	r9
     532:	af 92       	push	r10
     534:	bf 92       	push	r11
     536:	cf 92       	push	r12
     538:	df 92       	push	r13
     53a:	ef 92       	push	r14
     53c:	ff 92       	push	r15
     53e:	0f 93       	push	r16
     540:	1f 93       	push	r17
     542:	cf 93       	push	r28
     544:	df 93       	push	r29
     546:	92 2e       	mov	r9, r18
     548:	a3 2e       	mov	r10, r19
     54a:	b4 2e       	mov	r11, r20
     54c:	c5 2e       	mov	r12, r21
     54e:	d6 2e       	mov	r13, r22
     550:	e7 2e       	mov	r14, r23
     552:	f8 2e       	mov	r15, r24
     554:	d9 2f       	mov	r29, r25
	for(u8 i = 0; i < 5; i++) 
     556:	c0 e0       	ldi	r28, 0x00	; 0
     558:	30 c0       	rjmp	.+96     	; 0x5ba <GLCD_DisplaySpecialPattern+0x8a>
	{
		GLCD_SendInstruction(GLCD_SET_X_ADDRESS_PREFIX + Current_X_Address);
     55a:	80 91 aa 00 	lds	r24, 0x00AA	; 0x8000aa <Current_X_Address>
     55e:	88 54       	subi	r24, 0x48	; 72
     560:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
		GLCD_SendInstruction(GLCD_SET_Y_ADDRESS_PREFIX + Current_Y_Address);
     564:	80 91 a9 00 	lds	r24, 0x00A9	; 0x8000a9 <Current_Y_Address>
     568:	80 5c       	subi	r24, 0xC0	; 192
     56a:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
		GLCD_SendData((Pattern>>(i*8U)) & 0x00000000FFUL);
     56e:	0c 2f       	mov	r16, r28
     570:	10 e0       	ldi	r17, 0x00	; 0
     572:	00 0f       	add	r16, r16
     574:	11 1f       	adc	r17, r17
     576:	00 0f       	add	r16, r16
     578:	11 1f       	adc	r17, r17
     57a:	00 0f       	add	r16, r16
     57c:	11 1f       	adc	r17, r17
     57e:	29 2d       	mov	r18, r9
     580:	3a 2d       	mov	r19, r10
     582:	4b 2d       	mov	r20, r11
     584:	5c 2d       	mov	r21, r12
     586:	6d 2d       	mov	r22, r13
     588:	7e 2d       	mov	r23, r14
     58a:	8f 2d       	mov	r24, r15
     58c:	9d 2f       	mov	r25, r29
     58e:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <__lshrdi3>
     592:	82 2f       	mov	r24, r18
     594:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <GLCD_SendData>
		Current_Y_Address++;
     598:	80 91 a9 00 	lds	r24, 0x00A9	; 0x8000a9 <Current_Y_Address>
     59c:	8f 5f       	subi	r24, 0xFF	; 255
     59e:	80 93 a9 00 	sts	0x00A9, r24	; 0x8000a9 <Current_Y_Address>
		
		if (Current_Y_Address >= GLCD_MAX_PAGE_PIXEL_WIDTH && Current_Page == 0) 
     5a2:	80 34       	cpi	r24, 0x40	; 64
     5a4:	48 f0       	brcs	.+18     	; 0x5b8 <GLCD_DisplaySpecialPattern+0x88>
     5a6:	80 91 a8 00 	lds	r24, 0x00A8	; 0x8000a8 <__data_end>
     5aa:	81 11       	cpse	r24, r1
     5ac:	05 c0       	rjmp	.+10     	; 0x5b8 <GLCD_DisplaySpecialPattern+0x88>
		{
			GLCD_SelectPage(GLCD_PAGE_1);
     5ae:	82 e0       	ldi	r24, 0x02	; 2
     5b0:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <GLCD_SelectPage>
			Current_Y_Address = 0;
     5b4:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <Current_Y_Address>
	#endif
	DIO_setPinValue(GLCD_CTRL_PORT, GLCD_RESET_PIN, DIO_PIN_HIGH);
}

void GLCD_DisplaySpecialPattern(u64 Pattern) {
	for(u8 i = 0; i < 5; i++) 
     5b8:	cf 5f       	subi	r28, 0xFF	; 255
     5ba:	c5 30       	cpi	r28, 0x05	; 5
     5bc:	70 f2       	brcs	.-100    	; 0x55a <GLCD_DisplaySpecialPattern+0x2a>
		{
			GLCD_SelectPage(GLCD_PAGE_1);
			Current_Y_Address = 0;
		}
	}
}
     5be:	df 91       	pop	r29
     5c0:	cf 91       	pop	r28
     5c2:	1f 91       	pop	r17
     5c4:	0f 91       	pop	r16
     5c6:	ff 90       	pop	r15
     5c8:	ef 90       	pop	r14
     5ca:	df 90       	pop	r13
     5cc:	cf 90       	pop	r12
     5ce:	bf 90       	pop	r11
     5d0:	af 90       	pop	r10
     5d2:	9f 90       	pop	r9
     5d4:	08 95       	ret

000005d6 <GLCD_DisplayCharacter>:

void GLCD_DisplayCharacter(u8 Data) 
{
     5d6:	e8 2f       	mov	r30, r24
	if ((Current_Page == 0) | (Current_Y_Address < GLCD_MAX_PAGE_PIXEL_WIDTH - 7U)) {
     5d8:	91 e0       	ldi	r25, 0x01	; 1
     5da:	80 91 a8 00 	lds	r24, 0x00A8	; 0x8000a8 <__data_end>
     5de:	81 11       	cpse	r24, r1
     5e0:	90 e0       	ldi	r25, 0x00	; 0
     5e2:	81 e0       	ldi	r24, 0x01	; 1
     5e4:	20 91 a9 00 	lds	r18, 0x00A9	; 0x8000a9 <Current_Y_Address>
     5e8:	29 33       	cpi	r18, 0x39	; 57
     5ea:	08 f0       	brcs	.+2      	; 0x5ee <GLCD_DisplayCharacter+0x18>
     5ec:	80 e0       	ldi	r24, 0x00	; 0
     5ee:	89 2b       	or	r24, r25
     5f0:	09 f4       	brne	.+2      	; 0x5f4 <GLCD_DisplayCharacter+0x1e>
     5f2:	eb c1       	rjmp	.+982    	; 0x9ca <__stack+0x16b>
		/* Enough space to write character */
		switch (Data) {
     5f4:	8e 2f       	mov	r24, r30
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	fc 01       	movw	r30, r24
     5fa:	b0 97       	sbiw	r30, 0x20	; 32
     5fc:	eb 35       	cpi	r30, 0x5B	; 91
     5fe:	f1 05       	cpc	r31, r1
     600:	08 f0       	brcs	.+2      	; 0x604 <GLCD_DisplayCharacter+0x2e>
     602:	c6 c1       	rjmp	.+908    	; 0x990 <__stack+0x131>
     604:	e6 5d       	subi	r30, 0xD6	; 214
     606:	ff 4f       	sbci	r31, 0xFF	; 255
     608:	0c 94 68 0b 	jmp	0x16d0	; 0x16d0 <__tablejump2__>
			case 'A': case 'a': GLCD_DisplaySpecialPattern(GLCD_CHAR_A); break;
     60c:	2c e7       	ldi	r18, 0x7C	; 124
     60e:	32 e1       	ldi	r19, 0x12	; 18
     610:	41 e1       	ldi	r20, 0x11	; 17
     612:	52 e1       	ldi	r21, 0x12	; 18
     614:	6c e7       	ldi	r22, 0x7C	; 124
     616:	70 e0       	ldi	r23, 0x00	; 0
     618:	80 e0       	ldi	r24, 0x00	; 0
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     620:	b7 c1       	rjmp	.+878    	; 0x990 <__stack+0x131>
			case 'B': case 'b': GLCD_DisplaySpecialPattern(GLCD_CHAR_B); break;
     622:	2f e7       	ldi	r18, 0x7F	; 127
     624:	39 e4       	ldi	r19, 0x49	; 73
     626:	49 e4       	ldi	r20, 0x49	; 73
     628:	59 e4       	ldi	r21, 0x49	; 73
     62a:	66 e3       	ldi	r22, 0x36	; 54
     62c:	70 e0       	ldi	r23, 0x00	; 0
     62e:	80 e0       	ldi	r24, 0x00	; 0
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     636:	ac c1       	rjmp	.+856    	; 0x990 <__stack+0x131>
			case 'C': case 'c': GLCD_DisplaySpecialPattern(GLCD_CHAR_C); break;
     638:	2e e3       	ldi	r18, 0x3E	; 62
     63a:	31 e4       	ldi	r19, 0x41	; 65
     63c:	41 e4       	ldi	r20, 0x41	; 65
     63e:	51 e4       	ldi	r21, 0x41	; 65
     640:	61 e4       	ldi	r22, 0x41	; 65
     642:	70 e0       	ldi	r23, 0x00	; 0
     644:	80 e0       	ldi	r24, 0x00	; 0
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     64c:	a1 c1       	rjmp	.+834    	; 0x990 <__stack+0x131>
			case 'D': case 'd': GLCD_DisplaySpecialPattern(GLCD_CHAR_D); break;
     64e:	2f e7       	ldi	r18, 0x7F	; 127
     650:	31 e4       	ldi	r19, 0x41	; 65
     652:	41 e4       	ldi	r20, 0x41	; 65
     654:	5e e3       	ldi	r21, 0x3E	; 62
     656:	60 e0       	ldi	r22, 0x00	; 0
     658:	70 e0       	ldi	r23, 0x00	; 0
     65a:	80 e0       	ldi	r24, 0x00	; 0
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     662:	96 c1       	rjmp	.+812    	; 0x990 <__stack+0x131>
			case 'E': case 'e': GLCD_DisplaySpecialPattern(GLCD_CHAR_E); break;
     664:	2f e7       	ldi	r18, 0x7F	; 127
     666:	39 e4       	ldi	r19, 0x49	; 73
     668:	49 e4       	ldi	r20, 0x49	; 73
     66a:	59 e4       	ldi	r21, 0x49	; 73
     66c:	61 e4       	ldi	r22, 0x41	; 65
     66e:	70 e0       	ldi	r23, 0x00	; 0
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     678:	8b c1       	rjmp	.+790    	; 0x990 <__stack+0x131>
			case 'F': case 'f': GLCD_DisplaySpecialPattern(GLCD_CHAR_F); break;
     67a:	2f e7       	ldi	r18, 0x7F	; 127
     67c:	39 e0       	ldi	r19, 0x09	; 9
     67e:	49 e0       	ldi	r20, 0x09	; 9
     680:	59 e0       	ldi	r21, 0x09	; 9
     682:	61 e0       	ldi	r22, 0x01	; 1
     684:	70 e0       	ldi	r23, 0x00	; 0
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     68e:	80 c1       	rjmp	.+768    	; 0x990 <__stack+0x131>
			case 'G': case 'g': GLCD_DisplaySpecialPattern(GLCD_CHAR_G); break;
     690:	2e e3       	ldi	r18, 0x3E	; 62
     692:	31 e4       	ldi	r19, 0x41	; 65
     694:	41 e4       	ldi	r20, 0x41	; 65
     696:	59 e2       	ldi	r21, 0x29	; 41
     698:	6a e7       	ldi	r22, 0x7A	; 122
     69a:	70 e0       	ldi	r23, 0x00	; 0
     69c:	80 e0       	ldi	r24, 0x00	; 0
     69e:	90 e0       	ldi	r25, 0x00	; 0
     6a0:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     6a4:	75 c1       	rjmp	.+746    	; 0x990 <__stack+0x131>
			case 'H': case 'h': GLCD_DisplaySpecialPattern(GLCD_CHAR_H); break;
     6a6:	2f e7       	ldi	r18, 0x7F	; 127
     6a8:	38 e0       	ldi	r19, 0x08	; 8
     6aa:	48 e0       	ldi	r20, 0x08	; 8
     6ac:	58 e0       	ldi	r21, 0x08	; 8
     6ae:	6f e7       	ldi	r22, 0x7F	; 127
     6b0:	70 e0       	ldi	r23, 0x00	; 0
     6b2:	80 e0       	ldi	r24, 0x00	; 0
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     6ba:	6a c1       	rjmp	.+724    	; 0x990 <__stack+0x131>
			case 'I': case 'i': GLCD_DisplaySpecialPattern(GLCD_CHAR_I); break;
     6bc:	21 e4       	ldi	r18, 0x41	; 65
     6be:	31 e4       	ldi	r19, 0x41	; 65
     6c0:	4f e7       	ldi	r20, 0x7F	; 127
     6c2:	51 e4       	ldi	r21, 0x41	; 65
     6c4:	61 e4       	ldi	r22, 0x41	; 65
     6c6:	70 e0       	ldi	r23, 0x00	; 0
     6c8:	80 e0       	ldi	r24, 0x00	; 0
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     6d0:	5f c1       	rjmp	.+702    	; 0x990 <__stack+0x131>
			case 'J': case 'j': GLCD_DisplaySpecialPattern(GLCD_CHAR_J); break;
     6d2:	20 e2       	ldi	r18, 0x20	; 32
     6d4:	30 e4       	ldi	r19, 0x40	; 64
     6d6:	41 e4       	ldi	r20, 0x41	; 65
     6d8:	5f e3       	ldi	r21, 0x3F	; 63
     6da:	61 e0       	ldi	r22, 0x01	; 1
     6dc:	70 e0       	ldi	r23, 0x00	; 0
     6de:	80 e0       	ldi	r24, 0x00	; 0
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     6e6:	54 c1       	rjmp	.+680    	; 0x990 <__stack+0x131>
			case 'K': case 'k': GLCD_DisplaySpecialPattern(GLCD_CHAR_K); break;
     6e8:	2f e7       	ldi	r18, 0x7F	; 127
     6ea:	38 e0       	ldi	r19, 0x08	; 8
     6ec:	44 e1       	ldi	r20, 0x14	; 20
     6ee:	52 e2       	ldi	r21, 0x22	; 34
     6f0:	61 e4       	ldi	r22, 0x41	; 65
     6f2:	70 e0       	ldi	r23, 0x00	; 0
     6f4:	80 e0       	ldi	r24, 0x00	; 0
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     6fc:	49 c1       	rjmp	.+658    	; 0x990 <__stack+0x131>
			case 'L': case 'l': GLCD_DisplaySpecialPattern(GLCD_CHAR_L); break;
     6fe:	2f e7       	ldi	r18, 0x7F	; 127
     700:	30 e4       	ldi	r19, 0x40	; 64
     702:	40 e4       	ldi	r20, 0x40	; 64
     704:	50 e4       	ldi	r21, 0x40	; 64
     706:	60 e4       	ldi	r22, 0x40	; 64
     708:	70 e0       	ldi	r23, 0x00	; 0
     70a:	80 e0       	ldi	r24, 0x00	; 0
     70c:	90 e0       	ldi	r25, 0x00	; 0
     70e:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     712:	3e c1       	rjmp	.+636    	; 0x990 <__stack+0x131>
			case 'M': case 'm': GLCD_DisplaySpecialPattern(GLCD_CHAR_M); break;
     714:	2f e7       	ldi	r18, 0x7F	; 127
     716:	32 e0       	ldi	r19, 0x02	; 2
     718:	4c e0       	ldi	r20, 0x0C	; 12
     71a:	52 e0       	ldi	r21, 0x02	; 2
     71c:	6f e7       	ldi	r22, 0x7F	; 127
     71e:	70 e0       	ldi	r23, 0x00	; 0
     720:	80 e0       	ldi	r24, 0x00	; 0
     722:	90 e0       	ldi	r25, 0x00	; 0
     724:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     728:	33 c1       	rjmp	.+614    	; 0x990 <__stack+0x131>
			case 'N': case 'n': GLCD_DisplaySpecialPattern(GLCD_CHAR_N); break;
     72a:	2f e7       	ldi	r18, 0x7F	; 127
     72c:	32 e0       	ldi	r19, 0x02	; 2
     72e:	4c e1       	ldi	r20, 0x1C	; 28
     730:	50 e2       	ldi	r21, 0x20	; 32
     732:	6f e7       	ldi	r22, 0x7F	; 127
     734:	70 e0       	ldi	r23, 0x00	; 0
     736:	80 e0       	ldi	r24, 0x00	; 0
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     73e:	28 c1       	rjmp	.+592    	; 0x990 <__stack+0x131>
			case 'O': case 'o': GLCD_DisplaySpecialPattern(GLCD_CHAR_O); break;
     740:	2e e3       	ldi	r18, 0x3E	; 62
     742:	31 e4       	ldi	r19, 0x41	; 65
     744:	41 e4       	ldi	r20, 0x41	; 65
     746:	51 e4       	ldi	r21, 0x41	; 65
     748:	6e e3       	ldi	r22, 0x3E	; 62
     74a:	70 e0       	ldi	r23, 0x00	; 0
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     754:	1d c1       	rjmp	.+570    	; 0x990 <__stack+0x131>
			case 'P': case 'p': GLCD_DisplaySpecialPattern(GLCD_CHAR_P); break;
     756:	2f e7       	ldi	r18, 0x7F	; 127
     758:	39 e0       	ldi	r19, 0x09	; 9
     75a:	49 e0       	ldi	r20, 0x09	; 9
     75c:	59 e0       	ldi	r21, 0x09	; 9
     75e:	66 e0       	ldi	r22, 0x06	; 6
     760:	70 e0       	ldi	r23, 0x00	; 0
     762:	80 e0       	ldi	r24, 0x00	; 0
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     76a:	12 c1       	rjmp	.+548    	; 0x990 <__stack+0x131>
			case 'Q': case 'q': GLCD_DisplaySpecialPattern(GLCD_CHAR_Q); break;
     76c:	2e e3       	ldi	r18, 0x3E	; 62
     76e:	31 e4       	ldi	r19, 0x41	; 65
     770:	41 e5       	ldi	r20, 0x51	; 81
     772:	51 e2       	ldi	r21, 0x21	; 33
     774:	6e e5       	ldi	r22, 0x5E	; 94
     776:	70 e0       	ldi	r23, 0x00	; 0
     778:	80 e0       	ldi	r24, 0x00	; 0
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     780:	07 c1       	rjmp	.+526    	; 0x990 <__stack+0x131>
			case 'R': case 'r': GLCD_DisplaySpecialPattern(GLCD_CHAR_R); break;
     782:	2f e7       	ldi	r18, 0x7F	; 127
     784:	39 e0       	ldi	r19, 0x09	; 9
     786:	49 e1       	ldi	r20, 0x19	; 25
     788:	59 e2       	ldi	r21, 0x29	; 41
     78a:	66 e4       	ldi	r22, 0x46	; 70
     78c:	70 e0       	ldi	r23, 0x00	; 0
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	90 e0       	ldi	r25, 0x00	; 0
     792:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     796:	fc c0       	rjmp	.+504    	; 0x990 <__stack+0x131>
			case 'S': case 's': GLCD_DisplaySpecialPattern(GLCD_CHAR_S); break;
     798:	26 e2       	ldi	r18, 0x26	; 38
     79a:	39 e4       	ldi	r19, 0x49	; 73
     79c:	49 e4       	ldi	r20, 0x49	; 73
     79e:	59 e4       	ldi	r21, 0x49	; 73
     7a0:	62 e3       	ldi	r22, 0x32	; 50
     7a2:	70 e0       	ldi	r23, 0x00	; 0
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     7ac:	f1 c0       	rjmp	.+482    	; 0x990 <__stack+0x131>
			case 'T': case 't': GLCD_DisplaySpecialPattern(GLCD_CHAR_T); break;
     7ae:	21 e0       	ldi	r18, 0x01	; 1
     7b0:	31 e0       	ldi	r19, 0x01	; 1
     7b2:	4f e7       	ldi	r20, 0x7F	; 127
     7b4:	51 e0       	ldi	r21, 0x01	; 1
     7b6:	61 e0       	ldi	r22, 0x01	; 1
     7b8:	70 e0       	ldi	r23, 0x00	; 0
     7ba:	80 e0       	ldi	r24, 0x00	; 0
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     7c2:	e6 c0       	rjmp	.+460    	; 0x990 <__stack+0x131>
			case 'U': case 'u': GLCD_DisplaySpecialPattern(GLCD_CHAR_U); break;
     7c4:	2f e3       	ldi	r18, 0x3F	; 63
     7c6:	30 e4       	ldi	r19, 0x40	; 64
     7c8:	40 e4       	ldi	r20, 0x40	; 64
     7ca:	50 e4       	ldi	r21, 0x40	; 64
     7cc:	6f e3       	ldi	r22, 0x3F	; 63
     7ce:	70 e0       	ldi	r23, 0x00	; 0
     7d0:	80 e0       	ldi	r24, 0x00	; 0
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     7d8:	db c0       	rjmp	.+438    	; 0x990 <__stack+0x131>
			case 'V': case 'v': GLCD_DisplaySpecialPattern(GLCD_CHAR_V); break;
     7da:	2f e1       	ldi	r18, 0x1F	; 31
     7dc:	30 e2       	ldi	r19, 0x20	; 32
     7de:	40 e4       	ldi	r20, 0x40	; 64
     7e0:	50 e2       	ldi	r21, 0x20	; 32
     7e2:	6f e1       	ldi	r22, 0x1F	; 31
     7e4:	70 e0       	ldi	r23, 0x00	; 0
     7e6:	80 e0       	ldi	r24, 0x00	; 0
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     7ee:	d0 c0       	rjmp	.+416    	; 0x990 <__stack+0x131>
			case 'W': case 'w': GLCD_DisplaySpecialPattern(GLCD_CHAR_W); break;
     7f0:	2f e3       	ldi	r18, 0x3F	; 63
     7f2:	30 e4       	ldi	r19, 0x40	; 64
     7f4:	40 e2       	ldi	r20, 0x20	; 32
     7f6:	50 e4       	ldi	r21, 0x40	; 64
     7f8:	6f e3       	ldi	r22, 0x3F	; 63
     7fa:	70 e0       	ldi	r23, 0x00	; 0
     7fc:	80 e0       	ldi	r24, 0x00	; 0
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     804:	c5 c0       	rjmp	.+394    	; 0x990 <__stack+0x131>
			case 'X': case 'x': GLCD_DisplaySpecialPattern(GLCD_CHAR_X); break;
     806:	23 e6       	ldi	r18, 0x63	; 99
     808:	34 e1       	ldi	r19, 0x14	; 20
     80a:	48 e0       	ldi	r20, 0x08	; 8
     80c:	54 e1       	ldi	r21, 0x14	; 20
     80e:	63 e6       	ldi	r22, 0x63	; 99
     810:	70 e0       	ldi	r23, 0x00	; 0
     812:	80 e0       	ldi	r24, 0x00	; 0
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     81a:	ba c0       	rjmp	.+372    	; 0x990 <__stack+0x131>
			case 'Y': case 'y': GLCD_DisplaySpecialPattern(GLCD_CHAR_Y); break;
     81c:	23 e0       	ldi	r18, 0x03	; 3
     81e:	3c e0       	ldi	r19, 0x0C	; 12
     820:	40 e7       	ldi	r20, 0x70	; 112
     822:	5c e0       	ldi	r21, 0x0C	; 12
     824:	63 e0       	ldi	r22, 0x03	; 3
     826:	70 e0       	ldi	r23, 0x00	; 0
     828:	80 e0       	ldi	r24, 0x00	; 0
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     830:	af c0       	rjmp	.+350    	; 0x990 <__stack+0x131>
			case 'Z': case 'z': GLCD_DisplaySpecialPattern(GLCD_CHAR_Z); break;
     832:	21 e6       	ldi	r18, 0x61	; 97
     834:	31 e5       	ldi	r19, 0x51	; 81
     836:	49 e4       	ldi	r20, 0x49	; 73
     838:	55 e4       	ldi	r21, 0x45	; 69
     83a:	63 e4       	ldi	r22, 0x43	; 67
     83c:	70 e0       	ldi	r23, 0x00	; 0
     83e:	80 e0       	ldi	r24, 0x00	; 0
     840:	90 e0       	ldi	r25, 0x00	; 0
     842:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     846:	a4 c0       	rjmp	.+328    	; 0x990 <__stack+0x131>
			
			case '%': GLCD_DisplaySpecialPattern(GLCD_CHAR_PERCENT); break;
     848:	23 ec       	ldi	r18, 0xC3	; 195
     84a:	33 e7       	ldi	r19, 0x73	; 115
     84c:	48 e1       	ldi	r20, 0x18	; 24
     84e:	5e ec       	ldi	r21, 0xCE	; 206
     850:	63 ec       	ldi	r22, 0xC3	; 195
     852:	70 e0       	ldi	r23, 0x00	; 0
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     85c:	99 c0       	rjmp	.+306    	; 0x990 <__stack+0x131>
			case '=': GLCD_DisplaySpecialPattern(GLCD_CHAR_EQUAL); break;
     85e:	24 e2       	ldi	r18, 0x24	; 36
     860:	34 e2       	ldi	r19, 0x24	; 36
     862:	44 e2       	ldi	r20, 0x24	; 36
     864:	54 e2       	ldi	r21, 0x24	; 36
     866:	64 e2       	ldi	r22, 0x24	; 36
     868:	70 e0       	ldi	r23, 0x00	; 0
     86a:	80 e0       	ldi	r24, 0x00	; 0
     86c:	90 e0       	ldi	r25, 0x00	; 0
     86e:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     872:	8e c0       	rjmp	.+284    	; 0x990 <__stack+0x131>
			case '.': GLCD_DisplaySpecialPattern(GLCD_CHAR_POINT); break;
     874:	20 e0       	ldi	r18, 0x00	; 0
     876:	30 e7       	ldi	r19, 0x70	; 112
     878:	40 e7       	ldi	r20, 0x70	; 112
     87a:	50 e7       	ldi	r21, 0x70	; 112
     87c:	60 e0       	ldi	r22, 0x00	; 0
     87e:	70 e0       	ldi	r23, 0x00	; 0
     880:	80 e0       	ldi	r24, 0x00	; 0
     882:	90 e0       	ldi	r25, 0x00	; 0
     884:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     888:	83 c0       	rjmp	.+262    	; 0x990 <__stack+0x131>
			case ' ': GLCD_DisplaySpecialPattern(GLCD_CHAR_SPACE); break;
     88a:	20 e0       	ldi	r18, 0x00	; 0
     88c:	30 e0       	ldi	r19, 0x00	; 0
     88e:	40 e0       	ldi	r20, 0x00	; 0
     890:	50 e0       	ldi	r21, 0x00	; 0
     892:	60 e0       	ldi	r22, 0x00	; 0
     894:	70 e0       	ldi	r23, 0x00	; 0
     896:	80 e0       	ldi	r24, 0x00	; 0
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     89e:	78 c0       	rjmp	.+240    	; 0x990 <__stack+0x131>
			case '-': GLCD_DisplaySpecialPattern(GLCD_CHAR_NEGATIVE); break;
     8a0:	28 e1       	ldi	r18, 0x18	; 24
     8a2:	38 e1       	ldi	r19, 0x18	; 24
     8a4:	48 e1       	ldi	r20, 0x18	; 24
     8a6:	58 e1       	ldi	r21, 0x18	; 24
     8a8:	68 e1       	ldi	r22, 0x18	; 24
     8aa:	70 e0       	ldi	r23, 0x00	; 0
     8ac:	80 e0       	ldi	r24, 0x00	; 0
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     8b4:	6d c0       	rjmp	.+218    	; 0x990 <__stack+0x131>
			
			case '0': GLCD_DisplaySpecialPattern(GLCD_CHAR_0); break;
     8b6:	2e e3       	ldi	r18, 0x3E	; 62
     8b8:	31 e5       	ldi	r19, 0x51	; 81
     8ba:	49 e4       	ldi	r20, 0x49	; 73
     8bc:	55 e4       	ldi	r21, 0x45	; 69
     8be:	6e e3       	ldi	r22, 0x3E	; 62
     8c0:	70 e0       	ldi	r23, 0x00	; 0
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	90 e0       	ldi	r25, 0x00	; 0
     8c6:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     8ca:	62 c0       	rjmp	.+196    	; 0x990 <__stack+0x131>
			case '1': GLCD_DisplaySpecialPattern(GLCD_CHAR_1); break;
     8cc:	20 e0       	ldi	r18, 0x00	; 0
     8ce:	32 e4       	ldi	r19, 0x42	; 66
     8d0:	4f e7       	ldi	r20, 0x7F	; 127
     8d2:	50 e4       	ldi	r21, 0x40	; 64
     8d4:	60 e0       	ldi	r22, 0x00	; 0
     8d6:	70 e0       	ldi	r23, 0x00	; 0
     8d8:	80 e0       	ldi	r24, 0x00	; 0
     8da:	90 e0       	ldi	r25, 0x00	; 0
     8dc:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     8e0:	57 c0       	rjmp	.+174    	; 0x990 <__stack+0x131>
			case '2': GLCD_DisplaySpecialPattern(GLCD_CHAR_2); break;
     8e2:	22 e4       	ldi	r18, 0x42	; 66
     8e4:	31 e6       	ldi	r19, 0x61	; 97
     8e6:	41 e5       	ldi	r20, 0x51	; 81
     8e8:	59 e4       	ldi	r21, 0x49	; 73
     8ea:	66 e4       	ldi	r22, 0x46	; 70
     8ec:	70 e0       	ldi	r23, 0x00	; 0
     8ee:	80 e0       	ldi	r24, 0x00	; 0
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     8f6:	4c c0       	rjmp	.+152    	; 0x990 <__stack+0x131>
			case '3': GLCD_DisplaySpecialPattern(GLCD_CHAR_3); break;
     8f8:	21 e4       	ldi	r18, 0x41	; 65
     8fa:	39 e4       	ldi	r19, 0x49	; 73
     8fc:	49 e4       	ldi	r20, 0x49	; 73
     8fe:	59 e4       	ldi	r21, 0x49	; 73
     900:	66 e3       	ldi	r22, 0x36	; 54
     902:	70 e0       	ldi	r23, 0x00	; 0
     904:	80 e0       	ldi	r24, 0x00	; 0
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     90c:	41 c0       	rjmp	.+130    	; 0x990 <__stack+0x131>
			case '4': GLCD_DisplaySpecialPattern(GLCD_CHAR_4); break;
     90e:	28 e1       	ldi	r18, 0x18	; 24
     910:	34 e1       	ldi	r19, 0x14	; 20
     912:	42 e1       	ldi	r20, 0x12	; 18
     914:	5f e7       	ldi	r21, 0x7F	; 127
     916:	60 e1       	ldi	r22, 0x10	; 16
     918:	70 e0       	ldi	r23, 0x00	; 0
     91a:	80 e0       	ldi	r24, 0x00	; 0
     91c:	90 e0       	ldi	r25, 0x00	; 0
     91e:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     922:	36 c0       	rjmp	.+108    	; 0x990 <__stack+0x131>
			case '5': GLCD_DisplaySpecialPattern(GLCD_CHAR_5); break;
     924:	2f e4       	ldi	r18, 0x4F	; 79
     926:	39 e4       	ldi	r19, 0x49	; 73
     928:	49 e4       	ldi	r20, 0x49	; 73
     92a:	59 e4       	ldi	r21, 0x49	; 73
     92c:	61 e3       	ldi	r22, 0x31	; 49
     92e:	70 e0       	ldi	r23, 0x00	; 0
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     938:	2b c0       	rjmp	.+86     	; 0x990 <__stack+0x131>
			case '6': GLCD_DisplaySpecialPattern(GLCD_CHAR_6); break;
     93a:	2c e7       	ldi	r18, 0x7C	; 124
     93c:	3a e4       	ldi	r19, 0x4A	; 74
     93e:	49 e4       	ldi	r20, 0x49	; 73
     940:	59 e4       	ldi	r21, 0x49	; 73
     942:	61 e3       	ldi	r22, 0x31	; 49
     944:	70 e0       	ldi	r23, 0x00	; 0
     946:	80 e0       	ldi	r24, 0x00	; 0
     948:	90 e0       	ldi	r25, 0x00	; 0
     94a:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     94e:	20 c0       	rjmp	.+64     	; 0x990 <__stack+0x131>
			case '7': GLCD_DisplaySpecialPattern(GLCD_CHAR_7); break;
     950:	23 e0       	ldi	r18, 0x03	; 3
     952:	31 e0       	ldi	r19, 0x01	; 1
     954:	41 e7       	ldi	r20, 0x71	; 113
     956:	59 e0       	ldi	r21, 0x09	; 9
     958:	67 e0       	ldi	r22, 0x07	; 7
     95a:	70 e0       	ldi	r23, 0x00	; 0
     95c:	80 e0       	ldi	r24, 0x00	; 0
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     964:	15 c0       	rjmp	.+42     	; 0x990 <__stack+0x131>
			case '8': GLCD_DisplaySpecialPattern(GLCD_CHAR_8); break;
     966:	26 e3       	ldi	r18, 0x36	; 54
     968:	39 e4       	ldi	r19, 0x49	; 73
     96a:	49 e4       	ldi	r20, 0x49	; 73
     96c:	59 e4       	ldi	r21, 0x49	; 73
     96e:	66 e3       	ldi	r22, 0x36	; 54
     970:	70 e0       	ldi	r23, 0x00	; 0
     972:	80 e0       	ldi	r24, 0x00	; 0
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
     97a:	0a c0       	rjmp	.+20     	; 0x990 <__stack+0x131>
			case '9': GLCD_DisplaySpecialPattern(GLCD_CHAR_9); break;
     97c:	26 e0       	ldi	r18, 0x06	; 6
     97e:	39 e4       	ldi	r19, 0x49	; 73
     980:	49 e4       	ldi	r20, 0x49	; 73
     982:	59 e2       	ldi	r21, 0x29	; 41
     984:	6e e1       	ldi	r22, 0x1E	; 30
     986:	70 e0       	ldi	r23, 0x00	; 0
     988:	80 e0       	ldi	r24, 0x00	; 0
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
			default: break;
		}
		GLCD_SendInstruction(GLCD_SET_X_ADDRESS_PREFIX + Current_X_Address);
     990:	80 91 aa 00 	lds	r24, 0x00AA	; 0x8000aa <Current_X_Address>
     994:	88 54       	subi	r24, 0x48	; 72
     996:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
		GLCD_SendInstruction(GLCD_SET_Y_ADDRESS_PREFIX + Current_Y_Address);
     99a:	80 91 a9 00 	lds	r24, 0x00A9	; 0x8000a9 <Current_Y_Address>
     99e:	80 5c       	subi	r24, 0xC0	; 192
     9a0:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
		GLCD_SendData(0);
     9a4:	80 e0       	ldi	r24, 0x00	; 0
     9a6:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <GLCD_SendData>
		Current_Y_Address++;
     9aa:	80 91 a9 00 	lds	r24, 0x00A9	; 0x8000a9 <Current_Y_Address>
     9ae:	8f 5f       	subi	r24, 0xFF	; 255
     9b0:	80 93 a9 00 	sts	0x00A9, r24	; 0x8000a9 <Current_Y_Address>
		if (Current_Y_Address >= GLCD_MAX_PAGE_PIXEL_WIDTH && Current_Page == 0) {
     9b4:	80 34       	cpi	r24, 0x40	; 64
     9b6:	48 f0       	brcs	.+18     	; 0x9ca <__stack+0x16b>
     9b8:	80 91 a8 00 	lds	r24, 0x00A8	; 0x8000a8 <__data_end>
     9bc:	81 11       	cpse	r24, r1
     9be:	05 c0       	rjmp	.+10     	; 0x9ca <__stack+0x16b>
			GLCD_SelectPage(GLCD_PAGE_1);
     9c0:	82 e0       	ldi	r24, 0x02	; 2
     9c2:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <GLCD_SelectPage>
			Current_Y_Address = 0;
     9c6:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <Current_Y_Address>
     9ca:	08 95       	ret

000009cc <GLCD_DisplayString>:
		}
	}
}

void GLCD_DisplayString(u8* Data_Ptr) 
{
     9cc:	cf 93       	push	r28
     9ce:	df 93       	push	r29
     9d0:	ec 01       	movw	r28, r24
	while (*Data_Ptr != '\0') {
     9d2:	03 c0       	rjmp	.+6      	; 0x9da <GLCD_DisplayString+0xe>
		GLCD_DisplayCharacter(*Data_Ptr);
     9d4:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <GLCD_DisplayCharacter>
		Data_Ptr++;
     9d8:	21 96       	adiw	r28, 0x01	; 1
	}
}

void GLCD_DisplayString(u8* Data_Ptr) 
{
	while (*Data_Ptr != '\0') {
     9da:	88 81       	ld	r24, Y
     9dc:	81 11       	cpse	r24, r1
     9de:	fa cf       	rjmp	.-12     	; 0x9d4 <GLCD_DisplayString+0x8>
		GLCD_DisplayCharacter(*Data_Ptr);
		Data_Ptr++;
	}
}
     9e0:	df 91       	pop	r29
     9e2:	cf 91       	pop	r28
     9e4:	08 95       	ret

000009e6 <GLCD_DisplayInteger>:

void GLCD_DisplayInteger(s32 Data)
{
     9e6:	cf 92       	push	r12
     9e8:	df 92       	push	r13
     9ea:	ef 92       	push	r14
     9ec:	ff 92       	push	r15
     9ee:	0f 93       	push	r16
     9f0:	1f 93       	push	r17
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
     9f6:	00 d0       	rcall	.+0      	; 0x9f8 <GLCD_DisplayInteger+0x12>
     9f8:	00 d0       	rcall	.+0      	; 0x9fa <GLCD_DisplayInteger+0x14>
     9fa:	1f 92       	push	r1
     9fc:	cd b7       	in	r28, 0x3d	; 61
     9fe:	de b7       	in	r29, 0x3e	; 62
     a00:	6b 01       	movw	r12, r22
     a02:	7c 01       	movw	r14, r24
	if (Data < 0) {
     a04:	99 23       	and	r25, r25
     a06:	5c f4       	brge	.+22     	; 0xa1e <GLCD_DisplayInteger+0x38>
		GLCD_DisplayCharacter('-');
     a08:	8d e2       	ldi	r24, 0x2D	; 45
     a0a:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <GLCD_DisplayCharacter>
		Data = -1 * Data;
     a0e:	f0 94       	com	r15
     a10:	e0 94       	com	r14
     a12:	d0 94       	com	r13
     a14:	c0 94       	com	r12
     a16:	c1 1c       	adc	r12, r1
     a18:	d1 1c       	adc	r13, r1
     a1a:	e1 1c       	adc	r14, r1
     a1c:	f1 1c       	adc	r15, r1
	}
	u8 u8Local_Digit = 0U;
	char str_reversed[5] = "";
     a1e:	1a 82       	std	Y+2, r1	; 0x02
     a20:	19 82       	std	Y+1, r1	; 0x01
     a22:	fe 01       	movw	r30, r28
     a24:	33 96       	adiw	r30, 0x03	; 3
     a26:	83 e0       	ldi	r24, 0x03	; 3
     a28:	df 01       	movw	r26, r30
     a2a:	1d 92       	st	X+, r1
     a2c:	8a 95       	dec	r24
     a2e:	e9 f7       	brne	.-6      	; 0xa2a <GLCD_DisplayInteger+0x44>
	char* str_ptr = str_reversed;
     a30:	8e 01       	movw	r16, r28
     a32:	0f 5f       	subi	r16, 0xFF	; 255
     a34:	1f 4f       	sbci	r17, 0xFF	; 255
	do {
		u8Local_Digit = Data%10;
     a36:	c7 01       	movw	r24, r14
     a38:	b6 01       	movw	r22, r12
     a3a:	2a e0       	ldi	r18, 0x0A	; 10
     a3c:	30 e0       	ldi	r19, 0x00	; 0
     a3e:	40 e0       	ldi	r20, 0x00	; 0
     a40:	50 e0       	ldi	r21, 0x00	; 0
     a42:	0e 94 49 0b 	call	0x1692	; 0x1692 <__divmodsi4>
		*str_ptr = (char)(48 + u8Local_Digit); /* 48 is the ASCII code of '0' */
     a46:	60 5d       	subi	r22, 0xD0	; 208
     a48:	f8 01       	movw	r30, r16
     a4a:	61 93       	st	Z+, r22
     a4c:	8f 01       	movw	r16, r30
		Data = Data/10;
     a4e:	c2 2e       	mov	r12, r18
     a50:	d3 2e       	mov	r13, r19
     a52:	e4 2e       	mov	r14, r20
     a54:	f5 2e       	mov	r15, r21
		str_ptr++;
	} while (Data > 0);
     a56:	1c 14       	cp	r1, r12
     a58:	1d 04       	cpc	r1, r13
     a5a:	1e 04       	cpc	r1, r14
     a5c:	1f 04       	cpc	r1, r15
     a5e:	5c f3       	brlt	.-42     	; 0xa36 <GLCD_DisplayInteger+0x50>
	do {
		str_ptr--;
		GLCD_DisplayCharacter(*str_ptr);
     a60:	d8 01       	movw	r26, r16
     a62:	8e 91       	ld	r24, -X
     a64:	8d 01       	movw	r16, r26
     a66:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <GLCD_DisplayCharacter>
	} while (str_ptr != str_reversed);
     a6a:	ce 01       	movw	r24, r28
     a6c:	01 96       	adiw	r24, 0x01	; 1
     a6e:	80 17       	cp	r24, r16
     a70:	91 07       	cpc	r25, r17
     a72:	b1 f7       	brne	.-20     	; 0xa60 <GLCD_DisplayInteger+0x7a>
}
     a74:	0f 90       	pop	r0
     a76:	0f 90       	pop	r0
     a78:	0f 90       	pop	r0
     a7a:	0f 90       	pop	r0
     a7c:	0f 90       	pop	r0
     a7e:	df 91       	pop	r29
     a80:	cf 91       	pop	r28
     a82:	1f 91       	pop	r17
     a84:	0f 91       	pop	r16
     a86:	ff 90       	pop	r15
     a88:	ef 90       	pop	r14
     a8a:	df 90       	pop	r13
     a8c:	cf 90       	pop	r12
     a8e:	08 95       	ret

00000a90 <GLCD_DisplayFloatingPoint>:

void GLCD_DisplayFloatingPoint(f32 Data)
{
     a90:	8f 92       	push	r8
     a92:	9f 92       	push	r9
     a94:	af 92       	push	r10
     a96:	bf 92       	push	r11
     a98:	cf 92       	push	r12
     a9a:	df 92       	push	r13
     a9c:	ef 92       	push	r14
     a9e:	ff 92       	push	r15
     aa0:	cf 93       	push	r28
     aa2:	df 93       	push	r29
     aa4:	4b 01       	movw	r8, r22
     aa6:	5c 01       	movw	r10, r24
	/* Will display only 3 Decimal Places */
	u16 IntegerPart = (u16)Data;
     aa8:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
	GLCD_DisplayInteger(IntegerPart);
     aac:	6b 01       	movw	r12, r22
     aae:	e1 2c       	mov	r14, r1
     ab0:	f1 2c       	mov	r15, r1
     ab2:	c7 01       	movw	r24, r14
     ab4:	b6 01       	movw	r22, r12
     ab6:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <GLCD_DisplayInteger>
	GLCD_DisplayCharacter('.');
     aba:	8e e2       	ldi	r24, 0x2E	; 46
     abc:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <GLCD_DisplayCharacter>
	f32 DecimalPart = (Data - IntegerPart);
     ac0:	c7 01       	movw	r24, r14
     ac2:	b6 01       	movw	r22, r12
     ac4:	0e 94 3e 0a 	call	0x147c	; 0x147c <__floatunsisf>
     ac8:	9b 01       	movw	r18, r22
     aca:	ac 01       	movw	r20, r24
     acc:	c5 01       	movw	r24, r10
     ace:	b4 01       	movw	r22, r8
     ad0:	0e 94 30 09 	call	0x1260	; 0x1260 <__subsf3>
	u8 Digit = 0;
	for (u8 i = 0; i < 3; i++) {
     ad4:	d0 e0       	ldi	r29, 0x00	; 0
     ad6:	1c c0       	rjmp	.+56     	; 0xb10 <GLCD_DisplayFloatingPoint+0x80>
		Digit = (u8)(DecimalPart * 10.0);
     ad8:	20 e0       	ldi	r18, 0x00	; 0
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	40 e2       	ldi	r20, 0x20	; 32
     ade:	51 e4       	ldi	r21, 0x41	; 65
     ae0:	0e 94 cc 0a 	call	0x1598	; 0x1598 <__mulsf3>
     ae4:	6b 01       	movw	r12, r22
     ae6:	7c 01       	movw	r14, r24
     ae8:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
     aec:	c6 2f       	mov	r28, r22
		GLCD_DisplayCharacter((char)(48+Digit));
     aee:	80 e3       	ldi	r24, 0x30	; 48
     af0:	8c 0f       	add	r24, r28
     af2:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <GLCD_DisplayCharacter>
		DecimalPart = ((DecimalPart*10.0) - Digit);
     af6:	6c 2f       	mov	r22, r28
     af8:	70 e0       	ldi	r23, 0x00	; 0
     afa:	80 e0       	ldi	r24, 0x00	; 0
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	0e 94 40 0a 	call	0x1480	; 0x1480 <__floatsisf>
     b02:	9b 01       	movw	r18, r22
     b04:	ac 01       	movw	r20, r24
     b06:	c7 01       	movw	r24, r14
     b08:	b6 01       	movw	r22, r12
     b0a:	0e 94 30 09 	call	0x1260	; 0x1260 <__subsf3>
	u16 IntegerPart = (u16)Data;
	GLCD_DisplayInteger(IntegerPart);
	GLCD_DisplayCharacter('.');
	f32 DecimalPart = (Data - IntegerPart);
	u8 Digit = 0;
	for (u8 i = 0; i < 3; i++) {
     b0e:	df 5f       	subi	r29, 0xFF	; 255
     b10:	d3 30       	cpi	r29, 0x03	; 3
     b12:	10 f3       	brcs	.-60     	; 0xad8 <GLCD_DisplayFloatingPoint+0x48>
		Digit = (u8)(DecimalPart * 10.0);
		GLCD_DisplayCharacter((char)(48+Digit));
		DecimalPart = ((DecimalPart*10.0) - Digit);
	}
}
     b14:	df 91       	pop	r29
     b16:	cf 91       	pop	r28
     b18:	ff 90       	pop	r15
     b1a:	ef 90       	pop	r14
     b1c:	df 90       	pop	r13
     b1e:	cf 90       	pop	r12
     b20:	bf 90       	pop	r11
     b22:	af 90       	pop	r10
     b24:	9f 90       	pop	r9
     b26:	8f 90       	pop	r8
     b28:	08 95       	ret

00000b2a <GLCD_GoToLine>:

void GLCD_GoToLine(u8 Line) {
     b2a:	cf 93       	push	r28
	if (Line < GLCD_MAX_LINES) {
     b2c:	88 30       	cpi	r24, 0x08	; 8
     b2e:	78 f4       	brcc	.+30     	; 0xb4e <GLCD_GoToLine+0x24>
     b30:	c8 2f       	mov	r28, r24
		GLCD_SelectPage(GLCD_PAGE_0);
     b32:	81 e0       	ldi	r24, 0x01	; 1
     b34:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <GLCD_SelectPage>
		Current_X_Address = Line;
     b38:	c0 93 aa 00 	sts	0x00AA, r28	; 0x8000aa <Current_X_Address>
		GLCD_SendInstruction(GLCD_SET_X_ADDRESS_PREFIX + Current_X_Address);
     b3c:	88 eb       	ldi	r24, 0xB8	; 184
     b3e:	8c 0f       	add	r24, r28
     b40:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
		Current_Y_Address = 0;
     b44:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <Current_Y_Address>
		GLCD_SendInstruction(GLCD_SET_Y_ADDRESS_PREFIX + Current_Y_Address);
     b48:	80 e4       	ldi	r24, 0x40	; 64
     b4a:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
	}
}
     b4e:	cf 91       	pop	r28
     b50:	08 95       	ret

00000b52 <GLCD_ClearDisplay>:

void GLCD_ClearDisplay(void) {
     b52:	cf 93       	push	r28
     b54:	df 93       	push	r29
	for (u8 Line = 0; Line < GLCD_MAX_LINES; Line++) {
     b56:	d0 e0       	ldi	r29, 0x00	; 0
     b58:	13 c0       	rjmp	.+38     	; 0xb80 <GLCD_ClearDisplay+0x2e>
		GLCD_GoToLine(Line);
     b5a:	8d 2f       	mov	r24, r29
     b5c:	0e 94 95 05 	call	0xb2a	; 0xb2a <GLCD_GoToLine>
		GLCD_SelectPage(GLCD_BOTH_PAGES);
     b60:	83 e0       	ldi	r24, 0x03	; 3
     b62:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <GLCD_SelectPage>
		for (u8 i = 0; i < GLCD_MAX_PAGE_PIXEL_WIDTH; i++) {
     b66:	c0 e0       	ldi	r28, 0x00	; 0
     b68:	08 c0       	rjmp	.+16     	; 0xb7a <GLCD_ClearDisplay+0x28>
			GLCD_SendInstruction(GLCD_SET_Y_ADDRESS_PREFIX + i);
     b6a:	80 e4       	ldi	r24, 0x40	; 64
     b6c:	8c 0f       	add	r24, r28
     b6e:	0e 94 08 02 	call	0x410	; 0x410 <GLCD_SendInstruction>
			GLCD_SendData(0);
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <GLCD_SendData>

void GLCD_ClearDisplay(void) {
	for (u8 Line = 0; Line < GLCD_MAX_LINES; Line++) {
		GLCD_GoToLine(Line);
		GLCD_SelectPage(GLCD_BOTH_PAGES);
		for (u8 i = 0; i < GLCD_MAX_PAGE_PIXEL_WIDTH; i++) {
     b78:	cf 5f       	subi	r28, 0xFF	; 255
     b7a:	c0 34       	cpi	r28, 0x40	; 64
     b7c:	b0 f3       	brcs	.-20     	; 0xb6a <GLCD_ClearDisplay+0x18>
		GLCD_SendInstruction(GLCD_SET_Y_ADDRESS_PREFIX + Current_Y_Address);
	}
}

void GLCD_ClearDisplay(void) {
	for (u8 Line = 0; Line < GLCD_MAX_LINES; Line++) {
     b7e:	df 5f       	subi	r29, 0xFF	; 255
     b80:	d8 30       	cpi	r29, 0x08	; 8
     b82:	58 f3       	brcs	.-42     	; 0xb5a <GLCD_ClearDisplay+0x8>
		for (u8 i = 0; i < GLCD_MAX_PAGE_PIXEL_WIDTH; i++) {
			GLCD_SendInstruction(GLCD_SET_Y_ADDRESS_PREFIX + i);
			GLCD_SendData(0);
		}
	}
	GLCD_Reset();
     b84:	0e 94 89 02 	call	0x512	; 0x512 <GLCD_Reset>
	GLCD_SelectPage(GLCD_PAGE_0);
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <GLCD_SelectPage>
	Current_Page = 0;
     b8e:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__data_end>
	GLCD_GoToLine(0);
     b92:	80 e0       	ldi	r24, 0x00	; 0
     b94:	0e 94 95 05 	call	0xb2a	; 0xb2a <GLCD_GoToLine>
}
     b98:	df 91       	pop	r29
     b9a:	cf 91       	pop	r28
     b9c:	08 95       	ret

00000b9e <ICU_Init>:

/* MCAL */
#include "ICU_interface.h"
#include "ICU_config.h"

void ICU_Init(const ICU_Config* Config_Ptr) {
     b9e:	fc 01       	movw	r30, r24
	/* Set ICP1 Pin (on PD6) as Input to trigger the ICU */
	CLR_BIT(*PORTD_DIR_REG, 6U);
     ba0:	81 b3       	in	r24, 0x11	; 17
     ba2:	8f 7b       	andi	r24, 0xBF	; 191
     ba4:	81 bb       	out	0x11, r24	; 17
	
	/* Clear Configurations on TCCR1A and TCCR1B */
	*TIMER1_CTRL_REG_A = 0x00U;
     ba6:	1f bc       	out	0x2f, r1	; 47
	*TIMER1_CTRL_REG_B = 0x00U;
     ba8:	1e bc       	out	0x2e, r1	; 46
	
	/* Timer 1 mode is set to normal */
	/* Set Prescaler */
	*TIMER1_CTRL_REG_B |= (Config_Ptr->Clk_Prescale);
     baa:	9e b5       	in	r25, 0x2e	; 46
     bac:	81 81       	ldd	r24, Z+1	; 0x01
     bae:	89 2b       	or	r24, r25
     bb0:	8e bd       	out	0x2e, r24	; 46
	
	/* Set Trigger Edge (Falling or Rising) */
	*TIMER1_CTRL_REG_B |= ((Config_Ptr->Trigger_Edge)<<ICU_TIMER1_EDGE_SELECT_BIT);
     bb2:	8e b5       	in	r24, 0x2e	; 46
     bb4:	92 81       	ldd	r25, Z+2	; 0x02
     bb6:	40 e4       	ldi	r20, 0x40	; 64
     bb8:	94 9f       	mul	r25, r20
     bba:	90 01       	movw	r18, r0
     bbc:	11 24       	eor	r1, r1
     bbe:	28 2b       	or	r18, r24
     bc0:	2e bd       	out	0x2e, r18	; 46
	
	/* Set Interrupt State */
	*TIMERS_INT_MASK_REG |= ((Config_Ptr->Int_State)<<ICU_TIMER1_INT_BIT);
     bc2:	29 b7       	in	r18, 0x39	; 57
     bc4:	93 81       	ldd	r25, Z+3	; 0x03
     bc6:	30 e2       	ldi	r19, 0x20	; 32
     bc8:	93 9f       	mul	r25, r19
     bca:	c0 01       	movw	r24, r0
     bcc:	11 24       	eor	r1, r1
     bce:	82 2b       	or	r24, r18
     bd0:	89 bf       	out	0x39, r24	; 57
	
	/* Clear Timer 1 and ICR Values */
	*(u16*)TIMER1_CNTR_REG_L = 0x0000U;
     bd2:	1d bc       	out	0x2d, r1	; 45
     bd4:	1c bc       	out	0x2c, r1	; 44
	*(u16*)TIMER1_INP_CAPT_REG_L = 0x0000U;
     bd6:	17 bc       	out	0x27, r1	; 39
     bd8:	16 bc       	out	0x26, r1	; 38
     bda:	08 95       	ret

00000bdc <ICU_SetTriggerEdge>:
}

void ICU_SetTriggerEdge(ICU_TimerChannelNo Timer_Chnl, ICU_TriggerEdgeType Edge) {
	CLR_BIT(*TIMER1_CTRL_REG_B, ICU_TIMER1_EDGE_SELECT_BIT);
     bdc:	9e b5       	in	r25, 0x2e	; 46
     bde:	9f 7b       	andi	r25, 0xBF	; 191
     be0:	9e bd       	out	0x2e, r25	; 46
	*TIMER1_CTRL_REG_B |= (Edge<<ICU_TIMER1_EDGE_SELECT_BIT);
     be2:	9e b5       	in	r25, 0x2e	; 46
     be4:	80 e4       	ldi	r24, 0x40	; 64
     be6:	68 9f       	mul	r22, r24
     be8:	b0 01       	movw	r22, r0
     bea:	11 24       	eor	r1, r1
     bec:	69 2b       	or	r22, r25
     bee:	6e bd       	out	0x2e, r22	; 46
     bf0:	08 95       	ret

00000bf2 <ICU_ClearTimerValue>:

}

void ICU_ClearTimerValue(ICU_TimerChannelNo Timer_Chnl) {
	
	*(u16*)TIMER1_CNTR_REG_L = 0x0000U;
     bf2:	1d bc       	out	0x2d, r1	; 45
     bf4:	1c bc       	out	0x2c, r1	; 44
     bf6:	08 95       	ret

00000bf8 <ICU_GetICUValue>:
	u16 u16Local_Value = 0U;
	u16Local_Value = (*(u16*)TIMER1_INP_CAPT_REG_L);

	
	return u16Local_Value;
}
     bf8:	86 b5       	in	r24, 0x26	; 38
     bfa:	97 b5       	in	r25, 0x27	; 39
     bfc:	08 95       	ret

00000bfe <ICU_GetStatus>:



ICU_StatusType ICU_GetStatus(ICU_TimerChannelNo Timer_Chnl) {
	
	if (GET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT) == 1) {
     bfe:	08 b6       	in	r0, 0x38	; 56
     c00:	05 fe       	sbrs	r0, 5
     c02:	05 c0       	rjmp	.+10     	; 0xc0e <ICU_GetStatus+0x10>
		SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT);  /* Clear Flag */
     c04:	88 b7       	in	r24, 0x38	; 56
     c06:	80 62       	ori	r24, 0x20	; 32
     c08:	88 bf       	out	0x38, r24	; 56
		return ICU_EVENT_CATURED;
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	08 95       	ret
	}
	
	else {
		return ICU_RUNNING;
     c0e:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	return ICU_RUNNING;
}
     c10:	08 95       	ret

00000c12 <ICU_GetDutyCycle>:




void ICU_GetDutyCycle(ICU_TimerChannelNo Timer_Chnl, u16 Prescale_Value, ICU_DutyCycleType* Duty_Ptr) {
     c12:	4f 92       	push	r4
     c14:	5f 92       	push	r5
     c16:	6f 92       	push	r6
     c18:	7f 92       	push	r7
     c1a:	8f 92       	push	r8
     c1c:	9f 92       	push	r9
     c1e:	af 92       	push	r10
     c20:	bf 92       	push	r11
     c22:	cf 92       	push	r12
     c24:	df 92       	push	r13
     c26:	ef 92       	push	r14
     c28:	ff 92       	push	r15
     c2a:	0f 93       	push	r16
     c2c:	1f 93       	push	r17
     c2e:	cf 93       	push	r28
     c30:	df 93       	push	r29
     c32:	eb 01       	movw	r28, r22
     c34:	8a 01       	movw	r16, r20
	/* Clear Input Capture Flag for safety */
	SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT);
     c36:	88 b7       	in	r24, 0x38	; 56
     c38:	80 62       	ori	r24, 0x20	; 32
     c3a:	88 bf       	out	0x38, r24	; 56
	ICU_SetTriggerEdge(ICU_TIMER_1, ICU_TRIGGER_RISING_EDGE);
     c3c:	61 e0       	ldi	r22, 0x01	; 1
     c3e:	80 e0       	ldi	r24, 0x00	; 0
     c40:	0e 94 ee 05 	call	0xbdc	; 0xbdc <ICU_SetTriggerEdge>
	
	/* Wait for the start of the period at rising edge */
	while (ICU_GetStatus(ICU_TIMER_1) == ICU_RUNNING) {
     c44:	80 e0       	ldi	r24, 0x00	; 0
     c46:	0e 94 ff 05 	call	0xbfe	; 0xbfe <ICU_GetStatus>
     c4a:	88 23       	and	r24, r24
     c4c:	d9 f3       	breq	.-10     	; 0xc44 <ICU_GetDutyCycle+0x32>
		; // Do Nothing
	}

	u32 u32Local_ON_Counts = 0;
	ICU_SetTriggerEdge(ICU_TIMER_1, ICU_TRIGGER_FALLING_EDGE);
     c4e:	60 e0       	ldi	r22, 0x00	; 0
     c50:	80 e0       	ldi	r24, 0x00	; 0
     c52:	0e 94 ee 05 	call	0xbdc	; 0xbdc <ICU_SetTriggerEdge>
	ICU_ClearTimerValue(ICU_TIMER_1);
     c56:	80 e0       	ldi	r24, 0x00	; 0
     c58:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <ICU_ClearTimerValue>
	
	/* Clear Input Capture Flag for safety */
	SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT);
     c5c:	88 b7       	in	r24, 0x38	; 56
     c5e:	80 62       	ori	r24, 0x20	; 32
     c60:	88 bf       	out	0x38, r24	; 56
	/* Wait for the start of the period at rising edge */
	while (ICU_GetStatus(ICU_TIMER_1) == ICU_RUNNING) {
		; // Do Nothing
	}

	u32 u32Local_ON_Counts = 0;
     c62:	c1 2c       	mov	r12, r1
     c64:	d1 2c       	mov	r13, r1
     c66:	76 01       	movw	r14, r12
	
	/* Clear Input Capture Flag for safety */
	SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT);
	
	/* Wait for the end of the high time at falling edge */
	while (ICU_GetStatus(ICU_TIMER_1) == ICU_RUNNING) {
     c68:	09 c0       	rjmp	.+18     	; 0xc7c <ICU_GetDutyCycle+0x6a>
		if (GET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT) == 1) {
     c6a:	08 b6       	in	r0, 0x38	; 56
     c6c:	02 fe       	sbrs	r0, 2
     c6e:	06 c0       	rjmp	.+12     	; 0xc7c <ICU_GetDutyCycle+0x6a>
			SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT);
     c70:	88 b7       	in	r24, 0x38	; 56
     c72:	84 60       	ori	r24, 0x04	; 4
     c74:	88 bf       	out	0x38, r24	; 56
			u32Local_ON_Counts += ICU_TIMER1_RESOLUTION;
     c76:	8f ef       	ldi	r24, 0xFF	; 255
     c78:	e8 1a       	sub	r14, r24
     c7a:	f8 0a       	sbc	r15, r24
	
	/* Clear Input Capture Flag for safety */
	SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT);
	
	/* Wait for the end of the high time at falling edge */
	while (ICU_GetStatus(ICU_TIMER_1) == ICU_RUNNING) {
     c7c:	80 e0       	ldi	r24, 0x00	; 0
     c7e:	0e 94 ff 05 	call	0xbfe	; 0xbfe <ICU_GetStatus>
     c82:	88 23       	and	r24, r24
     c84:	91 f3       	breq	.-28     	; 0xc6a <ICU_GetDutyCycle+0x58>
		if (GET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT) == 1) {
			SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT);
			u32Local_ON_Counts += ICU_TIMER1_RESOLUTION;
		}
	}
	u32Local_ON_Counts += ICU_GetICUValue(ICU_TIMER_1);
     c86:	80 e0       	ldi	r24, 0x00	; 0
     c88:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <ICU_GetICUValue>
     c8c:	c8 0e       	add	r12, r24
     c8e:	d9 1e       	adc	r13, r25
     c90:	e1 1c       	adc	r14, r1
     c92:	f1 1c       	adc	r15, r1

	u32 u32Local_OFF_Counts = 0;
	ICU_SetTriggerEdge(ICU_TIMER_1, ICU_TRIGGER_RISING_EDGE);
     c94:	61 e0       	ldi	r22, 0x01	; 1
     c96:	80 e0       	ldi	r24, 0x00	; 0
     c98:	0e 94 ee 05 	call	0xbdc	; 0xbdc <ICU_SetTriggerEdge>
	ICU_ClearTimerValue(ICU_TIMER_1);
     c9c:	80 e0       	ldi	r24, 0x00	; 0
     c9e:	0e 94 f9 05 	call	0xbf2	; 0xbf2 <ICU_ClearTimerValue>
	
	/* Clear Input Capture Flag for safety */
	SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT);
     ca2:	88 b7       	in	r24, 0x38	; 56
     ca4:	80 62       	ori	r24, 0x20	; 32
     ca6:	88 bf       	out	0x38, r24	; 56
	
	/* Wait for the end of the period at rising edge */
	while (ICU_GetStatus(ICU_TIMER_1) == ICU_RUNNING) {
     ca8:	06 c0       	rjmp	.+12     	; 0xcb6 <ICU_GetDutyCycle+0xa4>
		if (GET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT) == 1) {
     caa:	08 b6       	in	r0, 0x38	; 56
     cac:	02 fe       	sbrs	r0, 2
     cae:	03 c0       	rjmp	.+6      	; 0xcb6 <ICU_GetDutyCycle+0xa4>
			SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT);
     cb0:	88 b7       	in	r24, 0x38	; 56
     cb2:	84 60       	ori	r24, 0x04	; 4
     cb4:	88 bf       	out	0x38, r24	; 56
	
	/* Clear Input Capture Flag for safety */
	SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_INT_BIT);
	
	/* Wait for the end of the period at rising edge */
	while (ICU_GetStatus(ICU_TIMER_1) == ICU_RUNNING) {
     cb6:	80 e0       	ldi	r24, 0x00	; 0
     cb8:	0e 94 ff 05 	call	0xbfe	; 0xbfe <ICU_GetStatus>
     cbc:	88 23       	and	r24, r24
     cbe:	a9 f3       	breq	.-22     	; 0xcaa <ICU_GetDutyCycle+0x98>
		if (GET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT) == 1) {
			SET_BIT(*TIMERS_INT_FLAG_REG, ICU_TIMER1_OVF_FLAG_BIT);
			u32Local_OFF_Counts += ICU_TIMER1_RESOLUTION;
		}
	}
	u32Local_OFF_Counts = ICU_GetICUValue(ICU_TIMER_1);
     cc0:	80 e0       	ldi	r24, 0x00	; 0
     cc2:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <ICU_GetICUValue>
     cc6:	4c 01       	movw	r8, r24
     cc8:	a1 2c       	mov	r10, r1
     cca:	b1 2c       	mov	r11, r1

	Duty_Ptr->High_Time = (f32)(u32Local_ON_Counts * Prescale_Value * 1000.0 / F_CPU);
     ccc:	2e 01       	movw	r4, r28
     cce:	61 2c       	mov	r6, r1
     cd0:	71 2c       	mov	r7, r1
     cd2:	a7 01       	movw	r20, r14
     cd4:	96 01       	movw	r18, r12
     cd6:	c3 01       	movw	r24, r6
     cd8:	b2 01       	movw	r22, r4
     cda:	0e 94 39 0b 	call	0x1672	; 0x1672 <__mulsi3>
     cde:	0e 94 3e 0a 	call	0x147c	; 0x147c <__floatunsisf>
     ce2:	20 e0       	ldi	r18, 0x00	; 0
     ce4:	30 e0       	ldi	r19, 0x00	; 0
     ce6:	4a e7       	ldi	r20, 0x7A	; 122
     ce8:	54 e4       	ldi	r21, 0x44	; 68
     cea:	0e 94 cc 0a 	call	0x1598	; 0x1598 <__mulsf3>
     cee:	20 e0       	ldi	r18, 0x00	; 0
     cf0:	34 e2       	ldi	r19, 0x24	; 36
     cf2:	44 e7       	ldi	r20, 0x74	; 116
     cf4:	5b e4       	ldi	r21, 0x4B	; 75
     cf6:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
     cfa:	f8 01       	movw	r30, r16
     cfc:	60 83       	st	Z, r22
     cfe:	71 83       	std	Z+1, r23	; 0x01
     d00:	82 83       	std	Z+2, r24	; 0x02
     d02:	93 83       	std	Z+3, r25	; 0x03
	Duty_Ptr->Period_Time = (f32)((u32Local_ON_Counts+u32Local_OFF_Counts) * Prescale_Value * 1000.0 / F_CPU);
     d04:	c7 01       	movw	r24, r14
     d06:	b6 01       	movw	r22, r12
     d08:	68 0d       	add	r22, r8
     d0a:	79 1d       	adc	r23, r9
     d0c:	8a 1d       	adc	r24, r10
     d0e:	9b 1d       	adc	r25, r11
     d10:	a3 01       	movw	r20, r6
     d12:	92 01       	movw	r18, r4
     d14:	0e 94 39 0b 	call	0x1672	; 0x1672 <__mulsi3>
     d18:	0e 94 3e 0a 	call	0x147c	; 0x147c <__floatunsisf>
     d1c:	20 e0       	ldi	r18, 0x00	; 0
     d1e:	30 e0       	ldi	r19, 0x00	; 0
     d20:	4a e7       	ldi	r20, 0x7A	; 122
     d22:	54 e4       	ldi	r21, 0x44	; 68
     d24:	0e 94 cc 0a 	call	0x1598	; 0x1598 <__mulsf3>
     d28:	20 e0       	ldi	r18, 0x00	; 0
     d2a:	34 e2       	ldi	r19, 0x24	; 36
     d2c:	44 e7       	ldi	r20, 0x74	; 116
     d2e:	5b e4       	ldi	r21, 0x4B	; 75
     d30:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
     d34:	f8 01       	movw	r30, r16
     d36:	64 83       	std	Z+4, r22	; 0x04
     d38:	75 83       	std	Z+5, r23	; 0x05
     d3a:	86 83       	std	Z+6, r24	; 0x06
     d3c:	97 83       	std	Z+7, r25	; 0x07
}
     d3e:	df 91       	pop	r29
     d40:	cf 91       	pop	r28
     d42:	1f 91       	pop	r17
     d44:	0f 91       	pop	r16
     d46:	ff 90       	pop	r15
     d48:	ef 90       	pop	r14
     d4a:	df 90       	pop	r13
     d4c:	cf 90       	pop	r12
     d4e:	bf 90       	pop	r11
     d50:	af 90       	pop	r10
     d52:	9f 90       	pop	r9
     d54:	8f 90       	pop	r8
     d56:	7f 90       	pop	r7
     d58:	6f 90       	pop	r6
     d5a:	5f 90       	pop	r5
     d5c:	4f 90       	pop	r4
     d5e:	08 95       	ret

00000d60 <main>:
		60U						    // Duty Cycle Percentage
	}
};

int main(void)
{
     d60:	cf 93       	push	r28
     d62:	df 93       	push	r29
     d64:	cd b7       	in	r28, 0x3d	; 61
     d66:	de b7       	in	r29, 0x3e	; 62
     d68:	61 97       	sbiw	r28, 0x11	; 17
     d6a:	0f b6       	in	r0, 0x3f	; 63
     d6c:	f8 94       	cli
     d6e:	de bf       	out	0x3e, r29	; 62
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	cd bf       	out	0x3d, r28	; 61
	PWMDrawer_Init();
     d74:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <PWMDrawer_Init>
	PWM_Signal_SetUp Signal_Data = {0, 0, 0, 0, 0};
     d78:	fe 01       	movw	r30, r28
     d7a:	31 96       	adiw	r30, 0x01	; 1
     d7c:	81 e1       	ldi	r24, 0x11	; 17
     d7e:	df 01       	movw	r26, r30
     d80:	1d 92       	st	X+, r1
     d82:	8a 95       	dec	r24
     d84:	e9 f7       	brne	.-6      	; 0xd80 <main+0x20>
	f32 Scale_ms = 0.25;
	
	while(1)   
	{
		
		PWM_MeasureSignal(&Signal_Data);
     d86:	ce 01       	movw	r24, r28
     d88:	01 96       	adiw	r24, 0x01	; 1
     d8a:	0e 94 ee 06 	call	0xddc	; 0xddc <PWM_MeasureSignal>
		Scale_ms=((Signal_Data.Period_Time_ms) / 5);
     d8e:	6a 85       	ldd	r22, Y+10	; 0x0a
     d90:	7b 85       	ldd	r23, Y+11	; 0x0b
     d92:	8c 85       	ldd	r24, Y+12	; 0x0c
     d94:	9d 85       	ldd	r25, Y+13	; 0x0d
     d96:	20 e0       	ldi	r18, 0x00	; 0
     d98:	30 e0       	ldi	r19, 0x00	; 0
     d9a:	40 ea       	ldi	r20, 0xA0	; 160
     d9c:	50 e4       	ldi	r21, 0x40	; 64
     d9e:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
     da2:	ab 01       	movw	r20, r22
     da4:	bc 01       	movw	r22, r24
		PWM_DrawSignal(&Signal_Data, Scale_ms);
     da6:	ce 01       	movw	r24, r28
     da8:	01 96       	adiw	r24, 0x01	; 1
     daa:	0e 94 54 07 	call	0xea8	; 0xea8 <PWM_DrawSignal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dae:	bf ef       	ldi	r27, 0xFF	; 255
     db0:	23 ec       	ldi	r18, 0xC3	; 195
     db2:	89 e0       	ldi	r24, 0x09	; 9
     db4:	b1 50       	subi	r27, 0x01	; 1
     db6:	20 40       	sbci	r18, 0x00	; 0
     db8:	80 40       	sbci	r24, 0x00	; 0
     dba:	e1 f7       	brne	.-8      	; 0xdb4 <main+0x54>
     dbc:	00 c0       	rjmp	.+0      	; 0xdbe <main+0x5e>
     dbe:	00 00       	nop
     dc0:	e2 cf       	rjmp	.-60     	; 0xd86 <main+0x26>

00000dc2 <PWMDrawer_Init>:



void PWMDrawer_Init(void) {

	GLCD_init();
     dc2:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_init>
	GLCD_ClearDisplay();
     dc6:	0e 94 a9 05 	call	0xb52	; 0xb52 <GLCD_ClearDisplay>
	PWM_Init(&PWM_Setup[0]);		// Use Timer 0 to generate PWM on OC0=PB3
     dca:	8b e9       	ldi	r24, 0x9B	; 155
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	0e 94 b4 08 	call	0x1168	; 0x1168 <PWM_Init>
	ICU_Init(&ICU_SetUp);			// Timer 1 is used for Input Capture to get the PWM Signal
     dd2:	87 e9       	ldi	r24, 0x97	; 151
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	0e 94 cf 05 	call	0xb9e	; 0xb9e <ICU_Init>
     dda:	08 95       	ret

00000ddc <PWM_MeasureSignal>:
}

void PWM_MeasureSignal(PWM_Signal_SetUp* PWM_ptr) {
     ddc:	8f 92       	push	r8
     dde:	9f 92       	push	r9
     de0:	af 92       	push	r10
     de2:	bf 92       	push	r11
     de4:	cf 92       	push	r12
     de6:	df 92       	push	r13
     de8:	ef 92       	push	r14
     dea:	ff 92       	push	r15
     dec:	0f 93       	push	r16
     dee:	1f 93       	push	r17
     df0:	cf 93       	push	r28
     df2:	df 93       	push	r29
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
     df8:	28 97       	sbiw	r28, 0x08	; 8
     dfa:	0f b6       	in	r0, 0x3f	; 63
     dfc:	f8 94       	cli
     dfe:	de bf       	out	0x3e, r29	; 62
     e00:	0f be       	out	0x3f, r0	; 63
     e02:	cd bf       	out	0x3d, r28	; 61
     e04:	8c 01       	movw	r16, r24
	ICU_DutyCycleType Duty_Cycle_EXM = {0, 0};
     e06:	19 82       	std	Y+1, r1	; 0x01
     e08:	1a 82       	std	Y+2, r1	; 0x02
     e0a:	1b 82       	std	Y+3, r1	; 0x03
     e0c:	1c 82       	std	Y+4, r1	; 0x04
     e0e:	1d 82       	std	Y+5, r1	; 0x05
     e10:	1e 82       	std	Y+6, r1	; 0x06
     e12:	1f 82       	std	Y+7, r1	; 0x07
     e14:	18 86       	std	Y+8, r1	; 0x08
	ICU_GetDutyCycle(ICU_TIMER_1, 8U, &Duty_Cycle_EXM);
     e16:	ae 01       	movw	r20, r28
     e18:	4f 5f       	subi	r20, 0xFF	; 255
     e1a:	5f 4f       	sbci	r21, 0xFF	; 255
     e1c:	68 e0       	ldi	r22, 0x08	; 8
     e1e:	70 e0       	ldi	r23, 0x00	; 0
     e20:	80 e0       	ldi	r24, 0x00	; 0
     e22:	0e 94 09 06 	call	0xc12	; 0xc12 <ICU_GetDutyCycle>
	PWM_ptr->Period_Time_ms = Duty_Cycle_EXM.Period_Time;
     e26:	cd 80       	ldd	r12, Y+5	; 0x05
     e28:	de 80       	ldd	r13, Y+6	; 0x06
     e2a:	ef 80       	ldd	r14, Y+7	; 0x07
     e2c:	f8 84       	ldd	r15, Y+8	; 0x08
     e2e:	f8 01       	movw	r30, r16
     e30:	c1 86       	std	Z+9, r12	; 0x09
     e32:	d2 86       	std	Z+10, r13	; 0x0a
     e34:	e3 86       	std	Z+11, r14	; 0x0b
     e36:	f4 86       	std	Z+12, r15	; 0x0c
	PWM_ptr->High_Time_ms = Duty_Cycle_EXM.High_Time;
     e38:	89 80       	ldd	r8, Y+1	; 0x01
     e3a:	9a 80       	ldd	r9, Y+2	; 0x02
     e3c:	ab 80       	ldd	r10, Y+3	; 0x03
     e3e:	bc 80       	ldd	r11, Y+4	; 0x04
     e40:	81 82       	std	Z+1, r8	; 0x01
     e42:	92 82       	std	Z+2, r9	; 0x02
     e44:	a3 82       	std	Z+3, r10	; 0x03
     e46:	b4 82       	std	Z+4, r11	; 0x04
	
	PWM_ptr->Freq_kHz = (1.0 / (PWM_ptr->Period_Time_ms));
     e48:	a7 01       	movw	r20, r14
     e4a:	96 01       	movw	r18, r12
     e4c:	60 e0       	ldi	r22, 0x00	; 0
     e4e:	70 e0       	ldi	r23, 0x00	; 0
     e50:	80 e8       	ldi	r24, 0x80	; 128
     e52:	9f e3       	ldi	r25, 0x3F	; 63
     e54:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
     e58:	f8 01       	movw	r30, r16
     e5a:	65 87       	std	Z+13, r22	; 0x0d
     e5c:	76 87       	std	Z+14, r23	; 0x0e
     e5e:	87 87       	std	Z+15, r24	; 0x0f
     e60:	90 8b       	std	Z+16, r25	; 0x10
	PWM_ptr->Duty_Percent = (u8)((PWM_ptr->High_Time_ms) * 100.0 / (PWM_ptr->Period_Time_ms));
     e62:	20 e0       	ldi	r18, 0x00	; 0
     e64:	30 e0       	ldi	r19, 0x00	; 0
     e66:	48 ec       	ldi	r20, 0xC8	; 200
     e68:	52 e4       	ldi	r21, 0x42	; 66
     e6a:	c5 01       	movw	r24, r10
     e6c:	b4 01       	movw	r22, r8
     e6e:	0e 94 cc 0a 	call	0x1598	; 0x1598 <__mulsf3>
     e72:	a7 01       	movw	r20, r14
     e74:	96 01       	movw	r18, r12
     e76:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
     e7a:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
     e7e:	f8 01       	movw	r30, r16
     e80:	60 83       	st	Z, r22
}
     e82:	28 96       	adiw	r28, 0x08	; 8
     e84:	0f b6       	in	r0, 0x3f	; 63
     e86:	f8 94       	cli
     e88:	de bf       	out	0x3e, r29	; 62
     e8a:	0f be       	out	0x3f, r0	; 63
     e8c:	cd bf       	out	0x3d, r28	; 61
     e8e:	df 91       	pop	r29
     e90:	cf 91       	pop	r28
     e92:	1f 91       	pop	r17
     e94:	0f 91       	pop	r16
     e96:	ff 90       	pop	r15
     e98:	ef 90       	pop	r14
     e9a:	df 90       	pop	r13
     e9c:	cf 90       	pop	r12
     e9e:	bf 90       	pop	r11
     ea0:	af 90       	pop	r10
     ea2:	9f 90       	pop	r9
     ea4:	8f 90       	pop	r8
     ea6:	08 95       	ret

00000ea8 <PWM_DrawSignal>:

void PWM_DrawSignal(PWM_Signal_SetUp* Signal_Data_Ptr, f32 Scale_ms) {
     ea8:	af 92       	push	r10
     eaa:	bf 92       	push	r11
     eac:	cf 92       	push	r12
     eae:	df 92       	push	r13
     eb0:	ef 92       	push	r14
     eb2:	ff 92       	push	r15
     eb4:	0f 93       	push	r16
     eb6:	1f 93       	push	r17
     eb8:	cf 93       	push	r28
     eba:	df 93       	push	r29
     ebc:	cd b7       	in	r28, 0x3d	; 61
     ebe:	de b7       	in	r29, 0x3e	; 62
     ec0:	ec 97       	sbiw	r28, 0x3c	; 60
     ec2:	0f b6       	in	r0, 0x3f	; 63
     ec4:	f8 94       	cli
     ec6:	de bf       	out	0x3e, r29	; 62
     ec8:	0f be       	out	0x3f, r0	; 63
     eca:	cd bf       	out	0x3d, r28	; 61
     ecc:	5c 01       	movw	r10, r24
     ece:	6a 01       	movw	r12, r20
     ed0:	7b 01       	movw	r14, r22
	
	//Clear anything on the display at first
	GLCD_ClearDisplay(); 
     ed2:	0e 94 a9 05 	call	0xb52	; 0xb52 <GLCD_ClearDisplay>
	
	
	// Display  Frequency on Line 0  
	
	GLCD_GoToLine(0);
     ed6:	80 e0       	ldi	r24, 0x00	; 0
     ed8:	0e 94 95 05 	call	0xb2a	; 0xb2a <GLCD_GoToLine>
	char FreqKHz[15] = "Freq=\0";
     edc:	87 e0       	ldi	r24, 0x07	; 7
     ede:	e0 e6       	ldi	r30, 0x60	; 96
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	de 01       	movw	r26, r28
     ee4:	11 96       	adiw	r26, 0x01	; 1
     ee6:	01 90       	ld	r0, Z+
     ee8:	0d 92       	st	X+, r0
     eea:	8a 95       	dec	r24
     eec:	e1 f7       	brne	.-8      	; 0xee6 <PWM_DrawSignal+0x3e>
     eee:	18 e0       	ldi	r17, 0x08	; 8
     ef0:	fe 01       	movw	r30, r28
     ef2:	38 96       	adiw	r30, 0x08	; 8
     ef4:	df 01       	movw	r26, r30
     ef6:	81 2f       	mov	r24, r17
     ef8:	1d 92       	st	X+, r1
     efa:	8a 95       	dec	r24
     efc:	e9 f7       	brne	.-6      	; 0xef8 <PWM_DrawSignal+0x50>
	GLCD_DisplayString(FreqKHz);
     efe:	ce 01       	movw	r24, r28
     f00:	01 96       	adiw	r24, 0x01	; 1
     f02:	0e 94 e6 04 	call	0x9cc	; 0x9cc <GLCD_DisplayString>
	GLCD_DisplayFloatingPoint(Signal_Data_Ptr->Freq_kHz);
     f06:	d5 01       	movw	r26, r10
     f08:	1d 96       	adiw	r26, 0x0d	; 13
     f0a:	6d 91       	ld	r22, X+
     f0c:	7d 91       	ld	r23, X+
     f0e:	8d 91       	ld	r24, X+
     f10:	9c 91       	ld	r25, X
     f12:	50 97       	sbiw	r26, 0x10	; 16
     f14:	0e 94 48 05 	call	0xa90	; 0xa90 <GLCD_DisplayFloatingPoint>
	char KHz[5] = " kHz\0";
     f18:	85 e0       	ldi	r24, 0x05	; 5
     f1a:	e2 ea       	ldi	r30, 0xA2	; 162
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	de 01       	movw	r26, r28
     f20:	50 96       	adiw	r26, 0x10	; 16
     f22:	01 90       	ld	r0, Z+
     f24:	0d 92       	st	X+, r0
     f26:	8a 95       	dec	r24
     f28:	e1 f7       	brne	.-8      	; 0xf22 <PWM_DrawSignal+0x7a>
	GLCD_DisplayString(KHz);
     f2a:	ce 01       	movw	r24, r28
     f2c:	40 96       	adiw	r24, 0x10	; 16
     f2e:	0e 94 e6 04 	call	0x9cc	; 0x9cc <GLCD_DisplayString>

	// Display Duty cycle percentage on line 2 
	
	GLCD_GoToLine(2);
     f32:	82 e0       	ldi	r24, 0x02	; 2
     f34:	0e 94 95 05 	call	0xb2a	; 0xb2a <GLCD_GoToLine>
	char Duty_Val[15] = "Duty=\0";
     f38:	87 e0       	ldi	r24, 0x07	; 7
     f3a:	ef e6       	ldi	r30, 0x6F	; 111
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	de 01       	movw	r26, r28
     f40:	55 96       	adiw	r26, 0x15	; 21
     f42:	01 90       	ld	r0, Z+
     f44:	0d 92       	st	X+, r0
     f46:	8a 95       	dec	r24
     f48:	e1 f7       	brne	.-8      	; 0xf42 <PWM_DrawSignal+0x9a>
     f4a:	fe 01       	movw	r30, r28
     f4c:	7c 96       	adiw	r30, 0x1c	; 28
     f4e:	df 01       	movw	r26, r30
     f50:	81 2f       	mov	r24, r17
     f52:	1d 92       	st	X+, r1
     f54:	8a 95       	dec	r24
     f56:	e9 f7       	brne	.-6      	; 0xf52 <PWM_DrawSignal+0xaa>
	GLCD_DisplayString(Duty_Val);
     f58:	ce 01       	movw	r24, r28
     f5a:	45 96       	adiw	r24, 0x15	; 21
     f5c:	0e 94 e6 04 	call	0x9cc	; 0x9cc <GLCD_DisplayString>
	GLCD_DisplayInteger(Signal_Data_Ptr->Duty_Percent);
     f60:	d5 01       	movw	r26, r10
     f62:	6c 91       	ld	r22, X
     f64:	70 e0       	ldi	r23, 0x00	; 0
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <GLCD_DisplayInteger>
	char Percent[5] = " %\0";
     f6e:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <__DATA_REGION_ORIGIN__+0x1e>
     f72:	90 91 7f 00 	lds	r25, 0x007F	; 0x80007f <__DATA_REGION_ORIGIN__+0x1f>
     f76:	9d a3       	std	Y+37, r25	; 0x25
     f78:	8c a3       	std	Y+36, r24	; 0x24
     f7a:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__DATA_REGION_ORIGIN__+0x20>
     f7e:	90 91 81 00 	lds	r25, 0x0081	; 0x800081 <__DATA_REGION_ORIGIN__+0x21>
     f82:	9f a3       	std	Y+39, r25	; 0x27
     f84:	8e a3       	std	Y+38, r24	; 0x26
     f86:	18 a6       	std	Y+40, r1	; 0x28
	GLCD_DisplayString(Percent);
     f88:	ce 01       	movw	r24, r28
     f8a:	84 96       	adiw	r24, 0x24	; 36
     f8c:	0e 94 e6 04 	call	0x9cc	; 0x9cc <GLCD_DisplayString>


	/* Display Time in ms on Line 4 */
	
	GLCD_GoToLine(4);
     f90:	84 e0       	ldi	r24, 0x04	; 4
     f92:	0e 94 95 05 	call	0xb2a	; 0xb2a <GLCD_GoToLine>
	char Time_in_ms[15] = "Time=\0";
     f96:	87 e0       	ldi	r24, 0x07	; 7
     f98:	e3 e8       	ldi	r30, 0x83	; 131
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	de 01       	movw	r26, r28
     f9e:	99 96       	adiw	r26, 0x29	; 41
     fa0:	01 90       	ld	r0, Z+
     fa2:	0d 92       	st	X+, r0
     fa4:	8a 95       	dec	r24
     fa6:	e1 f7       	brne	.-8      	; 0xfa0 <PWM_DrawSignal+0xf8>
     fa8:	fe 01       	movw	r30, r28
     faa:	f0 96       	adiw	r30, 0x30	; 48
     fac:	df 01       	movw	r26, r30
     fae:	1d 92       	st	X+, r1
     fb0:	1a 95       	dec	r17
     fb2:	e9 f7       	brne	.-6      	; 0xfae <PWM_DrawSignal+0x106>
	GLCD_DisplayString(Time_in_ms);
     fb4:	ce 01       	movw	r24, r28
     fb6:	89 96       	adiw	r24, 0x29	; 41
     fb8:	0e 94 e6 04 	call	0x9cc	; 0x9cc <GLCD_DisplayString>
	GLCD_DisplayFloatingPoint(Signal_Data_Ptr->Period_Time_ms);
     fbc:	f5 01       	movw	r30, r10
     fbe:	61 85       	ldd	r22, Z+9	; 0x09
     fc0:	72 85       	ldd	r23, Z+10	; 0x0a
     fc2:	83 85       	ldd	r24, Z+11	; 0x0b
     fc4:	94 85       	ldd	r25, Z+12	; 0x0c
     fc6:	0e 94 48 05 	call	0xa90	; 0xa90 <GLCD_DisplayFloatingPoint>
	char milisecs[5] = "ms\0";
     fca:	80 91 92 00 	lds	r24, 0x0092	; 0x800092 <__DATA_REGION_ORIGIN__+0x32>
     fce:	90 91 93 00 	lds	r25, 0x0093	; 0x800093 <__DATA_REGION_ORIGIN__+0x33>
     fd2:	99 af       	std	Y+57, r25	; 0x39
     fd4:	88 af       	std	Y+56, r24	; 0x38
     fd6:	80 91 94 00 	lds	r24, 0x0094	; 0x800094 <__DATA_REGION_ORIGIN__+0x34>
     fda:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <__DATA_REGION_ORIGIN__+0x35>
     fde:	9b af       	std	Y+59, r25	; 0x3b
     fe0:	8a af       	std	Y+58, r24	; 0x3a
     fe2:	1c ae       	std	Y+60, r1	; 0x3c
	GLCD_DisplayString(milisecs);
     fe4:	ce 01       	movw	r24, r28
     fe6:	c8 96       	adiw	r24, 0x38	; 56
     fe8:	0e 94 e6 04 	call	0x9cc	; 0x9cc <GLCD_DisplayString>
	
	
	/* Display PWM  Signal from Line 6 */
	
	GLCD_GoToLine(6);
     fec:	86 e0       	ldi	r24, 0x06	; 6
     fee:	0e 94 95 05 	call	0xb2a	; 0xb2a <GLCD_GoToLine>
	u8 pixel_width_count = 0;
     ff2:	10 e0       	ldi	r17, 0x00	; 0
	u8 i;
	while (pixel_width_count < GLCD_MAX_LINE_PIXEL_WIDTH - 8U) {
     ff4:	4e c0       	rjmp	.+156    	; 0x1092 <PWM_DrawSignal+0x1ea>
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_RISING_EDGE); pixel_width_count += 5;
     ff6:	20 e4       	ldi	r18, 0x40	; 64
     ff8:	30 e4       	ldi	r19, 0x40	; 64
     ffa:	4e e7       	ldi	r20, 0x7E	; 126
     ffc:	52 e0       	ldi	r21, 0x02	; 2
     ffe:	62 e0       	ldi	r22, 0x02	; 2
    1000:	70 e0       	ldi	r23, 0x00	; 0
    1002:	80 e0       	ldi	r24, 0x00	; 0
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
    100a:	1b 5f       	subi	r17, 0xFB	; 251
		for (i = 0; i < ((u8)(Signal_Data_Ptr->High_Time_ms / Scale_ms)); i++) {
    100c:	00 e0       	ldi	r16, 0x00	; 0
    100e:	0c c0       	rjmp	.+24     	; 0x1028 <PWM_DrawSignal+0x180>
			GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_HIGH_LINE); pixel_width_count += 5;
    1010:	22 e0       	ldi	r18, 0x02	; 2
    1012:	32 e0       	ldi	r19, 0x02	; 2
    1014:	42 e0       	ldi	r20, 0x02	; 2
    1016:	52 e0       	ldi	r21, 0x02	; 2
    1018:	62 e0       	ldi	r22, 0x02	; 2
    101a:	70 e0       	ldi	r23, 0x00	; 0
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
    1024:	1b 5f       	subi	r17, 0xFB	; 251
	GLCD_GoToLine(6);
	u8 pixel_width_count = 0;
	u8 i;
	while (pixel_width_count < GLCD_MAX_LINE_PIXEL_WIDTH - 8U) {
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_RISING_EDGE); pixel_width_count += 5;
		for (i = 0; i < ((u8)(Signal_Data_Ptr->High_Time_ms / Scale_ms)); i++) {
    1026:	0f 5f       	subi	r16, 0xFF	; 255
    1028:	d5 01       	movw	r26, r10
    102a:	11 96       	adiw	r26, 0x01	; 1
    102c:	6d 91       	ld	r22, X+
    102e:	7d 91       	ld	r23, X+
    1030:	8d 91       	ld	r24, X+
    1032:	9c 91       	ld	r25, X
    1034:	14 97       	sbiw	r26, 0x04	; 4
    1036:	a7 01       	movw	r20, r14
    1038:	96 01       	movw	r18, r12
    103a:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
    103e:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
    1042:	06 17       	cp	r16, r22
    1044:	28 f3       	brcs	.-54     	; 0x1010 <PWM_DrawSignal+0x168>
			GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_HIGH_LINE); pixel_width_count += 5;
		}
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_FALLING_EDGE); pixel_width_count += 5;
    1046:	22 e0       	ldi	r18, 0x02	; 2
    1048:	32 e0       	ldi	r19, 0x02	; 2
    104a:	4e e7       	ldi	r20, 0x7E	; 126
    104c:	50 e4       	ldi	r21, 0x40	; 64
    104e:	60 e4       	ldi	r22, 0x40	; 64
    1050:	70 e0       	ldi	r23, 0x00	; 0
    1052:	80 e0       	ldi	r24, 0x00	; 0
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
    105a:	1b 5f       	subi	r17, 0xFB	; 251
		for (i = 0; i < ((u8)(Signal_Data_Ptr->Low_Time_ms / Scale_ms)); i++) {
    105c:	00 e0       	ldi	r16, 0x00	; 0
    105e:	0c c0       	rjmp	.+24     	; 0x1078 <PWM_DrawSignal+0x1d0>
			GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_LOW_LINE); pixel_width_count += 5;
    1060:	20 e4       	ldi	r18, 0x40	; 64
    1062:	30 e4       	ldi	r19, 0x40	; 64
    1064:	40 e4       	ldi	r20, 0x40	; 64
    1066:	50 e4       	ldi	r21, 0x40	; 64
    1068:	60 e4       	ldi	r22, 0x40	; 64
    106a:	70 e0       	ldi	r23, 0x00	; 0
    106c:	80 e0       	ldi	r24, 0x00	; 0
    106e:	90 e0       	ldi	r25, 0x00	; 0
    1070:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
    1074:	1b 5f       	subi	r17, 0xFB	; 251
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_RISING_EDGE); pixel_width_count += 5;
		for (i = 0; i < ((u8)(Signal_Data_Ptr->High_Time_ms / Scale_ms)); i++) {
			GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_HIGH_LINE); pixel_width_count += 5;
		}
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_FALLING_EDGE); pixel_width_count += 5;
		for (i = 0; i < ((u8)(Signal_Data_Ptr->Low_Time_ms / Scale_ms)); i++) {
    1076:	0f 5f       	subi	r16, 0xFF	; 255
    1078:	f5 01       	movw	r30, r10
    107a:	65 81       	ldd	r22, Z+5	; 0x05
    107c:	76 81       	ldd	r23, Z+6	; 0x06
    107e:	87 81       	ldd	r24, Z+7	; 0x07
    1080:	90 85       	ldd	r25, Z+8	; 0x08
    1082:	a7 01       	movw	r20, r14
    1084:	96 01       	movw	r18, r12
    1086:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
    108a:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
    108e:	06 17       	cp	r16, r22
    1090:	38 f3       	brcs	.-50     	; 0x1060 <PWM_DrawSignal+0x1b8>
	/* Display PWM  Signal from Line 6 */
	
	GLCD_GoToLine(6);
	u8 pixel_width_count = 0;
	u8 i;
	while (pixel_width_count < GLCD_MAX_LINE_PIXEL_WIDTH - 8U) {
    1092:	18 37       	cpi	r17, 0x78	; 120
    1094:	08 f4       	brcc	.+2      	; 0x1098 <PWM_DrawSignal+0x1f0>
    1096:	af cf       	rjmp	.-162    	; 0xff6 <PWM_DrawSignal+0x14e>
		}
	}
	
	/* Display Arrow for Time Period */
	
	GLCD_GoToLine(5);
    1098:	85 e0       	ldi	r24, 0x05	; 5
    109a:	0e 94 95 05 	call	0xb2a	; 0xb2a <GLCD_GoToLine>
	GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_LEFT_ARROW_HEAD);
    109e:	20 e0       	ldi	r18, 0x00	; 0
    10a0:	3e e3       	ldi	r19, 0x3E	; 62
    10a2:	48 e0       	ldi	r20, 0x08	; 8
    10a4:	5c e1       	ldi	r21, 0x1C	; 28
    10a6:	6a e2       	ldi	r22, 0x2A	; 42
    10a8:	70 e0       	ldi	r23, 0x00	; 0
    10aa:	80 e0       	ldi	r24, 0x00	; 0
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
	for (i = 0; i < ((u8)(Signal_Data_Ptr->High_Time_ms / Scale_ms)); i++) {
    10b2:	10 e0       	ldi	r17, 0x00	; 0
    10b4:	0b c0       	rjmp	.+22     	; 0x10cc <PWM_DrawSignal+0x224>
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_ARROW_MIDDLE_BODY);
    10b6:	28 e0       	ldi	r18, 0x08	; 8
    10b8:	38 e0       	ldi	r19, 0x08	; 8
    10ba:	48 e0       	ldi	r20, 0x08	; 8
    10bc:	58 e0       	ldi	r21, 0x08	; 8
    10be:	68 e0       	ldi	r22, 0x08	; 8
    10c0:	70 e0       	ldi	r23, 0x00	; 0
    10c2:	80 e0       	ldi	r24, 0x00	; 0
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
	
	/* Display Arrow for Time Period */
	
	GLCD_GoToLine(5);
	GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_LEFT_ARROW_HEAD);
	for (i = 0; i < ((u8)(Signal_Data_Ptr->High_Time_ms / Scale_ms)); i++) {
    10ca:	1f 5f       	subi	r17, 0xFF	; 255
    10cc:	d5 01       	movw	r26, r10
    10ce:	11 96       	adiw	r26, 0x01	; 1
    10d0:	6d 91       	ld	r22, X+
    10d2:	7d 91       	ld	r23, X+
    10d4:	8d 91       	ld	r24, X+
    10d6:	9c 91       	ld	r25, X
    10d8:	14 97       	sbiw	r26, 0x04	; 4
    10da:	a7 01       	movw	r20, r14
    10dc:	96 01       	movw	r18, r12
    10de:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
    10e2:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
    10e6:	16 17       	cp	r17, r22
    10e8:	30 f3       	brcs	.-52     	; 0x10b6 <PWM_DrawSignal+0x20e>
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_ARROW_MIDDLE_BODY);
	}
	GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_ARROW_MIDDLE_BODY);
    10ea:	28 e0       	ldi	r18, 0x08	; 8
    10ec:	38 e0       	ldi	r19, 0x08	; 8
    10ee:	48 e0       	ldi	r20, 0x08	; 8
    10f0:	58 e0       	ldi	r21, 0x08	; 8
    10f2:	68 e0       	ldi	r22, 0x08	; 8
    10f4:	70 e0       	ldi	r23, 0x00	; 0
    10f6:	80 e0       	ldi	r24, 0x00	; 0
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
	for (i = 0; i < ((u8)(Signal_Data_Ptr->Low_Time_ms / Scale_ms)); i++) {
    10fe:	10 e0       	ldi	r17, 0x00	; 0
    1100:	0b c0       	rjmp	.+22     	; 0x1118 <PWM_DrawSignal+0x270>
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_ARROW_MIDDLE_BODY);
    1102:	28 e0       	ldi	r18, 0x08	; 8
    1104:	38 e0       	ldi	r19, 0x08	; 8
    1106:	48 e0       	ldi	r20, 0x08	; 8
    1108:	58 e0       	ldi	r21, 0x08	; 8
    110a:	68 e0       	ldi	r22, 0x08	; 8
    110c:	70 e0       	ldi	r23, 0x00	; 0
    110e:	80 e0       	ldi	r24, 0x00	; 0
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>
	GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_LEFT_ARROW_HEAD);
	for (i = 0; i < ((u8)(Signal_Data_Ptr->High_Time_ms / Scale_ms)); i++) {
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_ARROW_MIDDLE_BODY);
	}
	GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_ARROW_MIDDLE_BODY);
	for (i = 0; i < ((u8)(Signal_Data_Ptr->Low_Time_ms / Scale_ms)); i++) {
    1116:	1f 5f       	subi	r17, 0xFF	; 255
    1118:	f5 01       	movw	r30, r10
    111a:	65 81       	ldd	r22, Z+5	; 0x05
    111c:	76 81       	ldd	r23, Z+6	; 0x06
    111e:	87 81       	ldd	r24, Z+7	; 0x07
    1120:	90 85       	ldd	r25, Z+8	; 0x08
    1122:	a7 01       	movw	r20, r14
    1124:	96 01       	movw	r18, r12
    1126:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
    112a:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
    112e:	16 17       	cp	r17, r22
    1130:	40 f3       	brcs	.-48     	; 0x1102 <PWM_DrawSignal+0x25a>
		GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_ARROW_MIDDLE_BODY);
	}
	GLCD_DisplaySpecialPattern(PWM_DRAWER_GLCD_RIGHT_ARROW_HEAD);
    1132:	2a e2       	ldi	r18, 0x2A	; 42
    1134:	3c e1       	ldi	r19, 0x1C	; 28
    1136:	48 e0       	ldi	r20, 0x08	; 8
    1138:	5e e3       	ldi	r21, 0x3E	; 62
    113a:	60 e0       	ldi	r22, 0x00	; 0
    113c:	70 e0       	ldi	r23, 0x00	; 0
    113e:	80 e0       	ldi	r24, 0x00	; 0
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	0e 94 98 02 	call	0x530	; 0x530 <GLCD_DisplaySpecialPattern>

}
    1146:	ec 96       	adiw	r28, 0x3c	; 60
    1148:	0f b6       	in	r0, 0x3f	; 63
    114a:	f8 94       	cli
    114c:	de bf       	out	0x3e, r29	; 62
    114e:	0f be       	out	0x3f, r0	; 63
    1150:	cd bf       	out	0x3d, r28	; 61
    1152:	df 91       	pop	r29
    1154:	cf 91       	pop	r28
    1156:	1f 91       	pop	r17
    1158:	0f 91       	pop	r16
    115a:	ff 90       	pop	r15
    115c:	ef 90       	pop	r14
    115e:	df 90       	pop	r13
    1160:	cf 90       	pop	r12
    1162:	bf 90       	pop	r11
    1164:	af 90       	pop	r10
    1166:	08 95       	ret

00001168 <PWM_Init>:
 */ 

/* MCAL */
#include "PWM_interface.h"

void PWM_Init(const PWM_Config* Config_Ptr) {
    1168:	dc 01       	movw	r26, r24
	
	// PWM GENERATED FROM TMR0

	/* Make PB3=OC0 as output */
	SET_BIT(*PORTB_DIR_REG, 3U);
    116a:	87 b3       	in	r24, 0x17	; 23
    116c:	88 60       	ori	r24, 0x08	; 8
    116e:	87 bb       	out	0x17, r24	; 23
	
	/* Clear TCCR0 Register Configurations */
	*TIMER0_CTRL_REG = 0x00U;
    1170:	13 be       	out	0x33, r1	; 51
	
	/* Set PWM Mode */
	*TIMER0_CTRL_REG |= (1U<<6U) | ((Config_Ptr->Mode)<<PWM_TIMER_0_FAST_BIT);
    1172:	23 b7       	in	r18, 0x33	; 51
    1174:	11 96       	adiw	r26, 0x01	; 1
    1176:	9c 91       	ld	r25, X
    1178:	11 97       	sbiw	r26, 0x01	; 1
    117a:	99 0f       	add	r25, r25
    117c:	99 0f       	add	r25, r25
    117e:	99 0f       	add	r25, r25
    1180:	92 2b       	or	r25, r18
    1182:	90 64       	ori	r25, 0x40	; 64
    1184:	93 bf       	out	0x33, r25	; 51
	
	/* Set PWM Output State (inverting or not) */
	*TIMER0_CTRL_REG |= (1U<<5U) | ((Config_Ptr->State)<<PWM_TIMER_0_INVERTING_BIT);
    1186:	23 b7       	in	r18, 0x33	; 51
    1188:	13 96       	adiw	r26, 0x03	; 3
    118a:	9c 91       	ld	r25, X
    118c:	13 97       	sbiw	r26, 0x03	; 3
    118e:	92 95       	swap	r25
    1190:	90 7f       	andi	r25, 0xF0	; 240
    1192:	92 2b       	or	r25, r18
    1194:	90 62       	ori	r25, 0x20	; 32
    1196:	93 bf       	out	0x33, r25	; 51
	
	/* Select Clock Source and Prescaler */
	switch (Config_Ptr->Clk_Prescale) {
    1198:	12 96       	adiw	r26, 0x02	; 2
    119a:	8c 91       	ld	r24, X
    119c:	12 97       	sbiw	r26, 0x02	; 2
    119e:	48 2f       	mov	r20, r24
    11a0:	50 e0       	ldi	r21, 0x00	; 0
    11a2:	48 30       	cpi	r20, 0x08	; 8
    11a4:	51 05       	cpc	r21, r1
    11a6:	e8 f4       	brcc	.+58     	; 0x11e2 <PWM_Init+0x7a>
    11a8:	fa 01       	movw	r30, r20
    11aa:	eb 57       	subi	r30, 0x7B	; 123
    11ac:	ff 4f       	sbci	r31, 0xFF	; 255
    11ae:	0c 94 68 0b 	jmp	0x16d0	; 0x16d0 <__tablejump2__>
		case PWM_NO_CLK_SRC:
		case PWM_PRESCALE_1:
		*TIMER0_CTRL_REG |= (Config_Ptr->Clk_Prescale); break;
    11b2:	93 b7       	in	r25, 0x33	; 51
    11b4:	89 2b       	or	r24, r25
    11b6:	83 bf       	out	0x33, r24	; 51
    11b8:	14 c0       	rjmp	.+40     	; 0x11e2 <PWM_Init+0x7a>
		case PWM_PRESCALE_8:
		*TIMER0_CTRL_REG |= (Config_Ptr->Clk_Prescale); break;
    11ba:	93 b7       	in	r25, 0x33	; 51
    11bc:	89 2b       	or	r24, r25
    11be:	83 bf       	out	0x33, r24	; 51
    11c0:	10 c0       	rjmp	.+32     	; 0x11e2 <PWM_Init+0x7a>
		case PWM_PRESCALE_64:
		*TIMER0_CTRL_REG |= ((Config_Ptr->Clk_Prescale)); break;
    11c2:	93 b7       	in	r25, 0x33	; 51
    11c4:	89 2b       	or	r24, r25
    11c6:	83 bf       	out	0x33, r24	; 51
    11c8:	0c c0       	rjmp	.+24     	; 0x11e2 <PWM_Init+0x7a>
		case PWM_PRESCALE_256:
		*TIMER0_CTRL_REG |= ((Config_Ptr->Clk_Prescale)); break;
    11ca:	93 b7       	in	r25, 0x33	; 51
    11cc:	89 2b       	or	r24, r25
    11ce:	83 bf       	out	0x33, r24	; 51
    11d0:	08 c0       	rjmp	.+16     	; 0x11e2 <PWM_Init+0x7a>
		case PWM_PRESCALE_1024:
		*TIMER0_CTRL_REG |= ((Config_Ptr->Clk_Prescale)); break;
    11d2:	93 b7       	in	r25, 0x33	; 51
    11d4:	89 2b       	or	r24, r25
    11d6:	83 bf       	out	0x33, r24	; 51
    11d8:	04 c0       	rjmp	.+8      	; 0x11e2 <PWM_Init+0x7a>
		case PWM_EXT_CLK_FALLING_EDGE:
		case PWM_EXT_CLK_RISING_EDGE:
		*TIMER0_CTRL_REG |= ((Config_Ptr->Clk_Prescale)-2U); break;
    11da:	93 b7       	in	r25, 0x33	; 51
    11dc:	82 50       	subi	r24, 0x02	; 2
    11de:	89 2b       	or	r24, r25
    11e0:	83 bf       	out	0x33, r24	; 51
		default: break;
	}
	
	
	/* Set Duty Value in OCR0 Register */
	*TIMER0_CMP_REG = 0x00U;
    11e2:	1c be       	out	0x3c, r1	; 60
	switch (Config_Ptr->State) {
    11e4:	13 96       	adiw	r26, 0x03	; 3
    11e6:	8c 91       	ld	r24, X
    11e8:	13 97       	sbiw	r26, 0x03	; 3
    11ea:	88 23       	and	r24, r24
    11ec:	19 f0       	breq	.+6      	; 0x11f4 <PWM_Init+0x8c>
    11ee:	81 30       	cpi	r24, 0x01	; 1
    11f0:	b9 f0       	breq	.+46     	; 0x1220 <PWM_Init+0xb8>
    11f2:	34 c0       	rjmp	.+104    	; 0x125c <PWM_Init+0xf4>
		case PWM_NON_INVERTED: *TIMER0_CMP_REG = (u8)((Config_Ptr->Duty_Percent) * PWM_TIMER_0_RES / 100.0); break;
    11f4:	16 96       	adiw	r26, 0x06	; 6
    11f6:	6c 91       	ld	r22, X
    11f8:	8f ef       	ldi	r24, 0xFF	; 255
    11fa:	68 9f       	mul	r22, r24
    11fc:	b0 01       	movw	r22, r0
    11fe:	11 24       	eor	r1, r1
    1200:	07 2e       	mov	r0, r23
    1202:	00 0c       	add	r0, r0
    1204:	88 0b       	sbc	r24, r24
    1206:	99 0b       	sbc	r25, r25
    1208:	0e 94 40 0a 	call	0x1480	; 0x1480 <__floatsisf>
    120c:	20 e0       	ldi	r18, 0x00	; 0
    120e:	30 e0       	ldi	r19, 0x00	; 0
    1210:	48 ec       	ldi	r20, 0xC8	; 200
    1212:	52 e4       	ldi	r21, 0x42	; 66
    1214:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
    1218:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
    121c:	6c bf       	out	0x3c, r22	; 60
    121e:	1e c0       	rjmp	.+60     	; 0x125c <PWM_Init+0xf4>
		case PWM_INVERTED: *TIMER0_CMP_REG = (u8)((100.0 - Config_Ptr->Duty_Percent) * PWM_TIMER_0_RES / 100.0); break;
    1220:	16 96       	adiw	r26, 0x06	; 6
    1222:	6c 91       	ld	r22, X
    1224:	70 e0       	ldi	r23, 0x00	; 0
    1226:	80 e0       	ldi	r24, 0x00	; 0
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	0e 94 40 0a 	call	0x1480	; 0x1480 <__floatsisf>
    122e:	9b 01       	movw	r18, r22
    1230:	ac 01       	movw	r20, r24
    1232:	60 e0       	ldi	r22, 0x00	; 0
    1234:	70 e0       	ldi	r23, 0x00	; 0
    1236:	88 ec       	ldi	r24, 0xC8	; 200
    1238:	92 e4       	ldi	r25, 0x42	; 66
    123a:	0e 94 30 09 	call	0x1260	; 0x1260 <__subsf3>
    123e:	20 e0       	ldi	r18, 0x00	; 0
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	4f e7       	ldi	r20, 0x7F	; 127
    1244:	53 e4       	ldi	r21, 0x43	; 67
    1246:	0e 94 cc 0a 	call	0x1598	; 0x1598 <__mulsf3>
    124a:	20 e0       	ldi	r18, 0x00	; 0
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	48 ec       	ldi	r20, 0xC8	; 200
    1250:	52 e4       	ldi	r21, 0x42	; 66
    1252:	0e 94 9d 09 	call	0x133a	; 0x133a <__divsf3>
    1256:	0e 94 0f 0a 	call	0x141e	; 0x141e <__fixunssfsi>
    125a:	6c bf       	out	0x3c, r22	; 60
		default: break;
	}
	
	/* Clear TCNT0 Register Configurations */
	*TIMER0_CNTR_REG = 0x00U;
    125c:	12 be       	out	0x32, r1	; 50
    125e:	08 95       	ret

00001260 <__subsf3>:
    1260:	50 58       	subi	r21, 0x80	; 128

00001262 <__addsf3>:
    1262:	bb 27       	eor	r27, r27
    1264:	aa 27       	eor	r26, r26
    1266:	0e 94 48 09 	call	0x1290	; 0x1290 <__addsf3x>
    126a:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__fp_round>
    126e:	0e 94 84 0a 	call	0x1508	; 0x1508 <__fp_pscA>
    1272:	38 f0       	brcs	.+14     	; 0x1282 <__addsf3+0x20>
    1274:	0e 94 8b 0a 	call	0x1516	; 0x1516 <__fp_pscB>
    1278:	20 f0       	brcs	.+8      	; 0x1282 <__addsf3+0x20>
    127a:	39 f4       	brne	.+14     	; 0x128a <__addsf3+0x28>
    127c:	9f 3f       	cpi	r25, 0xFF	; 255
    127e:	19 f4       	brne	.+6      	; 0x1286 <__addsf3+0x24>
    1280:	26 f4       	brtc	.+8      	; 0x128a <__addsf3+0x28>
    1282:	0c 94 81 0a 	jmp	0x1502	; 0x1502 <__fp_nan>
    1286:	0e f4       	brtc	.+2      	; 0x128a <__addsf3+0x28>
    1288:	e0 95       	com	r30
    128a:	e7 fb       	bst	r30, 7
    128c:	0c 94 7b 0a 	jmp	0x14f6	; 0x14f6 <__fp_inf>

00001290 <__addsf3x>:
    1290:	e9 2f       	mov	r30, r25
    1292:	0e 94 a3 0a 	call	0x1546	; 0x1546 <__fp_split3>
    1296:	58 f3       	brcs	.-42     	; 0x126e <__addsf3+0xc>
    1298:	ba 17       	cp	r27, r26
    129a:	62 07       	cpc	r22, r18
    129c:	73 07       	cpc	r23, r19
    129e:	84 07       	cpc	r24, r20
    12a0:	95 07       	cpc	r25, r21
    12a2:	20 f0       	brcs	.+8      	; 0x12ac <__addsf3x+0x1c>
    12a4:	79 f4       	brne	.+30     	; 0x12c4 <__addsf3x+0x34>
    12a6:	a6 f5       	brtc	.+104    	; 0x1310 <__addsf3x+0x80>
    12a8:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__fp_zero>
    12ac:	0e f4       	brtc	.+2      	; 0x12b0 <__addsf3x+0x20>
    12ae:	e0 95       	com	r30
    12b0:	0b 2e       	mov	r0, r27
    12b2:	ba 2f       	mov	r27, r26
    12b4:	a0 2d       	mov	r26, r0
    12b6:	0b 01       	movw	r0, r22
    12b8:	b9 01       	movw	r22, r18
    12ba:	90 01       	movw	r18, r0
    12bc:	0c 01       	movw	r0, r24
    12be:	ca 01       	movw	r24, r20
    12c0:	a0 01       	movw	r20, r0
    12c2:	11 24       	eor	r1, r1
    12c4:	ff 27       	eor	r31, r31
    12c6:	59 1b       	sub	r21, r25
    12c8:	99 f0       	breq	.+38     	; 0x12f0 <__addsf3x+0x60>
    12ca:	59 3f       	cpi	r21, 0xF9	; 249
    12cc:	50 f4       	brcc	.+20     	; 0x12e2 <__addsf3x+0x52>
    12ce:	50 3e       	cpi	r21, 0xE0	; 224
    12d0:	68 f1       	brcs	.+90     	; 0x132c <__addsf3x+0x9c>
    12d2:	1a 16       	cp	r1, r26
    12d4:	f0 40       	sbci	r31, 0x00	; 0
    12d6:	a2 2f       	mov	r26, r18
    12d8:	23 2f       	mov	r18, r19
    12da:	34 2f       	mov	r19, r20
    12dc:	44 27       	eor	r20, r20
    12de:	58 5f       	subi	r21, 0xF8	; 248
    12e0:	f3 cf       	rjmp	.-26     	; 0x12c8 <__addsf3x+0x38>
    12e2:	46 95       	lsr	r20
    12e4:	37 95       	ror	r19
    12e6:	27 95       	ror	r18
    12e8:	a7 95       	ror	r26
    12ea:	f0 40       	sbci	r31, 0x00	; 0
    12ec:	53 95       	inc	r21
    12ee:	c9 f7       	brne	.-14     	; 0x12e2 <__addsf3x+0x52>
    12f0:	7e f4       	brtc	.+30     	; 0x1310 <__addsf3x+0x80>
    12f2:	1f 16       	cp	r1, r31
    12f4:	ba 0b       	sbc	r27, r26
    12f6:	62 0b       	sbc	r22, r18
    12f8:	73 0b       	sbc	r23, r19
    12fa:	84 0b       	sbc	r24, r20
    12fc:	ba f0       	brmi	.+46     	; 0x132c <__addsf3x+0x9c>
    12fe:	91 50       	subi	r25, 0x01	; 1
    1300:	a1 f0       	breq	.+40     	; 0x132a <__addsf3x+0x9a>
    1302:	ff 0f       	add	r31, r31
    1304:	bb 1f       	adc	r27, r27
    1306:	66 1f       	adc	r22, r22
    1308:	77 1f       	adc	r23, r23
    130a:	88 1f       	adc	r24, r24
    130c:	c2 f7       	brpl	.-16     	; 0x12fe <__addsf3x+0x6e>
    130e:	0e c0       	rjmp	.+28     	; 0x132c <__addsf3x+0x9c>
    1310:	ba 0f       	add	r27, r26
    1312:	62 1f       	adc	r22, r18
    1314:	73 1f       	adc	r23, r19
    1316:	84 1f       	adc	r24, r20
    1318:	48 f4       	brcc	.+18     	; 0x132c <__addsf3x+0x9c>
    131a:	87 95       	ror	r24
    131c:	77 95       	ror	r23
    131e:	67 95       	ror	r22
    1320:	b7 95       	ror	r27
    1322:	f7 95       	ror	r31
    1324:	9e 3f       	cpi	r25, 0xFE	; 254
    1326:	08 f0       	brcs	.+2      	; 0x132a <__addsf3x+0x9a>
    1328:	b0 cf       	rjmp	.-160    	; 0x128a <__addsf3+0x28>
    132a:	93 95       	inc	r25
    132c:	88 0f       	add	r24, r24
    132e:	08 f0       	brcs	.+2      	; 0x1332 <__addsf3x+0xa2>
    1330:	99 27       	eor	r25, r25
    1332:	ee 0f       	add	r30, r30
    1334:	97 95       	ror	r25
    1336:	87 95       	ror	r24
    1338:	08 95       	ret

0000133a <__divsf3>:
    133a:	0e 94 b1 09 	call	0x1362	; 0x1362 <__divsf3x>
    133e:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__fp_round>
    1342:	0e 94 8b 0a 	call	0x1516	; 0x1516 <__fp_pscB>
    1346:	58 f0       	brcs	.+22     	; 0x135e <__divsf3+0x24>
    1348:	0e 94 84 0a 	call	0x1508	; 0x1508 <__fp_pscA>
    134c:	40 f0       	brcs	.+16     	; 0x135e <__divsf3+0x24>
    134e:	29 f4       	brne	.+10     	; 0x135a <__divsf3+0x20>
    1350:	5f 3f       	cpi	r21, 0xFF	; 255
    1352:	29 f0       	breq	.+10     	; 0x135e <__divsf3+0x24>
    1354:	0c 94 7b 0a 	jmp	0x14f6	; 0x14f6 <__fp_inf>
    1358:	51 11       	cpse	r21, r1
    135a:	0c 94 c6 0a 	jmp	0x158c	; 0x158c <__fp_szero>
    135e:	0c 94 81 0a 	jmp	0x1502	; 0x1502 <__fp_nan>

00001362 <__divsf3x>:
    1362:	0e 94 a3 0a 	call	0x1546	; 0x1546 <__fp_split3>
    1366:	68 f3       	brcs	.-38     	; 0x1342 <__divsf3+0x8>

00001368 <__divsf3_pse>:
    1368:	99 23       	and	r25, r25
    136a:	b1 f3       	breq	.-20     	; 0x1358 <__divsf3+0x1e>
    136c:	55 23       	and	r21, r21
    136e:	91 f3       	breq	.-28     	; 0x1354 <__divsf3+0x1a>
    1370:	95 1b       	sub	r25, r21
    1372:	55 0b       	sbc	r21, r21
    1374:	bb 27       	eor	r27, r27
    1376:	aa 27       	eor	r26, r26
    1378:	62 17       	cp	r22, r18
    137a:	73 07       	cpc	r23, r19
    137c:	84 07       	cpc	r24, r20
    137e:	38 f0       	brcs	.+14     	; 0x138e <__divsf3_pse+0x26>
    1380:	9f 5f       	subi	r25, 0xFF	; 255
    1382:	5f 4f       	sbci	r21, 0xFF	; 255
    1384:	22 0f       	add	r18, r18
    1386:	33 1f       	adc	r19, r19
    1388:	44 1f       	adc	r20, r20
    138a:	aa 1f       	adc	r26, r26
    138c:	a9 f3       	breq	.-22     	; 0x1378 <__divsf3_pse+0x10>
    138e:	35 d0       	rcall	.+106    	; 0x13fa <__divsf3_pse+0x92>
    1390:	0e 2e       	mov	r0, r30
    1392:	3a f0       	brmi	.+14     	; 0x13a2 <__divsf3_pse+0x3a>
    1394:	e0 e8       	ldi	r30, 0x80	; 128
    1396:	32 d0       	rcall	.+100    	; 0x13fc <__divsf3_pse+0x94>
    1398:	91 50       	subi	r25, 0x01	; 1
    139a:	50 40       	sbci	r21, 0x00	; 0
    139c:	e6 95       	lsr	r30
    139e:	00 1c       	adc	r0, r0
    13a0:	ca f7       	brpl	.-14     	; 0x1394 <__divsf3_pse+0x2c>
    13a2:	2b d0       	rcall	.+86     	; 0x13fa <__divsf3_pse+0x92>
    13a4:	fe 2f       	mov	r31, r30
    13a6:	29 d0       	rcall	.+82     	; 0x13fa <__divsf3_pse+0x92>
    13a8:	66 0f       	add	r22, r22
    13aa:	77 1f       	adc	r23, r23
    13ac:	88 1f       	adc	r24, r24
    13ae:	bb 1f       	adc	r27, r27
    13b0:	26 17       	cp	r18, r22
    13b2:	37 07       	cpc	r19, r23
    13b4:	48 07       	cpc	r20, r24
    13b6:	ab 07       	cpc	r26, r27
    13b8:	b0 e8       	ldi	r27, 0x80	; 128
    13ba:	09 f0       	breq	.+2      	; 0x13be <__divsf3_pse+0x56>
    13bc:	bb 0b       	sbc	r27, r27
    13be:	80 2d       	mov	r24, r0
    13c0:	bf 01       	movw	r22, r30
    13c2:	ff 27       	eor	r31, r31
    13c4:	93 58       	subi	r25, 0x83	; 131
    13c6:	5f 4f       	sbci	r21, 0xFF	; 255
    13c8:	3a f0       	brmi	.+14     	; 0x13d8 <__divsf3_pse+0x70>
    13ca:	9e 3f       	cpi	r25, 0xFE	; 254
    13cc:	51 05       	cpc	r21, r1
    13ce:	78 f0       	brcs	.+30     	; 0x13ee <__divsf3_pse+0x86>
    13d0:	0c 94 7b 0a 	jmp	0x14f6	; 0x14f6 <__fp_inf>
    13d4:	0c 94 c6 0a 	jmp	0x158c	; 0x158c <__fp_szero>
    13d8:	5f 3f       	cpi	r21, 0xFF	; 255
    13da:	e4 f3       	brlt	.-8      	; 0x13d4 <__divsf3_pse+0x6c>
    13dc:	98 3e       	cpi	r25, 0xE8	; 232
    13de:	d4 f3       	brlt	.-12     	; 0x13d4 <__divsf3_pse+0x6c>
    13e0:	86 95       	lsr	r24
    13e2:	77 95       	ror	r23
    13e4:	67 95       	ror	r22
    13e6:	b7 95       	ror	r27
    13e8:	f7 95       	ror	r31
    13ea:	9f 5f       	subi	r25, 0xFF	; 255
    13ec:	c9 f7       	brne	.-14     	; 0x13e0 <__divsf3_pse+0x78>
    13ee:	88 0f       	add	r24, r24
    13f0:	91 1d       	adc	r25, r1
    13f2:	96 95       	lsr	r25
    13f4:	87 95       	ror	r24
    13f6:	97 f9       	bld	r25, 7
    13f8:	08 95       	ret
    13fa:	e1 e0       	ldi	r30, 0x01	; 1
    13fc:	66 0f       	add	r22, r22
    13fe:	77 1f       	adc	r23, r23
    1400:	88 1f       	adc	r24, r24
    1402:	bb 1f       	adc	r27, r27
    1404:	62 17       	cp	r22, r18
    1406:	73 07       	cpc	r23, r19
    1408:	84 07       	cpc	r24, r20
    140a:	ba 07       	cpc	r27, r26
    140c:	20 f0       	brcs	.+8      	; 0x1416 <__divsf3_pse+0xae>
    140e:	62 1b       	sub	r22, r18
    1410:	73 0b       	sbc	r23, r19
    1412:	84 0b       	sbc	r24, r20
    1414:	ba 0b       	sbc	r27, r26
    1416:	ee 1f       	adc	r30, r30
    1418:	88 f7       	brcc	.-30     	; 0x13fc <__divsf3_pse+0x94>
    141a:	e0 95       	com	r30
    141c:	08 95       	ret

0000141e <__fixunssfsi>:
    141e:	0e 94 ab 0a 	call	0x1556	; 0x1556 <__fp_splitA>
    1422:	88 f0       	brcs	.+34     	; 0x1446 <__fixunssfsi+0x28>
    1424:	9f 57       	subi	r25, 0x7F	; 127
    1426:	98 f0       	brcs	.+38     	; 0x144e <__fixunssfsi+0x30>
    1428:	b9 2f       	mov	r27, r25
    142a:	99 27       	eor	r25, r25
    142c:	b7 51       	subi	r27, 0x17	; 23
    142e:	b0 f0       	brcs	.+44     	; 0x145c <__fixunssfsi+0x3e>
    1430:	e1 f0       	breq	.+56     	; 0x146a <__fixunssfsi+0x4c>
    1432:	66 0f       	add	r22, r22
    1434:	77 1f       	adc	r23, r23
    1436:	88 1f       	adc	r24, r24
    1438:	99 1f       	adc	r25, r25
    143a:	1a f0       	brmi	.+6      	; 0x1442 <__fixunssfsi+0x24>
    143c:	ba 95       	dec	r27
    143e:	c9 f7       	brne	.-14     	; 0x1432 <__fixunssfsi+0x14>
    1440:	14 c0       	rjmp	.+40     	; 0x146a <__fixunssfsi+0x4c>
    1442:	b1 30       	cpi	r27, 0x01	; 1
    1444:	91 f0       	breq	.+36     	; 0x146a <__fixunssfsi+0x4c>
    1446:	0e 94 c5 0a 	call	0x158a	; 0x158a <__fp_zero>
    144a:	b1 e0       	ldi	r27, 0x01	; 1
    144c:	08 95       	ret
    144e:	0c 94 c5 0a 	jmp	0x158a	; 0x158a <__fp_zero>
    1452:	67 2f       	mov	r22, r23
    1454:	78 2f       	mov	r23, r24
    1456:	88 27       	eor	r24, r24
    1458:	b8 5f       	subi	r27, 0xF8	; 248
    145a:	39 f0       	breq	.+14     	; 0x146a <__fixunssfsi+0x4c>
    145c:	b9 3f       	cpi	r27, 0xF9	; 249
    145e:	cc f3       	brlt	.-14     	; 0x1452 <__fixunssfsi+0x34>
    1460:	86 95       	lsr	r24
    1462:	77 95       	ror	r23
    1464:	67 95       	ror	r22
    1466:	b3 95       	inc	r27
    1468:	d9 f7       	brne	.-10     	; 0x1460 <__fixunssfsi+0x42>
    146a:	3e f4       	brtc	.+14     	; 0x147a <__fixunssfsi+0x5c>
    146c:	90 95       	com	r25
    146e:	80 95       	com	r24
    1470:	70 95       	com	r23
    1472:	61 95       	neg	r22
    1474:	7f 4f       	sbci	r23, 0xFF	; 255
    1476:	8f 4f       	sbci	r24, 0xFF	; 255
    1478:	9f 4f       	sbci	r25, 0xFF	; 255
    147a:	08 95       	ret

0000147c <__floatunsisf>:
    147c:	e8 94       	clt
    147e:	09 c0       	rjmp	.+18     	; 0x1492 <__floatsisf+0x12>

00001480 <__floatsisf>:
    1480:	97 fb       	bst	r25, 7
    1482:	3e f4       	brtc	.+14     	; 0x1492 <__floatsisf+0x12>
    1484:	90 95       	com	r25
    1486:	80 95       	com	r24
    1488:	70 95       	com	r23
    148a:	61 95       	neg	r22
    148c:	7f 4f       	sbci	r23, 0xFF	; 255
    148e:	8f 4f       	sbci	r24, 0xFF	; 255
    1490:	9f 4f       	sbci	r25, 0xFF	; 255
    1492:	99 23       	and	r25, r25
    1494:	a9 f0       	breq	.+42     	; 0x14c0 <__floatsisf+0x40>
    1496:	f9 2f       	mov	r31, r25
    1498:	96 e9       	ldi	r25, 0x96	; 150
    149a:	bb 27       	eor	r27, r27
    149c:	93 95       	inc	r25
    149e:	f6 95       	lsr	r31
    14a0:	87 95       	ror	r24
    14a2:	77 95       	ror	r23
    14a4:	67 95       	ror	r22
    14a6:	b7 95       	ror	r27
    14a8:	f1 11       	cpse	r31, r1
    14aa:	f8 cf       	rjmp	.-16     	; 0x149c <__floatsisf+0x1c>
    14ac:	fa f4       	brpl	.+62     	; 0x14ec <__floatsisf+0x6c>
    14ae:	bb 0f       	add	r27, r27
    14b0:	11 f4       	brne	.+4      	; 0x14b6 <__floatsisf+0x36>
    14b2:	60 ff       	sbrs	r22, 0
    14b4:	1b c0       	rjmp	.+54     	; 0x14ec <__floatsisf+0x6c>
    14b6:	6f 5f       	subi	r22, 0xFF	; 255
    14b8:	7f 4f       	sbci	r23, 0xFF	; 255
    14ba:	8f 4f       	sbci	r24, 0xFF	; 255
    14bc:	9f 4f       	sbci	r25, 0xFF	; 255
    14be:	16 c0       	rjmp	.+44     	; 0x14ec <__floatsisf+0x6c>
    14c0:	88 23       	and	r24, r24
    14c2:	11 f0       	breq	.+4      	; 0x14c8 <__floatsisf+0x48>
    14c4:	96 e9       	ldi	r25, 0x96	; 150
    14c6:	11 c0       	rjmp	.+34     	; 0x14ea <__floatsisf+0x6a>
    14c8:	77 23       	and	r23, r23
    14ca:	21 f0       	breq	.+8      	; 0x14d4 <__floatsisf+0x54>
    14cc:	9e e8       	ldi	r25, 0x8E	; 142
    14ce:	87 2f       	mov	r24, r23
    14d0:	76 2f       	mov	r23, r22
    14d2:	05 c0       	rjmp	.+10     	; 0x14de <__floatsisf+0x5e>
    14d4:	66 23       	and	r22, r22
    14d6:	71 f0       	breq	.+28     	; 0x14f4 <__floatsisf+0x74>
    14d8:	96 e8       	ldi	r25, 0x86	; 134
    14da:	86 2f       	mov	r24, r22
    14dc:	70 e0       	ldi	r23, 0x00	; 0
    14de:	60 e0       	ldi	r22, 0x00	; 0
    14e0:	2a f0       	brmi	.+10     	; 0x14ec <__floatsisf+0x6c>
    14e2:	9a 95       	dec	r25
    14e4:	66 0f       	add	r22, r22
    14e6:	77 1f       	adc	r23, r23
    14e8:	88 1f       	adc	r24, r24
    14ea:	da f7       	brpl	.-10     	; 0x14e2 <__floatsisf+0x62>
    14ec:	88 0f       	add	r24, r24
    14ee:	96 95       	lsr	r25
    14f0:	87 95       	ror	r24
    14f2:	97 f9       	bld	r25, 7
    14f4:	08 95       	ret

000014f6 <__fp_inf>:
    14f6:	97 f9       	bld	r25, 7
    14f8:	9f 67       	ori	r25, 0x7F	; 127
    14fa:	80 e8       	ldi	r24, 0x80	; 128
    14fc:	70 e0       	ldi	r23, 0x00	; 0
    14fe:	60 e0       	ldi	r22, 0x00	; 0
    1500:	08 95       	ret

00001502 <__fp_nan>:
    1502:	9f ef       	ldi	r25, 0xFF	; 255
    1504:	80 ec       	ldi	r24, 0xC0	; 192
    1506:	08 95       	ret

00001508 <__fp_pscA>:
    1508:	00 24       	eor	r0, r0
    150a:	0a 94       	dec	r0
    150c:	16 16       	cp	r1, r22
    150e:	17 06       	cpc	r1, r23
    1510:	18 06       	cpc	r1, r24
    1512:	09 06       	cpc	r0, r25
    1514:	08 95       	ret

00001516 <__fp_pscB>:
    1516:	00 24       	eor	r0, r0
    1518:	0a 94       	dec	r0
    151a:	12 16       	cp	r1, r18
    151c:	13 06       	cpc	r1, r19
    151e:	14 06       	cpc	r1, r20
    1520:	05 06       	cpc	r0, r21
    1522:	08 95       	ret

00001524 <__fp_round>:
    1524:	09 2e       	mov	r0, r25
    1526:	03 94       	inc	r0
    1528:	00 0c       	add	r0, r0
    152a:	11 f4       	brne	.+4      	; 0x1530 <__fp_round+0xc>
    152c:	88 23       	and	r24, r24
    152e:	52 f0       	brmi	.+20     	; 0x1544 <__fp_round+0x20>
    1530:	bb 0f       	add	r27, r27
    1532:	40 f4       	brcc	.+16     	; 0x1544 <__fp_round+0x20>
    1534:	bf 2b       	or	r27, r31
    1536:	11 f4       	brne	.+4      	; 0x153c <__fp_round+0x18>
    1538:	60 ff       	sbrs	r22, 0
    153a:	04 c0       	rjmp	.+8      	; 0x1544 <__fp_round+0x20>
    153c:	6f 5f       	subi	r22, 0xFF	; 255
    153e:	7f 4f       	sbci	r23, 0xFF	; 255
    1540:	8f 4f       	sbci	r24, 0xFF	; 255
    1542:	9f 4f       	sbci	r25, 0xFF	; 255
    1544:	08 95       	ret

00001546 <__fp_split3>:
    1546:	57 fd       	sbrc	r21, 7
    1548:	90 58       	subi	r25, 0x80	; 128
    154a:	44 0f       	add	r20, r20
    154c:	55 1f       	adc	r21, r21
    154e:	59 f0       	breq	.+22     	; 0x1566 <__fp_splitA+0x10>
    1550:	5f 3f       	cpi	r21, 0xFF	; 255
    1552:	71 f0       	breq	.+28     	; 0x1570 <__fp_splitA+0x1a>
    1554:	47 95       	ror	r20

00001556 <__fp_splitA>:
    1556:	88 0f       	add	r24, r24
    1558:	97 fb       	bst	r25, 7
    155a:	99 1f       	adc	r25, r25
    155c:	61 f0       	breq	.+24     	; 0x1576 <__fp_splitA+0x20>
    155e:	9f 3f       	cpi	r25, 0xFF	; 255
    1560:	79 f0       	breq	.+30     	; 0x1580 <__fp_splitA+0x2a>
    1562:	87 95       	ror	r24
    1564:	08 95       	ret
    1566:	12 16       	cp	r1, r18
    1568:	13 06       	cpc	r1, r19
    156a:	14 06       	cpc	r1, r20
    156c:	55 1f       	adc	r21, r21
    156e:	f2 cf       	rjmp	.-28     	; 0x1554 <__fp_split3+0xe>
    1570:	46 95       	lsr	r20
    1572:	f1 df       	rcall	.-30     	; 0x1556 <__fp_splitA>
    1574:	08 c0       	rjmp	.+16     	; 0x1586 <__fp_splitA+0x30>
    1576:	16 16       	cp	r1, r22
    1578:	17 06       	cpc	r1, r23
    157a:	18 06       	cpc	r1, r24
    157c:	99 1f       	adc	r25, r25
    157e:	f1 cf       	rjmp	.-30     	; 0x1562 <__fp_splitA+0xc>
    1580:	86 95       	lsr	r24
    1582:	71 05       	cpc	r23, r1
    1584:	61 05       	cpc	r22, r1
    1586:	08 94       	sec
    1588:	08 95       	ret

0000158a <__fp_zero>:
    158a:	e8 94       	clt

0000158c <__fp_szero>:
    158c:	bb 27       	eor	r27, r27
    158e:	66 27       	eor	r22, r22
    1590:	77 27       	eor	r23, r23
    1592:	cb 01       	movw	r24, r22
    1594:	97 f9       	bld	r25, 7
    1596:	08 95       	ret

00001598 <__mulsf3>:
    1598:	0e 94 df 0a 	call	0x15be	; 0x15be <__mulsf3x>
    159c:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__fp_round>
    15a0:	0e 94 84 0a 	call	0x1508	; 0x1508 <__fp_pscA>
    15a4:	38 f0       	brcs	.+14     	; 0x15b4 <__mulsf3+0x1c>
    15a6:	0e 94 8b 0a 	call	0x1516	; 0x1516 <__fp_pscB>
    15aa:	20 f0       	brcs	.+8      	; 0x15b4 <__mulsf3+0x1c>
    15ac:	95 23       	and	r25, r21
    15ae:	11 f0       	breq	.+4      	; 0x15b4 <__mulsf3+0x1c>
    15b0:	0c 94 7b 0a 	jmp	0x14f6	; 0x14f6 <__fp_inf>
    15b4:	0c 94 81 0a 	jmp	0x1502	; 0x1502 <__fp_nan>
    15b8:	11 24       	eor	r1, r1
    15ba:	0c 94 c6 0a 	jmp	0x158c	; 0x158c <__fp_szero>

000015be <__mulsf3x>:
    15be:	0e 94 a3 0a 	call	0x1546	; 0x1546 <__fp_split3>
    15c2:	70 f3       	brcs	.-36     	; 0x15a0 <__mulsf3+0x8>

000015c4 <__mulsf3_pse>:
    15c4:	95 9f       	mul	r25, r21
    15c6:	c1 f3       	breq	.-16     	; 0x15b8 <__mulsf3+0x20>
    15c8:	95 0f       	add	r25, r21
    15ca:	50 e0       	ldi	r21, 0x00	; 0
    15cc:	55 1f       	adc	r21, r21
    15ce:	62 9f       	mul	r22, r18
    15d0:	f0 01       	movw	r30, r0
    15d2:	72 9f       	mul	r23, r18
    15d4:	bb 27       	eor	r27, r27
    15d6:	f0 0d       	add	r31, r0
    15d8:	b1 1d       	adc	r27, r1
    15da:	63 9f       	mul	r22, r19
    15dc:	aa 27       	eor	r26, r26
    15de:	f0 0d       	add	r31, r0
    15e0:	b1 1d       	adc	r27, r1
    15e2:	aa 1f       	adc	r26, r26
    15e4:	64 9f       	mul	r22, r20
    15e6:	66 27       	eor	r22, r22
    15e8:	b0 0d       	add	r27, r0
    15ea:	a1 1d       	adc	r26, r1
    15ec:	66 1f       	adc	r22, r22
    15ee:	82 9f       	mul	r24, r18
    15f0:	22 27       	eor	r18, r18
    15f2:	b0 0d       	add	r27, r0
    15f4:	a1 1d       	adc	r26, r1
    15f6:	62 1f       	adc	r22, r18
    15f8:	73 9f       	mul	r23, r19
    15fa:	b0 0d       	add	r27, r0
    15fc:	a1 1d       	adc	r26, r1
    15fe:	62 1f       	adc	r22, r18
    1600:	83 9f       	mul	r24, r19
    1602:	a0 0d       	add	r26, r0
    1604:	61 1d       	adc	r22, r1
    1606:	22 1f       	adc	r18, r18
    1608:	74 9f       	mul	r23, r20
    160a:	33 27       	eor	r19, r19
    160c:	a0 0d       	add	r26, r0
    160e:	61 1d       	adc	r22, r1
    1610:	23 1f       	adc	r18, r19
    1612:	84 9f       	mul	r24, r20
    1614:	60 0d       	add	r22, r0
    1616:	21 1d       	adc	r18, r1
    1618:	82 2f       	mov	r24, r18
    161a:	76 2f       	mov	r23, r22
    161c:	6a 2f       	mov	r22, r26
    161e:	11 24       	eor	r1, r1
    1620:	9f 57       	subi	r25, 0x7F	; 127
    1622:	50 40       	sbci	r21, 0x00	; 0
    1624:	9a f0       	brmi	.+38     	; 0x164c <__mulsf3_pse+0x88>
    1626:	f1 f0       	breq	.+60     	; 0x1664 <__mulsf3_pse+0xa0>
    1628:	88 23       	and	r24, r24
    162a:	4a f0       	brmi	.+18     	; 0x163e <__mulsf3_pse+0x7a>
    162c:	ee 0f       	add	r30, r30
    162e:	ff 1f       	adc	r31, r31
    1630:	bb 1f       	adc	r27, r27
    1632:	66 1f       	adc	r22, r22
    1634:	77 1f       	adc	r23, r23
    1636:	88 1f       	adc	r24, r24
    1638:	91 50       	subi	r25, 0x01	; 1
    163a:	50 40       	sbci	r21, 0x00	; 0
    163c:	a9 f7       	brne	.-22     	; 0x1628 <__mulsf3_pse+0x64>
    163e:	9e 3f       	cpi	r25, 0xFE	; 254
    1640:	51 05       	cpc	r21, r1
    1642:	80 f0       	brcs	.+32     	; 0x1664 <__mulsf3_pse+0xa0>
    1644:	0c 94 7b 0a 	jmp	0x14f6	; 0x14f6 <__fp_inf>
    1648:	0c 94 c6 0a 	jmp	0x158c	; 0x158c <__fp_szero>
    164c:	5f 3f       	cpi	r21, 0xFF	; 255
    164e:	e4 f3       	brlt	.-8      	; 0x1648 <__mulsf3_pse+0x84>
    1650:	98 3e       	cpi	r25, 0xE8	; 232
    1652:	d4 f3       	brlt	.-12     	; 0x1648 <__mulsf3_pse+0x84>
    1654:	86 95       	lsr	r24
    1656:	77 95       	ror	r23
    1658:	67 95       	ror	r22
    165a:	b7 95       	ror	r27
    165c:	f7 95       	ror	r31
    165e:	e7 95       	ror	r30
    1660:	9f 5f       	subi	r25, 0xFF	; 255
    1662:	c1 f7       	brne	.-16     	; 0x1654 <__mulsf3_pse+0x90>
    1664:	fe 2b       	or	r31, r30
    1666:	88 0f       	add	r24, r24
    1668:	91 1d       	adc	r25, r1
    166a:	96 95       	lsr	r25
    166c:	87 95       	ror	r24
    166e:	97 f9       	bld	r25, 7
    1670:	08 95       	ret

00001672 <__mulsi3>:
    1672:	db 01       	movw	r26, r22
    1674:	8f 93       	push	r24
    1676:	9f 93       	push	r25
    1678:	0e 94 6e 0b 	call	0x16dc	; 0x16dc <__muluhisi3>
    167c:	bf 91       	pop	r27
    167e:	af 91       	pop	r26
    1680:	a2 9f       	mul	r26, r18
    1682:	80 0d       	add	r24, r0
    1684:	91 1d       	adc	r25, r1
    1686:	a3 9f       	mul	r26, r19
    1688:	90 0d       	add	r25, r0
    168a:	b2 9f       	mul	r27, r18
    168c:	90 0d       	add	r25, r0
    168e:	11 24       	eor	r1, r1
    1690:	08 95       	ret

00001692 <__divmodsi4>:
    1692:	05 2e       	mov	r0, r21
    1694:	97 fb       	bst	r25, 7
    1696:	1e f4       	brtc	.+6      	; 0x169e <__divmodsi4+0xc>
    1698:	00 94       	com	r0
    169a:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <__negsi2>
    169e:	57 fd       	sbrc	r21, 7
    16a0:	07 d0       	rcall	.+14     	; 0x16b0 <__divmodsi4_neg2>
    16a2:	0e 94 97 0b 	call	0x172e	; 0x172e <__udivmodsi4>
    16a6:	07 fc       	sbrc	r0, 7
    16a8:	03 d0       	rcall	.+6      	; 0x16b0 <__divmodsi4_neg2>
    16aa:	4e f4       	brtc	.+18     	; 0x16be <__divmodsi4_exit>
    16ac:	0c 94 60 0b 	jmp	0x16c0	; 0x16c0 <__negsi2>

000016b0 <__divmodsi4_neg2>:
    16b0:	50 95       	com	r21
    16b2:	40 95       	com	r20
    16b4:	30 95       	com	r19
    16b6:	21 95       	neg	r18
    16b8:	3f 4f       	sbci	r19, 0xFF	; 255
    16ba:	4f 4f       	sbci	r20, 0xFF	; 255
    16bc:	5f 4f       	sbci	r21, 0xFF	; 255

000016be <__divmodsi4_exit>:
    16be:	08 95       	ret

000016c0 <__negsi2>:
    16c0:	90 95       	com	r25
    16c2:	80 95       	com	r24
    16c4:	70 95       	com	r23
    16c6:	61 95       	neg	r22
    16c8:	7f 4f       	sbci	r23, 0xFF	; 255
    16ca:	8f 4f       	sbci	r24, 0xFF	; 255
    16cc:	9f 4f       	sbci	r25, 0xFF	; 255
    16ce:	08 95       	ret

000016d0 <__tablejump2__>:
    16d0:	ee 0f       	add	r30, r30
    16d2:	ff 1f       	adc	r31, r31
    16d4:	05 90       	lpm	r0, Z+
    16d6:	f4 91       	lpm	r31, Z
    16d8:	e0 2d       	mov	r30, r0
    16da:	09 94       	ijmp

000016dc <__muluhisi3>:
    16dc:	0e 94 b9 0b 	call	0x1772	; 0x1772 <__umulhisi3>
    16e0:	a5 9f       	mul	r26, r21
    16e2:	90 0d       	add	r25, r0
    16e4:	b4 9f       	mul	r27, r20
    16e6:	90 0d       	add	r25, r0
    16e8:	a4 9f       	mul	r26, r20
    16ea:	80 0d       	add	r24, r0
    16ec:	91 1d       	adc	r25, r1
    16ee:	11 24       	eor	r1, r1
    16f0:	08 95       	ret

000016f2 <__ashrdi3>:
    16f2:	97 fb       	bst	r25, 7
    16f4:	10 f8       	bld	r1, 0

000016f6 <__lshrdi3>:
    16f6:	16 94       	lsr	r1
    16f8:	00 08       	sbc	r0, r0
    16fa:	0f 93       	push	r16
    16fc:	08 30       	cpi	r16, 0x08	; 8
    16fe:	98 f0       	brcs	.+38     	; 0x1726 <__lshrdi3+0x30>
    1700:	08 50       	subi	r16, 0x08	; 8
    1702:	23 2f       	mov	r18, r19
    1704:	34 2f       	mov	r19, r20
    1706:	45 2f       	mov	r20, r21
    1708:	56 2f       	mov	r21, r22
    170a:	67 2f       	mov	r22, r23
    170c:	78 2f       	mov	r23, r24
    170e:	89 2f       	mov	r24, r25
    1710:	90 2d       	mov	r25, r0
    1712:	f4 cf       	rjmp	.-24     	; 0x16fc <__lshrdi3+0x6>
    1714:	05 94       	asr	r0
    1716:	97 95       	ror	r25
    1718:	87 95       	ror	r24
    171a:	77 95       	ror	r23
    171c:	67 95       	ror	r22
    171e:	57 95       	ror	r21
    1720:	47 95       	ror	r20
    1722:	37 95       	ror	r19
    1724:	27 95       	ror	r18
    1726:	0a 95       	dec	r16
    1728:	aa f7       	brpl	.-22     	; 0x1714 <__lshrdi3+0x1e>
    172a:	0f 91       	pop	r16
    172c:	08 95       	ret

0000172e <__udivmodsi4>:
    172e:	a1 e2       	ldi	r26, 0x21	; 33
    1730:	1a 2e       	mov	r1, r26
    1732:	aa 1b       	sub	r26, r26
    1734:	bb 1b       	sub	r27, r27
    1736:	fd 01       	movw	r30, r26
    1738:	0d c0       	rjmp	.+26     	; 0x1754 <__udivmodsi4_ep>

0000173a <__udivmodsi4_loop>:
    173a:	aa 1f       	adc	r26, r26
    173c:	bb 1f       	adc	r27, r27
    173e:	ee 1f       	adc	r30, r30
    1740:	ff 1f       	adc	r31, r31
    1742:	a2 17       	cp	r26, r18
    1744:	b3 07       	cpc	r27, r19
    1746:	e4 07       	cpc	r30, r20
    1748:	f5 07       	cpc	r31, r21
    174a:	20 f0       	brcs	.+8      	; 0x1754 <__udivmodsi4_ep>
    174c:	a2 1b       	sub	r26, r18
    174e:	b3 0b       	sbc	r27, r19
    1750:	e4 0b       	sbc	r30, r20
    1752:	f5 0b       	sbc	r31, r21

00001754 <__udivmodsi4_ep>:
    1754:	66 1f       	adc	r22, r22
    1756:	77 1f       	adc	r23, r23
    1758:	88 1f       	adc	r24, r24
    175a:	99 1f       	adc	r25, r25
    175c:	1a 94       	dec	r1
    175e:	69 f7       	brne	.-38     	; 0x173a <__udivmodsi4_loop>
    1760:	60 95       	com	r22
    1762:	70 95       	com	r23
    1764:	80 95       	com	r24
    1766:	90 95       	com	r25
    1768:	9b 01       	movw	r18, r22
    176a:	ac 01       	movw	r20, r24
    176c:	bd 01       	movw	r22, r26
    176e:	cf 01       	movw	r24, r30
    1770:	08 95       	ret

00001772 <__umulhisi3>:
    1772:	a2 9f       	mul	r26, r18
    1774:	b0 01       	movw	r22, r0
    1776:	b3 9f       	mul	r27, r19
    1778:	c0 01       	movw	r24, r0
    177a:	a3 9f       	mul	r26, r19
    177c:	70 0d       	add	r23, r0
    177e:	81 1d       	adc	r24, r1
    1780:	11 24       	eor	r1, r1
    1782:	91 1d       	adc	r25, r1
    1784:	b2 9f       	mul	r27, r18
    1786:	70 0d       	add	r23, r0
    1788:	81 1d       	adc	r24, r1
    178a:	11 24       	eor	r1, r1
    178c:	91 1d       	adc	r25, r1
    178e:	08 95       	ret

00001790 <_exit>:
    1790:	f8 94       	cli

00001792 <__stop_program>:
    1792:	ff cf       	rjmp	.-2      	; 0x1792 <__stop_program>
