Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Apr 14 05:38:43 2021
| Host         : VM2639-zhou-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file fifo_control_sets_placed.rpt
| Design       : fifo
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            5 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------+-----------------------------+------------------+----------------+
|          Clock Signal          |       Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------+-----------------------------+------------------+----------------+
|  sdu_ins/loop_a_reg[2]_i_2_n_0 |                           |                             |                1 |              3 |
|  sdu_ins/clk_out_reg_n_0       |                           |                             |                2 |              4 |
|  sdu_ins/clk_out_reg_n_0       |                           | sdu_ins/mask_reg[7]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                 |                           |                             |                2 |              4 |
|  clk_IBUF_BUFG                 | lcu_ins/rstate0           | rst_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG                 | lcu_ins/rstate[7]_i_1_n_0 | rst_IBUF                    |                2 |              8 |
|  clk_IBUF_BUFG                 | lcu_ins/we                |                             |                2 |             16 |
|  clk_IBUF_BUFG                 |                           | rst_IBUF                    |                7 |             18 |
+--------------------------------+---------------------------+-----------------------------+------------------+----------------+


