#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_00000137696b4430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000137696b1400 .scope module, "imm_gen_tb" "imm_gen_tb" 3 3;
 .timescale -9 -12;
v0000013769715750_0 .net "data_out", 31 0, v0000013769716fb0_0;  1 drivers
v00000137697163d0_0 .var "instr", 31 0;
S_00000137696bccd0 .scope module, "uut" "imm_gen" 3 8, 4 1 0, S_00000137696b1400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "data_out";
P_00000137696bce60 .param/l "ALI_OP" 1 4 7, C4<0010011>;
P_00000137696bce98 .param/l "BR_OP" 1 4 10, C4<1100011>;
P_00000137696bced0 .param/l "JAL" 1 4 12, C4<1101111>;
P_00000137696bcf08 .param/l "JALR" 1 4 11, C4<1100111>;
P_00000137696bcf40 .param/l "LUI" 1 4 13, C4<0110111>;
P_00000137696bcf78 .param/l "MEM_RD_OP" 1 4 9, C4<0000011>;
P_00000137696bcfb0 .param/l "MEM_WR_OP" 1 4 8, C4<0100011>;
P_00000137696bcfe8 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v00000137696ad100_0 .net *"_ivl_13", 0 0, L_0000013769717190;  1 drivers
v00000137696ad1a0_0 .net *"_ivl_14", 19 0, L_0000013769716290;  1 drivers
v00000137696ae000_0 .net *"_ivl_17", 6 0, L_0000013769716830;  1 drivers
v00000137696ad4c0_0 .net *"_ivl_19", 4 0, L_0000013769716470;  1 drivers
v00000137696ade20_0 .net *"_ivl_23", 0 0, L_0000013769715610;  1 drivers
v00000137696adec0_0 .net *"_ivl_24", 18 0, L_0000013769715c50;  1 drivers
v00000137696ad920_0 .net *"_ivl_27", 0 0, L_0000013769716d30;  1 drivers
v00000137696adf60_0 .net *"_ivl_29", 0 0, L_0000013769716b50;  1 drivers
v00000137696ad880_0 .net *"_ivl_31", 5 0, L_0000013769715ed0;  1 drivers
v00000137696adb00_0 .net *"_ivl_33", 3 0, L_0000013769716bf0;  1 drivers
L_0000013769719338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000137696ad9c0_0 .net/2u *"_ivl_34", 0 0, L_0000013769719338;  1 drivers
v00000137696adc40_0 .net *"_ivl_39", 0 0, L_00000137697160b0;  1 drivers
v00000137696ad240_0 .net *"_ivl_40", 10 0, L_0000013769716150;  1 drivers
v00000137696ad2e0_0 .net *"_ivl_43", 0 0, L_0000013769717230;  1 drivers
v00000137696ad380_0 .net *"_ivl_45", 7 0, L_00000137697165b0;  1 drivers
v00000137696ad420_0 .net *"_ivl_47", 0 0, L_0000013769717050;  1 drivers
v00000137696adce0_0 .net *"_ivl_49", 9 0, L_00000137697170f0;  1 drivers
v00000137696ad600_0 .net *"_ivl_5", 0 0, L_00000137697157f0;  1 drivers
L_0000013769719380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013769716970_0 .net/2u *"_ivl_50", 0 0, L_0000013769719380;  1 drivers
v0000013769716510_0 .net *"_ivl_55", 19 0, L_00000137697172d0;  1 drivers
L_00000137697193c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000013769716010_0 .net/2u *"_ivl_56", 11 0, L_00000137697193c8;  1 drivers
v0000013769716790_0 .net *"_ivl_6", 19 0, L_00000137697159d0;  1 drivers
L_0000013769719410 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000137697166f0_0 .net/2u *"_ivl_60", 26 0, L_0000013769719410;  1 drivers
v0000013769716f10_0 .net *"_ivl_63", 4 0, L_00000137697154d0;  1 drivers
v0000013769716330_0 .net *"_ivl_9", 11 0, L_0000013769715a70;  1 drivers
v0000013769716fb0_0 .var "data_out", 31 0;
v00000137697161f0_0 .net "func3", 2 0, L_0000013769715b10;  1 drivers
v0000013769716dd0_0 .net "imm_b", 31 0, L_0000013769715f70;  1 drivers
v0000013769715570_0 .net "imm_i", 31 0, L_0000013769715d90;  1 drivers
v00000137697168d0_0 .net "imm_j", 31 0, L_0000013769716650;  1 drivers
v0000013769716a10_0 .net "imm_s", 31 0, L_0000013769716ab0;  1 drivers
v0000013769715cf0_0 .net "imm_shamt", 31 0, L_0000013769715930;  1 drivers
v0000013769716e70_0 .net "imm_u", 31 0, L_0000013769715430;  1 drivers
v0000013769715e30_0 .net "instr", 31 0, v00000137697163d0_0;  1 drivers
v0000013769715bb0_0 .net "opcode", 6 0, L_0000013769716c90;  1 drivers
E_00000137696c0270/0 .event anyedge, v0000013769715bb0_0, v00000137697161f0_0, v0000013769715570_0, v0000013769715cf0_0;
E_00000137696c0270/1 .event anyedge, v0000013769716a10_0, v0000013769716dd0_0, v00000137697168d0_0, v0000013769716e70_0;
E_00000137696c0270 .event/or E_00000137696c0270/0, E_00000137696c0270/1;
L_0000013769716c90 .part v00000137697163d0_0, 0, 7;
L_0000013769715b10 .part v00000137697163d0_0, 12, 3;
L_00000137697157f0 .part v00000137697163d0_0, 31, 1;
LS_00000137697159d0_0_0 .concat [ 1 1 1 1], L_00000137697157f0, L_00000137697157f0, L_00000137697157f0, L_00000137697157f0;
LS_00000137697159d0_0_4 .concat [ 1 1 1 1], L_00000137697157f0, L_00000137697157f0, L_00000137697157f0, L_00000137697157f0;
LS_00000137697159d0_0_8 .concat [ 1 1 1 1], L_00000137697157f0, L_00000137697157f0, L_00000137697157f0, L_00000137697157f0;
LS_00000137697159d0_0_12 .concat [ 1 1 1 1], L_00000137697157f0, L_00000137697157f0, L_00000137697157f0, L_00000137697157f0;
LS_00000137697159d0_0_16 .concat [ 1 1 1 1], L_00000137697157f0, L_00000137697157f0, L_00000137697157f0, L_00000137697157f0;
LS_00000137697159d0_1_0 .concat [ 4 4 4 4], LS_00000137697159d0_0_0, LS_00000137697159d0_0_4, LS_00000137697159d0_0_8, LS_00000137697159d0_0_12;
LS_00000137697159d0_1_4 .concat [ 4 0 0 0], LS_00000137697159d0_0_16;
L_00000137697159d0 .concat [ 16 4 0 0], LS_00000137697159d0_1_0, LS_00000137697159d0_1_4;
L_0000013769715a70 .part v00000137697163d0_0, 20, 12;
L_0000013769715d90 .concat [ 12 20 0 0], L_0000013769715a70, L_00000137697159d0;
L_0000013769717190 .part v00000137697163d0_0, 31, 1;
LS_0000013769716290_0_0 .concat [ 1 1 1 1], L_0000013769717190, L_0000013769717190, L_0000013769717190, L_0000013769717190;
LS_0000013769716290_0_4 .concat [ 1 1 1 1], L_0000013769717190, L_0000013769717190, L_0000013769717190, L_0000013769717190;
LS_0000013769716290_0_8 .concat [ 1 1 1 1], L_0000013769717190, L_0000013769717190, L_0000013769717190, L_0000013769717190;
LS_0000013769716290_0_12 .concat [ 1 1 1 1], L_0000013769717190, L_0000013769717190, L_0000013769717190, L_0000013769717190;
LS_0000013769716290_0_16 .concat [ 1 1 1 1], L_0000013769717190, L_0000013769717190, L_0000013769717190, L_0000013769717190;
LS_0000013769716290_1_0 .concat [ 4 4 4 4], LS_0000013769716290_0_0, LS_0000013769716290_0_4, LS_0000013769716290_0_8, LS_0000013769716290_0_12;
LS_0000013769716290_1_4 .concat [ 4 0 0 0], LS_0000013769716290_0_16;
L_0000013769716290 .concat [ 16 4 0 0], LS_0000013769716290_1_0, LS_0000013769716290_1_4;
L_0000013769716830 .part v00000137697163d0_0, 25, 7;
L_0000013769716470 .part v00000137697163d0_0, 7, 5;
L_0000013769716ab0 .concat [ 5 7 20 0], L_0000013769716470, L_0000013769716830, L_0000013769716290;
L_0000013769715610 .part v00000137697163d0_0, 31, 1;
LS_0000013769715c50_0_0 .concat [ 1 1 1 1], L_0000013769715610, L_0000013769715610, L_0000013769715610, L_0000013769715610;
LS_0000013769715c50_0_4 .concat [ 1 1 1 1], L_0000013769715610, L_0000013769715610, L_0000013769715610, L_0000013769715610;
LS_0000013769715c50_0_8 .concat [ 1 1 1 1], L_0000013769715610, L_0000013769715610, L_0000013769715610, L_0000013769715610;
LS_0000013769715c50_0_12 .concat [ 1 1 1 1], L_0000013769715610, L_0000013769715610, L_0000013769715610, L_0000013769715610;
LS_0000013769715c50_0_16 .concat [ 1 1 1 0], L_0000013769715610, L_0000013769715610, L_0000013769715610;
LS_0000013769715c50_1_0 .concat [ 4 4 4 4], LS_0000013769715c50_0_0, LS_0000013769715c50_0_4, LS_0000013769715c50_0_8, LS_0000013769715c50_0_12;
LS_0000013769715c50_1_4 .concat [ 3 0 0 0], LS_0000013769715c50_0_16;
L_0000013769715c50 .concat [ 16 3 0 0], LS_0000013769715c50_1_0, LS_0000013769715c50_1_4;
L_0000013769716d30 .part v00000137697163d0_0, 31, 1;
L_0000013769716b50 .part v00000137697163d0_0, 7, 1;
L_0000013769715ed0 .part v00000137697163d0_0, 25, 6;
L_0000013769716bf0 .part v00000137697163d0_0, 8, 4;
LS_0000013769715f70_0_0 .concat [ 1 4 6 1], L_0000013769719338, L_0000013769716bf0, L_0000013769715ed0, L_0000013769716b50;
LS_0000013769715f70_0_4 .concat [ 1 19 0 0], L_0000013769716d30, L_0000013769715c50;
L_0000013769715f70 .concat [ 12 20 0 0], LS_0000013769715f70_0_0, LS_0000013769715f70_0_4;
L_00000137697160b0 .part v00000137697163d0_0, 31, 1;
LS_0000013769716150_0_0 .concat [ 1 1 1 1], L_00000137697160b0, L_00000137697160b0, L_00000137697160b0, L_00000137697160b0;
LS_0000013769716150_0_4 .concat [ 1 1 1 1], L_00000137697160b0, L_00000137697160b0, L_00000137697160b0, L_00000137697160b0;
LS_0000013769716150_0_8 .concat [ 1 1 1 0], L_00000137697160b0, L_00000137697160b0, L_00000137697160b0;
L_0000013769716150 .concat [ 4 4 3 0], LS_0000013769716150_0_0, LS_0000013769716150_0_4, LS_0000013769716150_0_8;
L_0000013769717230 .part v00000137697163d0_0, 31, 1;
L_00000137697165b0 .part v00000137697163d0_0, 12, 8;
L_0000013769717050 .part v00000137697163d0_0, 20, 1;
L_00000137697170f0 .part v00000137697163d0_0, 21, 10;
LS_0000013769716650_0_0 .concat [ 1 10 1 8], L_0000013769719380, L_00000137697170f0, L_0000013769717050, L_00000137697165b0;
LS_0000013769716650_0_4 .concat [ 1 11 0 0], L_0000013769717230, L_0000013769716150;
L_0000013769716650 .concat [ 20 12 0 0], LS_0000013769716650_0_0, LS_0000013769716650_0_4;
L_00000137697172d0 .part v00000137697163d0_0, 12, 20;
L_0000013769715430 .concat [ 12 20 0 0], L_00000137697193c8, L_00000137697172d0;
L_00000137697154d0 .part v00000137697163d0_0, 20, 5;
L_0000013769715930 .concat [ 5 27 0 0], L_00000137697154d0, L_0000013769719410;
    .scope S_00000137696bccd0;
T_0 ;
Ewait_0 .event/or E_00000137696c0270, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000013769715bb0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v00000137697161f0_0;
    %cmpi/ne 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000137697161f0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0000013769715570_0;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %load/vec4 v0000013769715cf0_0;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000013769716a10_0;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000013769715570_0;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000013769716dd0_0;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000013769715570_0;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v00000137697168d0_0;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000013769716e70_0;
    %store/vec4 v0000013769716fb0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000137696b1400;
T_1 ;
    %vpi_call/w 3 15 "$dumpfile", "imm_gen_waves.vcd" {0 0 0};
    %vpi_call/w 3 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000137696b1400 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000137696b1400;
T_2 ;
    %vpi_call/w 3 20 "$display", "\012=== Iniciando Testbench para imm_gen ===" {0 0 0};
    %pushi/vec4 10551571, 0, 32;
    %store/vec4 v00000137697163d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 26 "$display", "I-type (positivo): Esperado 0x0000000A, Obtenido 0x%h", v0000013769715750_0 {0 0 0};
    %pushi/vec4 4284580115, 0, 32;
    %store/vec4 v00000137697163d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 32 "$display", "I-type (negativo): Esperado 0xFFFFFFF6, Obtenido 0x%h", v0000013769715750_0 {0 0 0};
    %pushi/vec4 10691107, 0, 32;
    %store/vec4 v00000137697163d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 38 "$display", "S-type (positivo): Esperado 0x00000004, Obtenido 0x%h", v0000013769715750_0 {0 0 0};
    %pushi/vec4 4263550691, 0, 32;
    %store/vec4 v00000137697163d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 43 "$display", "B-type (negativo): Esperado 0xFFFFFFEC, Obtenido 0x%h", v0000013769715750_0 {0 0 0};
    %pushi/vec4 18874607, 0, 32;
    %store/vec4 v00000137697163d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 48 "$display", "J-type (grande): Esperado 0x00000120, Obtenido 0x%h", v0000013769715750_0 {0 0 0};
    %pushi/vec4 305418295, 0, 32;
    %store/vec4 v00000137697163d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 53 "$display", "U-type (LUI): Esperado 0x12345000, Obtenido 0x%h", v0000013769715750_0 {0 0 0};
    %pushi/vec4 5575955, 0, 32;
    %store/vec4 v00000137697163d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 3 58 "$display", "Shift (shamt=5): Esperado 0x00000005, Obtenido 0x%h", v0000013769715750_0 {0 0 0};
    %vpi_call/w 3 60 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "imm_gen_tb.sv";
    "imm_gen.sv";
