
istflow -prj "C:/Users/ShifT/GitHub/POP_timing_FPGA/Reveal.rvl" -design "POP_timer_POP_timers_AX2.rvp" 
-- all messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_error.log
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v' (VERI-1482)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1): INFO: compiling module 'TinyFPGA_A2' (VERI-1018)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(123): INFO: elaborating module 'TinyFPGA_A2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v(45): INFO: elaborating module 'clocks_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v(82): INFO: elaborating module 'POPtimers_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(26): INFO: elaborating module 'slow_clock_pulse_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(43): INFO: elaborating module 'quad_state_machine_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v(94): INFO: elaborating module 'DIV4PLL_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v(25): INFO: elaborating module 'count_n_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_2' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_3' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_4' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_5' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_6' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_7' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_8' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_9' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_10' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(21): INFO: elaborating module 'comparator_uniq_11' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(31): INFO: elaborating module 'countupdownpreload_uniq_1' (VERI-9000)
C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(31): INFO: elaborating module 'countupdownpreload_uniq_2' (VERI-9000)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="7"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/Program Files/Lattice/diamond/3.12/tcltk/bin/tclsh" "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/Reveal_generate.tcl".
all messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/Reveal/tinyfpga_a2_la0_bb.v'
all messages logged in file C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1,8-1,19) (VERI-1018) compiling module &apos;TinyFPGA_A2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v(1,1-123,10) (VERI-9000) elaborating module &apos;TinyFPGA_A2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v(13,1-45,11) (VERI-9000) elaborating module &apos;clocks_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v(1,1-82,10) (VERI-9000) elaborating module &apos;POPtimers_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(4,1-26,11) (VERI-9000) elaborating module &apos;slow_clock_pulse_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v(30,2-43,10) (VERI-9000) elaborating module &apos;quad_state_machine_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v(8,1-94,10) (VERI-9000) elaborating module &apos;DIV4PLL_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v(2,1-25,11) (VERI-9000) elaborating module &apos;count_n_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_3&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_4&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_5&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_6&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_7&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_8&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_9&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_10&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v(1,1-21,10) (VERI-9000) elaborating module &apos;comparator_uniq_11&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(2,1-31,10) (VERI-9000) elaborating module &apos;countupdownpreload_uniq_1&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="2"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v(2,1-31,10) (VERI-9000) elaborating module &apos;countupdownpreload_uniq_2&apos;" arg1="C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v" arg2="2"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_rvl.v'
Lpf file 'C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.lpf' is updated.

synthesis -f "POP_timer_POP_timers_AX2_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 23 21:15:38 2022


Command Line:  synthesis -f POP_timer_POP_timers_AX2_lattice.synproj -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = TinyFPGA_A2.
Target frequency = 38.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2 (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA (searchpath added)
-p C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/Reveal (searchpath added)
Key file = C:/Program Files/Lattice/diamond/3.12/module/reveal/document/reveal_test.dat
File C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File C:/Program Files/Lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/Program Files/Lattice/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/Program Files/Lattice/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_trig_gen.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_gen.v
Verilog design file = C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/reveal_workspace/tmpreveal/TinyFPGA_A2_rvl.v
NGD file = POP_timer_POP_timers_AX2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/program files/lattice/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/program files/lattice/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/shift/github/pop_timing_fpga/pop_timers_ax2/reveal_workspace/tmpreveal/tinyfpga_a2_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): TinyFPGA_A2
Last elaborated design is TinyFPGA_A2()
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = TinyFPGA_A2.
######## Converting I/O port pin3_sn to output.
######## Converting I/O port pin5 to output.
######## Converting I/O port pin9_jtgnb to output.



######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i8 is a one-to-one match with \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i13.
Duplicate register/latch removal. \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i9 is a one-to-one match with \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i14.
Duplicate register/latch removal. \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i15 is a one-to-one match with \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/rd_dout_tm_i0_i8.
Applying 38.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
TinyFPGA_A2_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in TinyFPGA_A2_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr1532153211643d8f.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr94712894712811acb3f6.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/Program Files/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="TinyFPGA_A2_reveal_coretop_instance/jupdate[0]" arg2="TinyFPGA_A2_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="6"  />

Design Results:
   1995 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file POP_timer_POP_timers_AX2.ngd.

################### Begin Area Report (TinyFPGA_A2)######################
Number of register bits => 755 of 1346 (56 % )
CCU2D => 281
EHXPLLJ => 1
FD1P3AX => 18
FD1P3BX => 37
FD1P3DX => 400
FD1S1D => 32
FD1S3AX => 48
FD1S3BX => 29
FD1S3DX => 187
FD1S3IX => 2
FD1S3JX => 2
GSR => 1
IB => 7
INV => 2
L6MUX21 => 2
LUT4 => 794
OB => 8
OBZ => 3
OSCH => 1
PFUMX => 39
pmi_ram_dpXbnonesadr1532153211643d8f => 1
pmi_ram_dpXbnonesadr94712894712811acb3f6 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 39
  Net : clocks/clk_debug, loads : 261
  Net : clocks/PLL/clk_2M5, loads : 46
  Net : freeprecess_minus, loads : 45
  Net : pieovertwo_minus, loads : 34
  Net : slowclocks/debounce_pulse, loads : 7
  Net : sampled_modebutton, loads : 3
  Net : POPtimers/piecounter/count_15__N_125, loads : 2
  Net : POPtimers/freepcounter/count_15__N_247, loads : 2
  Net : POPtimers/freepcounter/count_15__N_251, loads : 2
  Net : POPtimers/piecounter/count_15__N_158, loads : 2
  Net : POPtimers/freepcounter/count_15__N_254, loads : 2
  Net : POPtimers/piecounter/count_15__N_152, loads : 2
  Net : POPtimers/freepcounter/count_15__N_257, loads : 2
  Net : POPtimers/piecounter/count_15__N_146, loads : 2
  Net : POPtimers/freepcounter/count_15__N_260, loads : 2
  Net : POPtimers/piecounter/count_15__N_140, loads : 2
  Net : POPtimers/freepcounter/count_15__N_263, loads : 2
  Net : POPtimers/piecounter/count_15__N_134, loads : 2
  Net : POPtimers/freepcounter/count_15__N_266, loads : 2
  Net : POPtimers/piecounter/count_15__N_128, loads : 2
  Net : POPtimers/freepcounter/count_15__N_269, loads : 2
  Net : POPtimers/piecounter/count_15__N_122, loads : 2
  Net : POPtimers/freepcounter/count_15__N_272, loads : 2
  Net : POPtimers/piecounter/count_15__N_161, loads : 2
  Net : POPtimers/freepcounter/count_15__N_275, loads : 2
  Net : POPtimers/piecounter/count_15__N_149, loads : 2
  Net : POPtimers/freepcounter/count_15__N_278, loads : 2
  Net : POPtimers/piecounter/count_15__N_137, loads : 2
  Net : POPtimers/freepcounter/count_15__N_281, loads : 2
  Net : POPtimers/piecounter/count_15__N_164, loads : 2
  Net : POPtimers/freepcounter/count_15__N_284, loads : 2
  Net : POPtimers/piecounter/count_15__N_155, loads : 2
  Net : POPtimers/freepcounter/count_15__N_287, loads : 2
  Net : POPtimers/piecounter/count_15__N_131, loads : 2
  Net : POPtimers/freepcounter/count_15__N_290, loads : 2
  Net : POPtimers/piecounter/count_15__N_143, loads : 2
  Net : POPtimers/freepcounter/count_15__N_293, loads : 2
  Net : POPtimers/piecounter/count_15__N_118, loads : 2
  Net : TinyFPGA_A2_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 68
Top 10 highest fanout Clock Enables:
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_424_enable_136, loads : 50
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_424_enable_182, loads : 46
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_424_enable_52, loads : 35
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/sample_en_d, loads : 18
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/jtck_N_424_enable_294, loads : 16
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_424_enable_67, loads : 16
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_dout_int_93__N_1469, loads : 8
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_424_enable_74, loads : 8
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_54, loads : 7
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/clk[0]_N_keep_enable_72, loads : 7
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : TinyFPGA_A2_reveal_coretop_instance/jtck_N_424, loads : 335
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/jrstn_N_422, loads : 330
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n10841, loads : 240
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10825, loads : 128
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10829, loads : 112
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n15, loads : 104
  Net : load_defaults, loads : 67
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/addr[0], loads : 51
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_424_enable_136, loads : 50
  Net : TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jtck_N_424_enable_231, loads : 49
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk6 [get_nets sampled_modebutton]      |   38.001 MHz|  272.480 MHz|     2  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk5 [get_nets clk_debug]               |   38.001 MHz|   92.558 MHz|     6  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk4 [get_nets pieovertwo_minus]        |   38.001 MHz|   24.321 MHz|    28 *
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk3 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   38.001 MHz|   55.552 MHz|    12  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk2 [get_nets clk_2M5_N]               |   38.001 MHz|   57.504 MHz|    12  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk1 [get_nets debounce_pulse]          |   38.001 MHz|  106.952 MHz|    10  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk0 [get_nets freeprecess_minus]       |   38.001 MHz|   23.906 MHz|    26 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 84.602  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.094  secs
--------------------------------------------------------------
