[{"DBLP title": "Circuit techniques for dynamic variation tolerance.", "DBLP authors": ["Keith A. Bowman", "James W. Tschanz", "Chris Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Y. Borkar"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629915", "OA papers": [{"PaperId": "https://openalex.org/W2110283673", "PaperTitle": "Circuit techniques for dynamic variation tolerance", "Year": 2009, "CitationCount": 114, "EstimatedCitation": 114, "Affiliations": {"Intel (United States)": 7.0}, "Authors": ["Keith J. Bowman", "James W. Tschanz", "Christopher B. Wilkerson", "Shih-Lien Lu", "Tanay Karnik", "Vivek De", "Shekhar Borkar"]}]}, {"DBLP title": "Worst-case aggressor-victim alignment with current-source driver models.", "DBLP authors": ["Ravikishore Gandikota", "Li Ding", "Peivand Tehrani", "David T. Blaauw"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629919", "OA papers": [{"PaperId": "https://openalex.org/W2065692753", "PaperTitle": "Worst-case aggressor-victim alignment with current-source driver models", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Synopsys (United States)": 2.0}, "Authors": ["Ravikishore Gandikota", "Li Ding", "P. Tehrani", "David Blaauw"]}]}, {"DBLP title": "A moment-based effective characterization waveform for static timing analysis.", "DBLP authors": ["David D. Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629920", "OA papers": [{"PaperId": "https://openalex.org/W2101495896", "PaperTitle": "A moment-based effective characterization waveform for static timing analysis", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM T.J. Watson Research Center, Yorktown Heights, NY 10598 USA": 3.0, "IBM (United States)": 1.0}, "Authors": ["David Ling", "Chandu Visweswariah", "Peter Feldmann", "Soroush Abbaspour"]}]}, {"DBLP title": "A false-path aware formal static timing analyzer considering simultaneous input transitions.", "DBLP authors": ["Shihheng Tsai", "Chung-Yang Huang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629921", "OA papers": [{"PaperId": "https://openalex.org/W2135856243", "PaperTitle": "A false-path aware formal static timing analyzer considering simultaneous input transitions", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Shih-Heng Tsai", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "Way Stealing: cache-assisted automatic instruction set extensions.", "DBLP authors": ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629923", "OA papers": [{"PaperId": "https://openalex.org/W2099102876", "PaperTitle": "Way Stealing", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.5, "Delft University of Technology": 0.5}, "Authors": ["Theo Kluter", "Philip Brisk", "Paolo Ienne", "Edoardo Charbon"]}]}, {"DBLP title": "SysCOLA: a framework for co-development of automotive software and system platform.", "DBLP authors": ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629924", "OA papers": [{"PaperId": "https://openalex.org/W2136749183", "PaperTitle": "SysCOLA", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Munich": 3.0, "BMW (Germany)": 1.0}, "Authors": ["Zhonglei Wang", "Andreas Herkersdorf", "Wolfgang Haberl", "Martin Wechs"]}]}, {"DBLP title": "Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "J\u00fcrgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629925", "OA papers": [{"PaperId": "https://openalex.org/W2097138479", "PaperTitle": "Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Verimag": 1.0, "Technical University of Munich": 1.0}, "Authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "J\u00fcrgen Teich", "Unmesh D. Bordoloi", "Samarjit Chakraborty"]}]}, {"DBLP title": "Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating.", "DBLP authors": ["Jungseob Lee", "Nam Sung Kim"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629926", "OA papers": [{"PaperId": "https://openalex.org/W2154169726", "PaperTitle": "Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating", "Year": 2009, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Jung-Seob Lee", "Nam Kim"]}]}, {"DBLP title": "Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study.", "DBLP authors": ["Thorlindur Thorolfsson", "Kiran Gonsalves", "Paul D. Franzon"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629928", "OA papers": [{"PaperId": "https://openalex.org/W2157427983", "PaperTitle": "Design automation for a 3DIC FFT processor for synthetic aperture radar", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["Thorlindur Thorolfsson", "Kiran Gonsalves", "Paul D. Franzon"]}]}, {"DBLP title": "Selective wordline voltage boosting for caches to manage yield under process variations.", "DBLP authors": ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Woo Chung"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629929", "OA papers": [{"PaperId": "https://openalex.org/W2111591242", "PaperTitle": "Selective wordline voltage boosting for caches to manage yield under process variations", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Northwestern University": 3.0, "Korea University": 2.0}, "Authors": ["Yan Pan", "Joonho Kong", "Serkan Ozdemir", "Gokhan Memik", "Sung Phil Chung"]}]}, {"DBLP title": "Double patterning lithography friendly detailed routing with redundant via consideration.", "DBLP authors": ["Kun Yuan", "Katrina Lu", "David Z. Pan"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629930", "OA papers": [{"PaperId": "https://openalex.org/W2145674973", "PaperTitle": "Double patterning lithography friendly detailed routing with redundant via consideration", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Kun Yuan", "Katrina Lu", "David Z. Pan"]}]}, {"DBLP title": "Use of lithography simulation for the calibration of equation-based design rule checks.", "DBLP authors": ["David Abercrombie", "Fedor Pikus", "Cosmin Cazan"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629931", "OA papers": [{"PaperId": "https://openalex.org/W2002985325", "PaperTitle": "Use of lithography simulation for the calibration of equation-based design rule checks", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Graphics Corporation, 8005 SW Boeckman Rd., Wilsonville, OR, 97070, USA": 3.0}, "Authors": ["David Abercrombie", "Fedor G. Pikus", "Cosmin Cazan"]}]}, {"DBLP title": "Carbon nanotube circuits in the presence of carbon nanotube density variations.", "DBLP authors": ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629933", "OA papers": [{"PaperId": "https://openalex.org/W2100890870", "PaperTitle": "Carbon nanotube circuits in the presence of carbon nanotube density variations", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Stanford University": 4.0}, "Authors": ["Jie Zhang", "Nishant Patil", "Arash Hazeghi", "Subhasish Mitra"]}]}, {"DBLP title": "Decoding nanowire arrays fabricated with the multi-spacer patterning technique.", "DBLP authors": ["M. Haykel Ben Jamaa", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629934", "OA papers": [{"PaperId": "https://openalex.org/W2132818638", "PaperTitle": "Decoding nanowire arrays fabricated with the multi-spacer patterning technique", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["M. Haykel Ben Jamaa", "Yusuf Leblebici", "Giovanni De Micheli"]}]}, {"DBLP title": "Boolean logic function synthesis for generalised threshold gate circuits.", "DBLP authors": ["Marek A. Bawiec", "Maciej Nikodem"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629935", "OA papers": [{"PaperId": "https://openalex.org/W2145294151", "PaperTitle": "Boolean logic function synthesis for generalised threshold gate circuits", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The Institute of Computer Engineering, Control and Robotics, Wroc\u00bfaw University of Technology, Poland": 2.0}, "Authors": ["Marek A. Bawiec", "Maciej Nikodem"]}]}, {"DBLP title": "Improving STT MRAM storage density through smaller-than-worst-case transistor sizing.", "DBLP authors": ["Wei Xu", "Yiran Chen", "Xiaobin Wang", "Tong Zhang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629936", "OA papers": [{"PaperId": "https://openalex.org/W2106738517", "PaperTitle": "Improving STT MRAM storage density through smaller-than-worst-case transistor sizing", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0, "Seagate (United States)": 2.0}, "Authors": ["Wei Xu", "Yi Chen", "Ralf Gold", "Tong Zhang"]}]}, {"DBLP title": "Device/circuit interactions at 22nm technology node.", "DBLP authors": ["Kaushik Roy", "Jaydeep P. Kulkarni", "Sumeet Kumar Gupta"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629942", "OA papers": [{"PaperId": "https://openalex.org/W2147793571", "PaperTitle": "Device/circuit interactions at 22nm technology node", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Kaushik Roy", "Jaydeep P. Kulkarni", "Sumeet Gupta"]}]}, {"DBLP title": "Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability.", "DBLP authors": ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629945", "OA papers": [{"PaperId": "https://openalex.org/W2126210007", "PaperTitle": "Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California Los Angeles,  USA": 3.0, "University of California, Berkeley": 2.0}, "Authors": ["Lerong Cheng", "Puneet Gupta", "Costas J. Spanos", "Kun Qian", "Lei He"]}]}, {"DBLP title": "A Gaussian mixture model for statistical timing analysis.", "DBLP authors": ["Shingo Takahashi", "Yuki Yoshida", "Shuji Tsukiyama"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629946", "OA papers": [{"PaperId": "https://openalex.org/W2154877134", "PaperTitle": "A Gaussian mixture model for statistical timing analysis", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NEC (Japan)": 1.0, "Chuo University": 2.0}, "Authors": ["Shingo Takahashi", "Yuki Yoshida", "Shuji Tsukiyama"]}]}, {"DBLP title": "A stochastic jitter model for analyzing digital timing-recovery circuits.", "DBLP authors": ["James R. Burnham", "Chih-Kong Ken Yang", "Haitham A. Hindi"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629947", "OA papers": [{"PaperId": "https://openalex.org/W2168610887", "PaperTitle": "A stochastic jitter model for analyzing digital timing-recovery circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"High-Q Design, Los Altos, CA, USA": 1.0, "UCLA Health": 1.0, "Palo Alto Research Center": 1.0}, "Authors": ["James R. Burnham", "Chih-Kong Ken Yang", "Haitham Hindi"]}]}, {"DBLP title": "Statistical ordering of correlated timing quantities and its application for path ranking.", "DBLP authors": ["Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629948", "OA papers": [{"PaperId": "https://openalex.org/W2119225580", "PaperTitle": "Statistical ordering of correlated timing quantities and its application for path ranking", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov"]}]}, {"DBLP title": "A parametric approach for handling local variation effects in timing analysis.", "DBLP authors": ["Ayhan A. Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa Celik"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629949", "OA papers": [{"PaperId": "https://openalex.org/W2160859600", "PaperTitle": "A parametric approach for handling local variation effects in timing analysis", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Extreme DA Corporation, 3211 Scott Blvd., Santa Clara, CA 95054, USA": 4.0}, "Authors": ["Ayhan Mutlu", "Jiayong Le", "Ruben Molina", "Mustafa \u00c7elik"]}]}, {"DBLP title": "Non-intrusive dynamic application profiling for multitasked applications.", "DBLP authors": ["Karthik Shankar", "Roman L. Lysecky"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629951", "OA papers": [{"PaperId": "https://openalex.org/W2115597180", "PaperTitle": "Non-intrusive dynamic application profiling for multitasked applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Karthik Shankar", "Roman Lysecky"]}]}, {"DBLP title": "A trace-capable instruction cache for cost efficient real-time program trace compression in SoC.", "DBLP authors": ["Chun-Hung Lai", "Fu-Ching Yang", "Chung-Fu Kao", "Ing-Jer Huang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629952", "OA papers": [{"PaperId": "https://openalex.org/W2161425874", "PaperTitle": "A trace-capable instruction cache for cost efficient real-time program trace compression in SoC", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Chun Hung Lai", "Fu-Ching Yang", "C.M. Kao", "Ing-Jer Huang"]}]}, {"DBLP title": "Generating test programs to cover pipeline interactions.", "DBLP authors": ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629953", "OA papers": [{"PaperId": "https://openalex.org/W2106340343", "PaperTitle": "Generating test programs to cover pipeline interactions", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Singapore": 3.0, "University of Florida": 1.0}, "Authors": ["Thanh Nga Dang", "Abhik Roychoudhury", "Tulika Mitra", "Prabhat Mishra"]}]}, {"DBLP title": "NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core.", "DBLP authors": ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan Peisheng Su"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629954", "OA papers": [{"PaperId": "https://openalex.org/W2117342547", "PaperTitle": "NUDA", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Chung Cheng University": 3.0, "Global Unichip (Taiwan)": 1.0}, "Authors": ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Alan P. Su"]}]}, {"DBLP title": "Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence.", "DBLP authors": ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw", "Saumil Shah", "Steffen Rochel"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629956", "OA papers": [{"PaperId": "https://openalex.org/W1998233747", "PaperTitle": "Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Blaze DFM, Sunnyvale, CA, USA": 2.0}, "Authors": ["Vineeth Veetil", "Dennis Sylvester", "David Blaauw", "Saumil Shah", "Steffen Rochel"]}]}, {"DBLP title": "Resurrecting infeasible clock-gating functions.", "DBLP authors": ["Eli Arbel", "Cindy Eisner", "Oleg Rokhlenko"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629957", "OA papers": [{"PaperId": "https://openalex.org/W2098560306", "PaperTitle": "Resurrecting infeasible clock-gating functions", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"IBM Research - Haifa": 3.0}, "Authors": ["Eli Arbel", "Cindy Eisner", "Oleg Rokhlenko"]}]}, {"DBLP title": "Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications.", "DBLP authors": ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629958", "OA papers": [{"PaperId": "https://openalex.org/W2098877223", "PaperTitle": "Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, San Diego": 2.0, "Mentor Graphics Corporation, 1001 Ridder Park Drive, San Jose, CA 95131, USA": 2.0}, "Authors": ["Renshen Wang", "Nan-Chi Chou", "Bill Salefski", "Chung-Kuan Cheng"]}]}, {"DBLP title": "ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models.", "DBLP authors": ["Cedric Walravens", "Yves Vanderperren", "Wim Dehaene"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629959", "OA papers": [{"PaperId": "https://openalex.org/W2107839294", "PaperTitle": "ActivaSC", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Cedric Walravens", "Yves Vanderperren", "Wim Dehaene"]}]}, {"DBLP title": "Holistic verification: myth or magic bullet?", "DBLP authors": ["Pradip A. Thaker"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629968", "OA papers": [{"PaperId": "https://openalex.org/W2110083279", "PaperTitle": "Holistic verification", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Analog Devices Inc., Bangalore, India#TAB#": 1.0}, "Authors": ["Pradip Thaker"]}]}, {"DBLP title": "Exploiting \"architecture for verification\" to streamline the verification process.", "DBLP authors": ["Dave Whipp"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629970", "OA papers": [{"PaperId": "https://openalex.org/W2034768247", "PaperTitle": "Exploiting \"architecture for verification\" to streamline the verification process", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NVIDIA": 1.0}, "Authors": ["Dave Whipp"]}]}, {"DBLP title": "Role of the verification team throughout the ASIC development life cycle.", "DBLP authors": ["Eric Chesters"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629971", "OA papers": [{"PaperId": "https://openalex.org/W2170884652", "PaperTitle": "Role of the verification team throughout the ASIC development life cycle", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Cisco Systems (United States)": 1.0}, "Authors": ["Eric John Chesters"]}]}, {"DBLP title": "An efficient approach for system-level timing simulation of compiler-optimized embedded software.", "DBLP authors": ["Zhonglei Wang", "Andreas Herkersdorf"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629973", "OA papers": [{"PaperId": "https://openalex.org/W2105974337", "PaperTitle": "An efficient approach for system-level timing simulation of compiler-optimized embedded software", "Year": 2009, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Zhonglei Wang", "Andreas Herkersdorf"]}]}, {"DBLP title": "MPTLsim: a simulator for X86 multicore processors.", "DBLP authors": ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose", "Dmitry V. Ponomarev"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629974", "OA papers": [{"PaperId": "https://openalex.org/W2169605615", "PaperTitle": "MPTLsim", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Binghamton University": 4.0}, "Authors": ["Hui Zeng", "Matt Yourst", "Kanad Ghose", "Dmitry Ponomarev"]}]}, {"DBLP title": "Trace-driven workload simulation method for Multiprocessor System-On-Chips.", "DBLP authors": ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629975", "OA papers": [{"PaperId": "https://openalex.org/W2116696577", "PaperTitle": "Trace-driven workload simulation method for Multiprocessor System-On-Chips", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Tokyo Institute of Technology": 3.0, "BR Automotive Software Engineering Dept., TOYOTA MOTOR CORPORATION, Japan": 2.0}, "Authors": ["Tsuyoshi Isshiki", "Dongju Li", "Hiroaki Kunieda", "Toshio Isomura", "Kazuo Satou"]}]}, {"DBLP title": "Analysis and mitigation of process variation impacts on Power-Attack Tolerance.", "DBLP authors": ["Lang Lin", "Wayne P. Burleson"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629977", "OA papers": [{"PaperId": "https://openalex.org/W2097916567", "PaperTitle": "Analysis and mitigation of process variation impacts on Power-Attack Tolerance", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Lang Lin", "Wayne Burleson"]}]}, {"DBLP title": "Evaluating design trade-offs in customizable processors.", "DBLP authors": ["Unmesh D. Bordoloi", "Huynh Phung Huynh", "Samarjit Chakraborty", "Tulika Mitra"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629978", "OA papers": [{"PaperId": "https://openalex.org/W2170000711", "PaperTitle": "Evaluating design trade-offs in customizable processors", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Verimag": 1.0, "National University of Singapore": 2.0, ", Institute for Real-Time Computer Systems, TU Munich, Germany": 1.0}, "Authors": ["Unmesh D. Bordoloi", "Huynh Huynh", "Samarjit Chakraborty", "Tulika Mitra"]}]}, {"DBLP title": "A design flow for application specific heterogeneous pipelined multiprocessor systems.", "DBLP authors": ["Haris Javaid", "Sri Parameswaran"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629979", "OA papers": [{"PaperId": "https://openalex.org/W2122633835", "PaperTitle": "A design flow for application specific heterogeneous pipelined multiprocessor systems", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Haris Javaid", "Sri Parameswaran"]}]}, {"DBLP title": "Xquasher: a tool for efficient computation of multiple linear expressions.", "DBLP authors": ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629980", "OA papers": [{"PaperId": "https://openalex.org/W2121760812", "PaperTitle": "Xquasher", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 3.0, "Department of Computer Science, University California, Los Angeles, USA": 1.0, "Engineering Department, Envis Corporation, CA, 95054, USA": 1.0}, "Authors": ["Arash Arfaee", "Ali Irturk", "Nikolay Laptev", "Farzan Fallah", "Ryan Kastner"]}]}, {"DBLP title": "ILP-based pin-count aware design methodology for microfluidic biochips.", "DBLP authors": ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629982", "OA papers": [{"PaperId": "https://openalex.org/W2090869660", "PaperTitle": "ILP-based pin-count aware design methodology for microfluidic biochips", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Cliff Ji-Fan Lin", "Yao-Wen Chang"]}]}, {"DBLP title": "O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration.", "DBLP authors": ["Duo Ding", "Yilin Zhang", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629983", "OA papers": [{"PaperId": "https://openalex.org/W2112888151", "PaperTitle": "O-Router", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"The University of Texas at Austin": 5.0}, "Authors": ["Duo Ding", "Ameen A. Salahudeen", "Haiyu Huang", "Ray T. Chen", "David Z. Pan"]}]}, {"DBLP title": "BDD-based synthesis of reversible logic for large functions.", "DBLP authors": ["Robert Wille", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629984", "OA papers": [{"PaperId": "https://openalex.org/W2122701426", "PaperTitle": "BDD-based synthesis of reversible logic for large functions", "Year": 2009, "CitationCount": 275, "EstimatedCitation": 275, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Soft connections: addressing the hardware-design modularity problem.", "DBLP authors": ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel S. Emer"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629986", "OA papers": [{"PaperId": "https://openalex.org/W2095353352", "PaperTitle": "Soft connections", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "Intel (United States)": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Michael Pellauer", "Michael Adler", "Derek Chiou", "Joel Emer"]}]}, {"DBLP title": "A computing origami: folding streams in FPGAs.", "DBLP authors": ["Andrei Hagiescu", "Weng-Fai Wong", "David F. Bacon", "Rodric M. Rabbah"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629987", "OA papers": [{"PaperId": "https://openalex.org/W2114324808", "PaperTitle": "A computing origami", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"National University of Singapore": 2.0, "IBM (United States)": 2.0}, "Authors": ["Andrei Hagiescu", "Weng-Fai Wong", "David Bacon", "Rodric Rabbah"]}]}, {"DBLP title": "Retiming and recycling for elastic systems with early evaluation.", "DBLP authors": ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran Oms", "Jorge J\u00falvez", "Michael Kishinevsky"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629988", "OA papers": [{"PaperId": "https://openalex.org/W2104437253", "PaperTitle": "Retiming and recycling for elastic systems with early evaluation", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Universidad de Zaragoza": 1.0, "Intel (United States)": 1.0}, "Authors": ["Dmitry Bufistov", "Jordi Cortadella", "Marc Galceran-Oms", "Jorge J\u00falvez", "Michael Kishinevsky"]}]}, {"DBLP title": "Speculation in elastic systems.", "DBLP authors": ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629989", "OA papers": [{"PaperId": "https://openalex.org/W2099316112", "PaperTitle": "Speculation in elastic systems", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Intel (United States)": 1.0}, "Authors": ["Marc Galceran-Oms", "Jordi Cortadella", "Michael Kishinevsky"]}]}, {"DBLP title": "Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions.", "DBLP authors": ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629995", "OA papers": [{"PaperId": "https://openalex.org/W2140288260", "PaperTitle": "Digital VLSI logic technology using Carbon Nanotube FETs", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Stanford University": 5.0}, "Authors": ["Nishant Patil", "Albert Lin", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"]}]}, {"DBLP title": "CMOS scaling beyond 32nm: challenges and opportunities.", "DBLP authors": ["Kelin J. Kuhn"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629996", "OA papers": [{"PaperId": "https://openalex.org/W1988144146", "PaperTitle": "CMOS scaling beyond 32nm", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Kelin J. Kuhn"]}]}, {"DBLP title": "An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction.", "DBLP authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629998", "OA papers": [{"PaperId": "https://openalex.org/W2155807996", "PaperTitle": "An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Taiwan University": 3.0, "Feng Chia University": 1.0}, "Authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Yao-Hsin Chou"]}]}, {"DBLP title": "GRIP: scalable 3D global routing using integer programming.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1629999", "OA papers": [{"PaperId": "https://openalex.org/W1977024562", "PaperTitle": "GRIP", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeff Linderoth"]}]}, {"DBLP title": "Automatic bus planner for dense PCBs.", "DBLP authors": ["Hui Kong", "Tan Yan", "Martin D. F. Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630000", "OA papers": [{"PaperId": "https://openalex.org/W2145273649", "PaperTitle": "Automatic bus planner for dense PCBs", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Hui Kong", "Tan Yan", "Martin C.S. Wong"]}]}, {"DBLP title": "A correct network flow model for escape routing.", "DBLP authors": ["Tan Yan", "Martin D. F. Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630001", "OA papers": [{"PaperId": "https://openalex.org/W2138421468", "PaperTitle": "A correct network flow model for escape routing", "Year": 2009, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Tan Yan", "Martin C.S. Wong"]}]}, {"DBLP title": "Flip-chip routing with unified area-I/O pad assignments for package-board co-design.", "DBLP authors": ["Jia-Wei Fang", "Martin D. F. Wong", "Yao-Wen Chang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630002", "OA papers": [{"PaperId": "https://openalex.org/W2144672268", "PaperTitle": "Flip-chip routing with unified area-I/O pad assignments for package-board co-design", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Taiwan University, Taipei, Taiwan and University of Illinois at Urbana-Champaign#TAB#": 1.0, "University of Illinois Urbana-Champaign": 1.0, "National Taiwan University": 1.0}, "Authors": ["Jia-Wei Fang", "Martin C.S. Wong", "Yao-Wen Chang"]}]}, {"DBLP title": "Statistical multilayer process space coverage for at-speed test.", "DBLP authors": ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630004", "OA papers": [{"PaperId": "https://openalex.org/W2159006760", "PaperTitle": "Statistical multilayer process space coverage for at-speed test", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0, "Electrical Engineering, UCLA, CA, 90095, USA": 1.0}, "Authors": ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"]}]}, {"DBLP title": "Speedpath analysis based on hypothesis pruning and ranking.", "DBLP authors": ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630005", "OA papers": [{"PaperId": "https://openalex.org/W2118934558", "PaperTitle": "Speedpath analysis based on hypothesis pruning and ranking", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 2.0, "Intel (United States)": 1.0}, "Authors": ["Nicholas Callegari", "Li-C. Wang", "Pouria Bastani"]}]}, {"DBLP title": "Interconnection fabric design for tracing signals in post-silicon validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630006", "OA papers": [{"PaperId": "https://openalex.org/W2137123439", "PaperTitle": "Interconnection fabric design for tracing signals in post-silicon validation", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Xiao Liu", "Qiang Xu"]}]}, {"DBLP title": "Online cache state dumping for processor debug.", "DBLP authors": ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630007", "OA papers": [{"PaperId": "https://openalex.org/W2124918600", "PaperTitle": "Online cache state dumping for processor debug", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Anant Vishnoi", "Preeti Ranjan Panda", "Mahesh Balakrishnan"]}]}, {"DBLP title": "Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression.", "DBLP authors": ["Xin Li"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630009", "OA papers": [{"PaperId": "https://openalex.org/W2102649620", "PaperTitle": "Finding deterministic solution from underdetermined equation", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Carnegie Mellon University": 1.0}, "Authors": ["Xin Li"]}]}, {"DBLP title": "A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian.", "DBLP authors": ["Amit Mehrotra", "Abhishek Somani"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630010", "OA papers": [{"PaperId": "https://openalex.org/W2169235784", "PaperTitle": "A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Berkeley Design Automation, USA": 2.0}, "Authors": ["Amit Mehrotra", "Abhishek Somani"]}]}, {"DBLP title": "Stochastic steady-state and AC analyses of mixed-signal systems.", "DBLP authors": ["Jaeha Kim", "Jihong Ren", "Mark A. Horowitz"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630011", "OA papers": [{"PaperId": "https://openalex.org/W2152731664", "PaperTitle": "Stochastic steady-state and AC analyses of mixed-signal systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Stanford University, Stanford, CA and Kenosys Research, Inc., Los Altos, CA#TAB#": 1.0, "Rambus, Inc., Los Altos, CA, USA": 1.0, "Stanford University": 1.0}, "Authors": ["Jaeha Kim", "Jihong Ren", "Mark Horowitz"]}]}, {"DBLP title": "Parallelizable stable explicit numerical integration for efficient circuit simulation.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630012", "OA papers": [{"PaperId": "https://openalex.org/W2135469667", "PaperTitle": "Parallelizable stable explicit numerical integration for efficient circuit simulation", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Wei Dong", "Peng Li"]}]}, {"DBLP title": "Efficient design-specific worst-case corner extraction for integrated circuits.", "DBLP authors": ["Hong Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630013", "OA papers": [{"PaperId": "https://openalex.org/W2112894859", "PaperTitle": "Efficient design-specific worst-case corner extraction for integrated circuits", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Mentor Graphics Corporation, 1001 Ridder Park Drive, San Jose, CA 95131, USA": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Hong Zhang", "Tsung-Hao Chen", "Ming-Yuan Ting", "Xin Li"]}]}, {"DBLP title": "Timing-driven optimization using lookahead logic circuits.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630015", "OA papers": [{"PaperId": "https://openalex.org/W2103105127", "PaperTitle": "Timing-driven optimization using lookahead logic circuits", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rice University": 2.0}, "Authors": ["Mihir Choudhury", "Kartik Mohanram"]}]}, {"DBLP title": "Simulation and SAT-based Boolean matching for large Boolean networks.", "DBLP authors": ["Kuo-Hua Wang", "Chung-Ming Chan", "Jung-Chang Liu"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630016", "OA papers": [{"PaperId": "https://openalex.org/W2124007265", "PaperTitle": "Simulation and SAT-based Boolean matching for large Boolean networks", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Fu Jen Catholic University": 3.0}, "Authors": ["Kuo-Hua Wang", "Chung-Ming Chan", "Jung-Chang Liu"]}]}, {"DBLP title": "New spare cell design for IR drop minimization in Engineering Change Order.", "DBLP authors": ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630017", "OA papers": [{"PaperId": "https://openalex.org/W2129361327", "PaperTitle": "New spare cell design for IR drop minimization in Engineering Change Order", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Hsien-Te Chen", "Chieh-Chun Chang", "TingTing Hwang"]}]}, {"DBLP title": "Matching-based minimum-cost spare cell selection for design changes.", "DBLP authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630018", "OA papers": [{"PaperId": "https://openalex.org/W2113152666", "PaperTitle": "Matching-based minimum-cost spare cell selection for design changes", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Freelance, Taipei, Taiwan": 1.0}, "Authors": ["Iris Hui-Ru Jiang", "Hua-Yu Chang", "Liang-Gi Chang", "Huang-Bi Hung"]}]}, {"DBLP title": "Handling don't-care conditions in high-level synthesis and application for reducing initialized registers.", "DBLP authors": ["Hong-Zu Chou", "Kai-Hui Chang", "Sy-Yen Kuo"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630019", "OA papers": [{"PaperId": "https://openalex.org/W2147965637", "PaperTitle": "Handling don't-care conditions in high-level synthesis and application for reducing initialized registers", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Taiwan University": 2.0, "Avery Design Systems (United States)": 1.0}, "Authors": ["Hong-Zu Chou", "Kai-Hui Chang", "Sy-Yen Kuo"]}]}, {"DBLP title": "How to make computers that work like the brain.", "DBLP authors": ["Dileep George"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630024", "OA papers": [{"PaperId": "https://openalex.org/W1967405836", "PaperTitle": "How to make computers that work like the brain", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Numerica Corporation (United States)": 1.0}, "Authors": ["Dileep George"]}]}, {"DBLP title": "A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion.", "DBLP authors": ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630026", "OA papers": [{"PaperId": "https://openalex.org/W2113109796", "PaperTitle": "A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Michigan Technological University": 1.0, "IBM Research - Austin": 2.0}, "Authors": ["Shiyan Hu", "Zhuo Li", "Charles J. Alpert"]}]}, {"DBLP title": "Spare-cell-aware multilevel analytical placement.", "DBLP authors": ["Zhe-Wei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630027", "OA papers": [{"PaperId": "https://openalex.org/W2164091771", "PaperTitle": "Spare-cell-aware multilevel analytical placement", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Zhewei Jiang", "Meng-Kai Hsu", "Yao-Wen Chang", "Kai-Yuan Chao"]}]}, {"DBLP title": "Handling complexities in modern large-scale mixed-size placement.", "DBLP authors": ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630028", "OA papers": [{"PaperId": "https://openalex.org/W2160181657", "PaperTitle": "Handling complexities in modern large-scale mixed-size placement", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Jackey Z. Yan", "Natarajan Viswanathan", "Chris Chu"]}]}, {"DBLP title": "RegPlace: a high quality open-source placement framework for structured ASICs.", "DBLP authors": ["Ashutosh Chakraborty", "Anurag Kumar", "David Z. Pan"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630029", "OA papers": [{"PaperId": "https://openalex.org/W2150201429", "PaperTitle": "RegPlace", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Ashutosh Chakraborty", "Anurag Kumar", "David Z. Pan"]}]}, {"DBLP title": "A novel verification technique to uncover out-of-order DUV behaviors.", "DBLP authors": ["Gabriel Marcilio", "Luiz C. V. dos Santos", "Bruno C. Albertini", "Sandro Rigo"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630031", "OA papers": [{"PaperId": "https://openalex.org/W2167581659", "PaperTitle": "A novel verification technique to uncover out-of-order DUV behaviors", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universidade Federal de Santa Catarina": 2.0, "Universidade Estadual de Campinas": 2.0}, "Authors": ["Gabriel Marcilio", "Luiz Santos", "Bruno Albertini", "Sandro Rigo"]}]}, {"DBLP title": "Shortening the verification cycle with synthesizable abstract models.", "DBLP authors": ["Alon Gluska", "Lior Libis"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630032", "OA papers": [{"PaperId": "https://openalex.org/W2168976370", "PaperTitle": "Shortening the verification cycle with synthesizable abstract models", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (Israel)": 2.0}, "Authors": ["Alon Gluska", "L. J. Libis"]}]}, {"DBLP title": "Non-cycle-accurate sequential equivalence checking.", "DBLP authors": ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630033", "OA papers": [{"PaperId": "https://openalex.org/W2167718692", "PaperTitle": "Non-cycle-accurate sequential equivalence checking", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Calypto Design Systems, Inc., Santa Clara, CA 95054, USA": 5.0}, "Authors": ["Pankaj Chauhan", "Deepak Goyal", "Gagan Hasteer", "Anmol Mathur", "Nikhil Sharma"]}]}, {"DBLP title": "Regression verification.", "DBLP authors": ["Benny Godlin", "Ofer Strichman"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630034", "OA papers": [{"PaperId": "https://openalex.org/W2293092623", "PaperTitle": "Regression verification", "Year": 2009, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Benny Godlin", "Ofer Strichman"]}]}, {"DBLP title": "Accurate temperature estimation using noisy thermal sensors.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630036", "OA papers": [{"PaperId": "https://openalex.org/W2096439694", "PaperTitle": "Accurate temperature estimation using noisy thermal sensors", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Yufu Zhang", "Ankur Srivastava"]}]}, {"DBLP title": "Spectral techniques for high-resolution thermal characterization with limited sensor data.", "DBLP authors": ["Ryan Cochran", "Sherief Reda"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630037", "OA papers": [{"PaperId": "https://openalex.org/W2110939389", "PaperTitle": "Spectral techniques for high-resolution thermal characterization with limited sensor data", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0}, "Authors": ["Ryan Cochran", "Sherief Reda"]}]}, {"DBLP title": "Dynamic thermal management via architectural adaptation.", "DBLP authors": ["Ramkumar Jayaseelan", "Tulika Mitra"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630038", "OA papers": [{"PaperId": "https://openalex.org/W2142386281", "PaperTitle": "Dynamic thermal management via architectural adaptation", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Ramkumar Jayaseelan", "Tulika Mitra"]}]}, {"DBLP title": "On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630039", "OA papers": [{"PaperId": "https://openalex.org/W2142082169", "PaperTitle": "On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Link\u00f6ping University": 3.0, "Ericsson (Sweden)": 1.0}, "Authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "SRAM parametric failure analysis.", "DBLP authors": ["Jian Wang", "Soner Yaldiz", "Xin Li", "Lawrence T. Pileggi"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630041", "OA papers": [{"PaperId": "https://openalex.org/W2113613740", "PaperTitle": "SRAM parametric failure analysis", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"PDF Solutions (United States)": 2.0, "Carnegie Mellon University": 2.0}, "Authors": ["Jing Wang", "Soner Yaldiz", "Xin Li", "Larry Pileggi"]}]}, {"DBLP title": "Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm.", "DBLP authors": ["Weiguang Sheng", "Liyi Xiao", "Zhigang Mao"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630042", "OA papers": [{"PaperId": "https://openalex.org/W2133034074", "PaperTitle": "Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Harbin Institute of Technology": 3.0}, "Authors": ["Weiguang Sheng", "Liyi Xiao", "Zhigang Mao"]}]}, {"DBLP title": "Improving testability and soft-error resilience through retiming.", "DBLP authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630043", "OA papers": [{"PaperId": "https://openalex.org/W2113127353", "PaperTitle": "Improving testability and soft-error resilience through retiming", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"]}]}, {"DBLP title": "Statistical reliability analysis under process variation and aging effects.", "DBLP authors": ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630044", "OA papers": [{"PaperId": "https://openalex.org/W2100661413", "PaperTitle": "Statistical reliability analysis under process variation and aging effects", "Year": 2009, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 2.5, "University of Colorado Boulder": 1.0}, "Authors": ["Yinghai Lu", "Li Shang", "Hai Zhou", "Hengliang Zhu", "Fan Yang", "Xuan Zeng"]}]}, {"DBLP title": "The Cilk++ concurrency platform.", "DBLP authors": ["Charles E. Leiserson"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630048", "OA papers": [{"PaperId": "https://openalex.org/W2084423328", "PaperTitle": "The Cilk++ concurrency platform", "Year": 2009, "CitationCount": 169, "EstimatedCitation": 169, "Affiliations": {"MIT CSAIL and Cilk Arts, Inc., USA": 1.0}, "Authors": ["Charles E. Leiserson"]}]}, {"DBLP title": "Misleading performance claims in parallel computations.", "DBLP authors": ["David H. Bailey"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630049", "OA papers": [{"PaperId": "https://openalex.org/W2149327080", "PaperTitle": "Misleading performance claims in parallel computations", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Lawrence Berkeley National Laboratory": 1.0}, "Authors": ["David H. Bailey"]}]}, {"DBLP title": "Massively parallel processing: it's d\u00e9j\u00e0 vu all over again.", "DBLP authors": ["Steven P. Levitan", "Donald M. Chiarulli"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630050", "OA papers": [{"PaperId": "https://openalex.org/W2047996805", "PaperTitle": "Massively parallel processing", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Steven P. Levitan", "Donald M. Chiarulli"]}]}, {"DBLP title": "Provably good and practically efficient algorithms for CMP dummy fill.", "DBLP authors": ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630052", "OA papers": [{"PaperId": "https://openalex.org/W2164929305", "PaperTitle": "Provably good and practically efficient algorithms for CMP dummy fill", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Fudan University": 4.0, "Fudan University, China and Northwestern University": 1.0}, "Authors": ["Chunyang Feng", "Hai Zhou", "Changhao Yan", "Jun Tao", "Xuan Zeng"]}]}, {"DBLP title": "Predicting variability in nanoscale lithography processes.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Frank Liu", "Li-C. Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630053", "OA papers": [{"PaperId": "https://openalex.org/W2117532720", "PaperTitle": "Predicting variability in nanoscale lithography processes", "Year": 2009, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of California, Santa Barbara": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Dragoljub (Gagi) Drmanac", "Frank Liu", "Li-C. Wang"]}]}, {"DBLP title": "Variability analysis under layout pattern-dependent rapid-thermal annealing process.", "DBLP authors": ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630054", "OA papers": [{"PaperId": "https://openalex.org/W2131224517", "PaperTitle": "Variability analysis under layout pattern-dependent rapid-thermal annealing process", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Arizona State University": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Yun Ye", "Frank Liu", "Min Chen", "Yu Cao"]}]}, {"DBLP title": "Event-driven gate-level simulation with GP-GPUs.", "DBLP authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630056", "OA papers": [{"PaperId": "https://openalex.org/W2133250872", "PaperTitle": "Event-driven gate-level simulation with GP-GPUs", "Year": 2009, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"]}]}, {"DBLP title": "Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts.", "DBLP authors": ["Himanshu Jain", "Edmund M. Clarke"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630057", "OA papers": [{"PaperId": "https://openalex.org/W2061097805", "PaperTitle": "Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Synopsys (United States)": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Himanshu Jain", "Edmund M. Clarke"]}]}, {"DBLP title": "Constraints in one-to-many concretization for abstraction refinement.", "DBLP authors": ["Kuntal Nanshi", "Fabio Somenzi"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630058", "OA papers": [{"PaperId": "https://openalex.org/W1979403486", "PaperTitle": "Constraints in one-to-many concretization for abstraction refinement", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Colorado Boulder": 2.0}, "Authors": ["Kuntal Nanshi", "Fabio Somenzi"]}]}, {"DBLP title": "Spectrum: a hybrid nanophotonic-electric on-chip network.", "DBLP authors": ["Zheng Li", "Dan Fay", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630060", "OA papers": [{"PaperId": "https://openalex.org/W2049322441", "PaperTitle": "Spectrum", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tsinghua University": 2.0, "University of Colorado Boulder": 6.0}, "Authors": ["Zheng Li", "Dan Fay", "Alan R. Mickelson", "Li Shang", "Manish Vachharajani", "Dejan S. Filipovic", "Wounjhang Park", "Yihe Sun"]}]}, {"DBLP title": "Exploring serial vertical interconnects for 3D ICs.", "DBLP authors": ["Sudeep Pasricha"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630061", "OA papers": [{"PaperId": "https://openalex.org/W2170509098", "PaperTitle": "Exploring serial vertical interconnects for 3D ICs", "Year": 2009, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"Colorado State University": 1.0}, "Authors": ["Sudeep Pasricha"]}]}, {"DBLP title": "No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips.", "DBLP authors": ["Shu-Hsuan Chou", "Chien-Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630062", "OA papers": [{"PaperId": "https://openalex.org/W2146093007", "PaperTitle": "No cache-coherence", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Chung Cheng University": 7.0}, "Authors": ["Shu-Hsuan Chou", "Chien Chih Chen", "Chi-Neng Wen", "Yi-Chao Chan", "Tien-Fu Chen", "Chao-Ching Wang", "Jinn-Shyan Wang"]}]}, {"DBLP title": "Thermal-driven analog placement considering device matching.", "DBLP authors": ["Mark Po-Hung Lin", "Hongbo Zhang", "Martin D. F. Wong", "Yao-Wen Chang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630064", "OA papers": [{"PaperId": "https://openalex.org/W2165288609", "PaperTitle": "Thermal-driven analog placement considering device matching", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Taiwan University": 2.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Po-Hung Lin", "Hongbo Zhang", "Martin C.S. Wong", "Yao-Wen Chang"]}]}, {"DBLP title": "Yield-driven iterative robust circuit optimization algorithm.", "DBLP authors": ["Yan Li", "Vladimir Stojanovic"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630065", "OA papers": [{"PaperId": "https://openalex.org/W2155424164", "PaperTitle": "Yield-driven iterative robust circuit optimization algorithm", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Yan Li", "Vladimir Stojanovic"]}]}, {"DBLP title": "Contract-based system-level composition of analog circuits.", "DBLP authors": ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630066", "OA papers": [{"PaperId": "https://openalex.org/W2151884010", "PaperTitle": "Contract-based system-level composition of analog circuits", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Xuening Sun", "Pierluigi Nuzzo", "Chang-Ching Wu", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Debugging from high level down to gate level.", "DBLP authors": ["Masahiro Fujita", "Yoshihisa Kojima", "Amir Masoud Gharehbaghi"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630077", "OA papers": [{"PaperId": "https://openalex.org/W2110736725", "PaperTitle": "Debugging from high level down to gate level", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tokyo and CREST, Japan Science and Technology (JST), Japan": 3.0}, "Authors": ["Masahiro Fujita", "Yoshihisa Kojima", "Amir Masoud Gharehbaghi"]}]}, {"DBLP title": "The day Sherlock Holmes decided to do EDA.", "DBLP authors": ["Andreas G. Veneris", "Sean Safarpour"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630078", "OA papers": [{"PaperId": "https://openalex.org/W2001740056", "PaperTitle": "The day Sherlock Holmes decided to do EDA", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 1.0, "Vennsa Technologies (Canada)": 1.0}, "Authors": ["Andreas Veneris", "Sean Safarpour"]}]}, {"DBLP title": "Debugging strategies for mere mortals.", "DBLP authors": ["Valeria Bertacco"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630079", "OA papers": [{"PaperId": "https://openalex.org/W2132649309", "PaperTitle": "Debugging strategies for mere mortals", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Valeria Bertacco"]}]}, {"DBLP title": "MAGENTA: transaction-based statistical micro-architectural root-cause analysis.", "DBLP authors": ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "Adriana Wolffberg"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630080", "OA papers": [{"PaperId": "https://openalex.org/W2152853670", "PaperTitle": "MAGENTA", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (Israel)": 2.0, "Israel Electric (Israel)": 2.0}, "Authors": ["Gila Kamhi", "Alexander Novakovsky", "Andreas Tiemeyer", "A. Wolffberg"]}]}, {"DBLP title": "Untwist your brain: efficient debugging and diagnosis of complex assertions.", "DBLP authors": ["Michael Siegel", "Adriana Maggiore", "Christian Pichler"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630081", "OA papers": [{"PaperId": "https://openalex.org/W2136298397", "PaperTitle": "Untwist your brain", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"OneSpin Solutions, Theresienhoehe 12, 80339 Munich, Germany": 2.0, "OneSpin Solutions, 1183 Bordeaux Drive, Suite 16, Sunnyvale, CA 94089, USA": 1.0}, "Authors": ["Michael Alan Siegel", "Adriana Maggiore", "Christian Pichler"]}]}, {"DBLP title": "Beyond verification: leveraging formal for debugging.", "DBLP authors": ["Rajeev K. Ranjan", "Claudionor Coelho", "Sebastian Skalberg"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630082", "OA papers": [{"PaperId": "https://openalex.org/W2089141542", "PaperTitle": "Beyond verification", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Jasper Design Automation, 100 View St., Suite 101, Mountain View, CA 94041, USA": 2.0, "Jasper Design Automation Brazil, Rua Sebasti\u00e3o Fabiano Dias, 210/406, Belo Horizonte - MG-30320-690, Brazil": 1.0}, "Authors": ["Rajeev Ranjan", "Claudionor Coelho", "Sebastian Skalberg"]}]}, {"DBLP title": "Power modeling of graphical user interfaces on OLED displays.", "DBLP authors": ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630084", "OA papers": [{"PaperId": "https://openalex.org/W2143968178", "PaperTitle": "Power modeling of graphical user interfaces on OLED displays", "Year": 2009, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"Rice University": 3.0}, "Authors": ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"]}]}, {"DBLP title": "Energy-aware error control coding for Flash memories.", "DBLP authors": ["Veera Papirla", "Chaitali Chakrabarti"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630085", "OA papers": [{"PaperId": "https://openalex.org/W2166741137", "PaperTitle": "Energy-aware error control coding for Flash memories", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Veera Papirla", "Chaitali Chakrabarti"]}]}, {"DBLP title": "A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors.", "DBLP authors": ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630087", "OA papers": [{"PaperId": "https://openalex.org/W2160231621", "PaperTitle": "A voltage-scalable &amp; process variation resilient hybrid SRAM architecture for MPEG-4 video processors", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Ik Joon Chang", "Debabrata Mohapatra", "Kaushik Roy"]}]}, {"DBLP title": "A physical unclonable function defined using power distribution system equivalent resistance variations.", "DBLP authors": ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630089", "OA papers": [{"PaperId": "https://openalex.org/W2116359098", "PaperTitle": "A physical unclonable function defined using power distribution system equivalent resistance variations", "Year": 2009, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"University of New Mexico": 2.0, "Verigy Inc., Cupertino, CA, USA": 1.0}, "Authors": ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"]}]}, {"DBLP title": "Hardware authentication leveraging performance limits in detailed simulations and emulations.", "DBLP authors": ["Daniel Y. Deng", "Andrew H. Chan", "G. Edward Suh"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630090", "OA papers": [{"PaperId": "https://openalex.org/W2162700098", "PaperTitle": "Hardware authentication leveraging performance limits in detailed simulations and emulations", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Cornell University": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Daniel Y. Deng", "Andrew T. Chan", "G. Edward Suh"]}]}, {"DBLP title": "Hardware Trojan horse detection using gate-level characterization.", "DBLP authors": ["Miodrag Potkonjak", "Ani Nahapetian", "Michael Nelson", "Tammara Massey"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630091", "OA papers": [{"PaperId": "https://openalex.org/W2154978532", "PaperTitle": "Hardware Trojan horse detection using gate-level characterization", "Year": 2009, "CitationCount": 207, "EstimatedCitation": 207, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Miodrag Potkonjak", "Ani Nahapetian", "Michael L. Nelson", "Tammara Massey"]}]}, {"DBLP title": "Process variation characterization of chip-level multiprocessors.", "DBLP authors": ["Lide Zhang", "Lan S. Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630092", "OA papers": [{"PaperId": "https://openalex.org/W2152801763", "PaperTitle": "Process variation characterization of chip-level multiprocessors", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Northwestern University": 2.0, "University of Michigan\u2013Ann Arbor": 2.0, "University of Colorado Boulder": 1.0}, "Authors": ["Lide Zhang", "Lan Bai", "Robert P. Dick", "Li Shang", "Russ Joseph"]}]}, {"DBLP title": "Information hiding for trusted system design.", "DBLP authors": ["Junjun Gu", "Gang Qu", "Qiang Zhou"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630093", "OA papers": [{"PaperId": "https://openalex.org/W2167816570", "PaperTitle": "Information hiding for trusted system design", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 2.0, "Tsinghua University": 1.0}, "Authors": ["Junjun Gu", "Gang Qu", "Qiang Zhou"]}]}, {"DBLP title": "On systematic illegal state identification for pseudo-functional testing.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630095", "OA papers": [{"PaperId": "https://openalex.org/W2110578688", "PaperTitle": "On systematic illegal state identification for pseudo-functional testing", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "Automated failure population creation for validating integrated circuit diagnosis methods.", "DBLP authors": ["Wing Chiu Tam", "Osei Poku", "R. D. (Shawn) Blanton"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630096", "OA papers": [{"PaperId": "https://openalex.org/W2107568030", "PaperTitle": "Automated failure population creation for validating integrated circuit diagnosis methods", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Wing Chiu Tam", "Osei Poku", "R.D. Blanton"]}]}, {"DBLP title": "Fault models for embedded-DRAM macros.", "DBLP authors": ["Mango Chia-Tso Chao", "Hao-Yu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630097", "OA papers": [{"PaperId": "https://openalex.org/W2106060433", "PaperTitle": "Fault models for embedded-DRAM macros", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "MediaTek (Taiwan)": 1.0, "[United Microelectronics Corporation, Hsinchu, Taiwan]": 1.0}, "Authors": ["Mango C.-T. Chao", "Haoyu Yang", "Rei-Fu Huang", "Shih-Chin Lin", "Ching-Yu Chin"]}]}, {"DBLP title": "Adaptive test elimination for analog/RF circuits.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630098", "OA papers": [{"PaperId": "https://openalex.org/W2147916294", "PaperTitle": "Adaptive test elimination for analog/RF circuits", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Ender Yilmaz", "Sule Ozev"]}]}, {"DBLP title": "A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction.", "DBLP authors": ["Wenwen Chai", "Dan Jiao", "Cheng-Kok Koh"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630107", "OA papers": [{"PaperId": "https://openalex.org/W2122845573", "PaperTitle": "A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Wenwen Chai", "Dan Jiao", "Cheng-Kok Koh"]}]}, {"DBLP title": "Variational capacitance extraction of on-chip interconnects based on continuous surface model.", "DBLP authors": ["Wenjian Yu", "Chao Hu", "Wangyang Zhang"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630108", "OA papers": [{"PaperId": "https://openalex.org/W2107700161", "PaperTitle": "Variational capacitance extraction of on-chip interconnects based on continuous surface model", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Tsinghua University": 2.0, "Institute of Microelectronics, Laboratory for Information Science and Technology, Tsinghua University, Beijing 100084, China": 1.0}, "Authors": ["Wenjian Yu", "Chao Hu", "Wangyang Zhang"]}]}, {"DBLP title": "PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation.", "DBLP authors": ["Fang Gong", "Hao Yu", "Lei He"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630109", "OA papers": [{"PaperId": "https://openalex.org/W2163444751", "PaperTitle": "PiCAP", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, Los Angeles": 2.0, "Berkeley Design Automation, Santa Clara, CA 95054, USA": 1.0}, "Authors": ["Fang Gong", "Hao Yu", "Lei He"]}]}, {"DBLP title": "An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Bill Dewey"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630110", "OA papers": [{"PaperId": "https://openalex.org/W2112179492", "PaperTitle": "An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM (United States)": 2.0, "IIT@MIT": 1.0}, "Authors": ["Bradley Dewey", "Ibrahim M. Elfadel", "Tarek A. El-Moselhy"]}]}, {"DBLP title": "Throughput optimal task allocation under thermal constraints for multi-core processors.", "DBLP authors": ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630112", "OA papers": [{"PaperId": "https://openalex.org/W2139881270", "PaperTitle": "Throughput optimal task allocation under thermal constraints for multi-core processors", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Arizona State University": 3.0, "Synopsys Inc., Mountain View, CA 94043 USA": 1.0}, "Authors": ["Vinay Hanumaiah", "Ravishankar Rao", "Sarma Vrudhula", "Karam S. Chatha"]}]}, {"DBLP title": "An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems.", "DBLP authors": ["Shaobo Liu", "Qing Wu", "Qinru Qiu"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630113", "OA papers": [{"PaperId": "https://openalex.org/W2165155478", "PaperTitle": "An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Binghamton University": 3.0}, "Authors": ["Shaobo Liu", "Qing Wu", "Qinru Qiu"]}]}, {"DBLP title": "Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack.", "DBLP authors": ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630114", "OA papers": [{"PaperId": "https://openalex.org/W2143888226", "PaperTitle": "Software-assisted hardware reliability", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Harvard University, Cambridge (USA)": 5.0, "Politecnico di Milano": 1.0}, "Authors": ["Vijay Janapa Reddi", "Meeta S. Gupta", "Michael S. Smith", "Gu-Yeon Wei", "David J. Brooks", "Simone Campanoni"]}]}, {"DBLP title": "Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization.", "DBLP authors": ["Hochang Jang", "Taewhan Kim"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630115", "OA papers": [{"PaperId": "https://openalex.org/W2044620840", "PaperTitle": "Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Hochang Jang", "Taewhan Kim"]}]}, {"DBLP title": "An SDRAM-aware router for Networks-on-Chip.", "DBLP authors": ["Wooyoung Jang", "David Z. Pan"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630117", "OA papers": [{"PaperId": "https://openalex.org/W2119033207", "PaperTitle": "An SDRAM-aware router for Networks-on-Chip", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Wooyoung Jang", "David Z. Pan"]}]}, {"DBLP title": "Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency.", "DBLP authors": ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630118", "OA papers": [{"PaperId": "https://openalex.org/W2082591084", "PaperTitle": "Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Seoul National University": 2.0, "Korea Post": 0.5, "Pohang University of Science and Technology": 0.5}, "Authors": ["Junhee Yoo", "Sungjoo Yoo", "Kiyoung Choi"]}]}, {"DBLP title": "Vicis: a reliable network for unreliable silicon.", "DBLP authors": ["David Fick", "Andrew DeOrio", "Jin Hu", "Valeria Bertacco", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630119", "OA papers": [{"PaperId": "https://openalex.org/W1981991312", "PaperTitle": "Vicis", "Year": 2009, "CitationCount": 177, "EstimatedCitation": 177, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["David Fick", "Andrew DeOrio", "Jiun-Haw Chu", "Valeria Bertacco", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "\u00dcmit Y. Ogras"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630120", "OA papers": [{"PaperId": "https://openalex.org/W2053373629", "PaperTitle": "Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Carnegie Mellon University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Siddharth Garg", "Diana Marculescu", "Radu Marculescu", "Umit Y. Ogras"]}]}, {"DBLP title": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs.", "DBLP authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630121", "OA papers": [{"PaperId": "https://openalex.org/W2157374670", "PaperTitle": "NoC topology synthesis for supporting shutdown of voltage islands in SoCs", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "University of Bologna": 1.0}, "Authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"]}]}, {"DBLP title": "Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630123", "OA papers": [{"PaperId": "https://openalex.org/W2163696236", "PaperTitle": "Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Yoonjin Kim", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Multicore parallel min-cost flow algorithm for CAD applications.", "DBLP authors": ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630124", "OA papers": [{"PaperId": "https://openalex.org/W2159715864", "PaperTitle": "Multicore parallel min-cost flow algorithm for CAD applications", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.0, "Fudan University": 2.0, "University of Colorado Boulder": 1.0}, "Authors": ["Yinghai Lu", "Hai Zhou", "Li Shang", "Xuan Zeng"]}]}, {"DBLP title": "FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation.", "DBLP authors": ["Scott Cromar", "Jaeho Lee", "Deming Chen"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630125", "OA papers": [{"PaperId": "https://openalex.org/W2134607257", "PaperTitle": "FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Scott A. Cromar", "Jaeho Lee", "Deming Chen"]}]}, {"DBLP title": "FPGA-based accelerator for the verification of leading-edge wireless systems.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630126", "OA papers": [{"PaperId": "https://openalex.org/W2118872302", "PaperTitle": "FPGA-based accelerator for the verification of leading-edge wireless systems", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"TransAlta (Canada)": 2.0, "University of Alberta": 1.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard", "Bruce F. Cockburn"]}]}, {"DBLP title": "Transmuting coprocessors: dynamic loading of FPGA coprocessors.", "DBLP authors": ["Chen Huang", "Frank Vahid"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630127", "OA papers": [{"PaperId": "https://openalex.org/W2137567370", "PaperTitle": "Transmuting coprocessors", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Chen Huang", "Frank Vahid"]}]}, {"DBLP title": "Dynamic thread and data mapping for NoC based CMPs.", "DBLP authors": ["Mahmut T. Kandemir", "Ozcan Ozturk", "Sai Prashanth Muralidhara"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630129", "OA papers": [{"PaperId": "https://openalex.org/W2133574252", "PaperTitle": "Dynamic thread and data mapping for NoC based CMPs", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Pennsylvania State University": 2.0, "Bilkent University": 1.0}, "Authors": ["Mahmut Kandemir", "Ozcan Ozturk", "Sai Prashanth Muralidhara"]}]}, {"DBLP title": "A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems.", "DBLP authors": ["Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630130", "OA papers": [{"PaperId": "https://openalex.org/W2119658654", "PaperTitle": "A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "Quality-driven synthesis of embedded multi-mode control systems.", "DBLP authors": ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630131", "OA papers": [{"PaperId": "https://openalex.org/W2147160537", "PaperTitle": "Quality-driven synthesis of embedded multi-mode control systems", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Link\u00f6ping University": 3.0, "Lund University": 1.0}, "Authors": ["Soheil Samii", "Petru Eles", "Zebo Peng", "Anton Cervin"]}]}, {"DBLP title": "Context-sensitive timing analysis of Esterel programs.", "DBLP authors": ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630132", "OA papers": [{"PaperId": "https://openalex.org/W2147236388", "PaperTitle": "Context-sensitive timing analysis of Esterel programs", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National University of Singapore": 3.0, ", Institute for Real-Time Computer Systems, TU Munich, Germany": 1.0}, "Authors": ["Lei Ju", "Bach Khoa Huynh", "Samarjit Chakraborty", "Abhik Roychoudhury"]}]}, {"DBLP title": "Scheduling the FlexRay bus using optimization techniques.", "DBLP authors": ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630133", "OA papers": [{"PaperId": "https://openalex.org/W2146224977", "PaperTitle": "Scheduling the FlexRay bus using optimization techniques", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"GM R&D, Palo Alto, CA, USA": 2.0, "University of California, Berkeley": 2.0, "Sant'Anna School of Advanced Studies": 1.0, "GM R&D, Warren, MI, USA": 1.0}, "Authors": ["Haibo Zeng", "Wei Zheng", "Marco Di Natale", "Arkadeb Ghosal", "Paolo Giusto", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Internet-in-a-Box: emulating datacenter network architectures using FPGAs.", "DBLP authors": ["Jonathan D. Ellithorpe", "Zhangxi Tan", "Randy H. Katz"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630137", "OA papers": [{"PaperId": "https://openalex.org/W2117327309", "PaperTitle": "Internet-in-a-Box", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Jonathan Ellithorpe", "Zhangxi Tan", "Randy H. Katz"]}]}, {"DBLP title": "Sustainable data centers: enabled by supply and demand side management.", "DBLP authors": ["Prith Banerjee", "Chandrakant D. Patel", "Cullen E. Bash", "Parthasarathy Ranganathan"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630138", "OA papers": [{"PaperId": "https://openalex.org/W2045444951", "PaperTitle": "Sustainable data centers", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Hewlett-Packard (United States)": 4.0}, "Authors": ["Prith Banerjee", "Chandrakant D. Patel", "Cullen E. Bash", "Parthasarathy Ranganathan"]}]}, {"DBLP title": "Optimum LDPC decoder: a memory architecture problem.", "DBLP authors": ["Erick Amador", "Renaud Pacalet", "Vincent Rezard"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630141", "OA papers": [{"PaperId": "https://openalex.org/W2115663396", "PaperTitle": "Optimum LDPC decoder", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"EURECOM": 1.0, "T\u00e9l\u00e9com Paris": 1.0, "Infineon Technologies France, Sophia Antipolis": 1.0}, "Authors": ["Erick Amador", "Renaud Pacalet", "Vincent Rezard"]}]}, {"DBLP title": "A DVS-based pipelined reconfigurable instruction memory.", "DBLP authors": ["Zhiguo Ge", "Tulika Mitra", "Weng-Fai Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630142", "OA papers": [{"PaperId": "https://openalex.org/W2155565344", "PaperTitle": "A DVS-based pipelined reconfigurable instruction memory", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Zhiguo Ge", "Tulika Mitra", "Weng-Fai Wong"]}]}, {"DBLP title": "LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630143", "OA papers": [{"PaperId": "https://openalex.org/W2142887167", "PaperTitle": "LICT", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Karlsruhe University of Education": 2.0}, "Authors": ["Talal Bonny", "Jorg Henkel"]}]}, {"DBLP title": "Hierarchical architecture of flash-based storage systems for high performance and durability.", "DBLP authors": ["Sanghyuk Jung", "Jin Hyuk Kim", "Yong Ho Song"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630144", "OA papers": [{"PaperId": "https://openalex.org/W2084008654", "PaperTitle": "Hierarchical architecture of flash-based storage systems for high performance and durability", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Hanyang University": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Sanghyuk Jung", "Jin-Hyuk Kim", "Yong Sang Song"]}]}, {"DBLP title": "Reduction techniques for synchronous dataflow graphs.", "DBLP authors": ["Marc Geilen"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630146", "OA papers": [{"PaperId": "https://openalex.org/W2024508177", "PaperTitle": "Reduction techniques for synchronous dataflow graphs", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Eindhoven University of Technology": 1.0}, "Authors": ["Marc Geilen"]}]}, {"DBLP title": "A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management.", "DBLP authors": ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630147", "OA papers": [{"PaperId": "https://openalex.org/W2127059250", "PaperTitle": "A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Eindhoven University of Technology": 5.5, "University of Wisconsin\u2013Madison": 0.5}, "Authors": ["Hamid Shojaei", "Amir Hossein Ghamarian", "Twan Basten", "Marc Geilen", "Sander Stuijk", "Rob Hoes"]}]}, {"DBLP title": "Mode grouping for more effective generalized scheduling of dynamic dataflow applications.", "DBLP authors": ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630148", "OA papers": [{"PaperId": "https://openalex.org/W2133762337", "PaperTitle": "Mode grouping for more effective generalized scheduling of dynamic dataflow applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"]}]}, {"DBLP title": "Efficient program scheduling for heterogeneous multi-core processors.", "DBLP authors": ["Jian Chen", "Lizy Kurian John"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630149", "OA papers": [{"PaperId": "https://openalex.org/W2153841541", "PaperTitle": "Efficient program scheduling for heterogeneous multi-core processors", "Year": 2009, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Jian Chen", "Lizy K. John"]}]}, {"DBLP title": "Polynomial datapath optimization using partitioning and compensation heuristics.", "DBLP authors": ["Omid Sarbishei", "Bijan Alizadeh", "Masahiro Fujita"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630151", "OA papers": [{"PaperId": "https://openalex.org/W2130277629", "PaperTitle": "Polynomial datapath optimization using partitioning and compensation heuristics", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Sharif University of Technology": 1.0, "VLSI Design and Education Center (VDEC), University of Tokyo and CREST, Japan#TAB#": 2.0}, "Authors": ["O. Sarbishei", "Bahram Alizadeh", "Masaki Fujita"]}]}, {"DBLP title": "Register allocation for high-level synthesis using dual supply voltages.", "DBLP authors": ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630152", "OA papers": [{"PaperId": "https://openalex.org/W2154773290", "PaperTitle": "Register allocation for high-level synthesis using dual supply voltages", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Insup Shin", "Seungwhun Paik", "Youngsoo Shin"]}]}, {"DBLP title": "GPU-based parallelization for fast circuit optimization.", "DBLP authors": ["Yifang Liu", "Jiang Hu"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630153", "OA papers": [{"PaperId": "https://openalex.org/W2171115678", "PaperTitle": "GPU-based parallelization for fast circuit optimization", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Yifang Liu", "Jiang Hu"]}]}, {"DBLP title": "Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors.", "DBLP authors": ["Thomas Baumann", "Doris Schmitt-Landsiedel", "Christian Pacha"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630154", "OA papers": [{"PaperId": "https://openalex.org/W2098040589", "PaperTitle": "Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Infineon Technologies (Germany)": 1.5, "Technical University of Munich": 1.5}, "Authors": ["Thomas Baumann", "Doris Schmitt-Landsiedel", "Christian Pacha"]}]}, {"DBLP title": "ARMS - automatic residue-minimization based sampling for multi-point modeling techniques.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630156", "OA papers": [{"PaperId": "https://openalex.org/W2120014442", "PaperTitle": "ARMS - automatic residue-minimization based sampling for multi-point modeling techniques", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "Cadence Design Systems (United States)": 0.5}, "Authors": ["Jorge Fernandez Villena", "Luis Miguel Silveira"]}]}, {"DBLP title": "An efficient passivity test for descriptor systems via canonical projector techniques.", "DBLP authors": ["N. Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630157", "OA papers": [{"PaperId": "https://openalex.org/W2127255477", "PaperTitle": "An efficient passivity test for descriptor systems via canonical projector techniques", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"[Department of Electrical and Electronic Engineering The University of Hong Kong, Pokfulam Road, Hong Kong]": 1.0}, "Authors": ["Ning-Bew Wong"]}]}, {"DBLP title": "A parameterized mask model for lithography simulation.", "DBLP authors": ["Zhenhai Zhu"], "year": 2009, "doi": "https://doi.org/10.1145/1629911.1630158", "OA papers": [{"PaperId": "https://openalex.org/W2137068727", "PaperTitle": "A parameterized mask model for lithography simulation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cadence Design Systems (United States)": 1.0}, "Authors": ["Zhenhai Zhu"]}]}]