// Seed: 182918779
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
  assign id_2 = 1'b0;
  always_comb @(1, 1 or posedge 1) id_4(1);
  assign id_4 = 1;
  uwire id_5, id_6, id_7, id_8;
  tri1 id_9 = id_4;
  assign id_9 = (id_8);
  assign id_2 = 1'b0;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2
);
  assign id_4 = 1;
  module_0(
      id_4
  );
endmodule
