{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 19 11:36:15 2009 " "Info: Processing started: Fri Jun 19 11:36:15 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Init_Module -c Init_Module --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2123_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2123_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 114 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2121_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2121_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 112 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2117_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2117_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 107 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2115_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2115_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 105 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2113_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2113_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 103 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2111_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2111_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 101 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux219_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux219_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 122 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux217_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux217_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 120 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux215_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux215_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 118 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux213_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux213_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 116 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux211_dataout~2 " "Warning: Node \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux211_dataout~2\" is a latch" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 99 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50 " "Info: Assuming node \"Clk_50\" is an undefined clock" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_1M " "Info: Assuming node \"Clk_1M\" is an undefined clock" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_1M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Reset_n " "Info: Assuming node \"Reset_n\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_50 memory memory lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\] 250.0 MHz Internal " "Info: Clock \"Clk_50\" Internal fmax is restricted to 250.0 MHz between source memory \"lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.390 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M9K_X13_Y3_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X13_Y3_N0; Fanout = 16; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.390 ns) 2.390 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\] 2 MEM M9K_X13_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.390 ns) = 2.390 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.390 ns ( 100.00 % ) " "Info: Total cell delay = 2.390 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.390ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.037 ns - Smallest " "Info: - Smallest clock skew is -0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 destination 2.878 ns + Shortest memory " "Info: + Shortest clock path from clock \"Clk_50\" to destination memory is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.837 ns) 2.878 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\] 4 MEM M9K_X13_Y3_N0 1 " "Info: 4: + IC(0.972 ns) + CELL(0.837 ns) = 2.878 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 60.56 % ) " "Info: Total cell delay = 1.743 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 39.44 % ) " "Info: Total interconnect delay = 1.135 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 source 2.915 ns - Longest memory " "Info: - Longest clock path from clock \"Clk_50\" to source memory is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.874 ns) 2.915 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M9K_X13_Y3_N0 16 " "Info: 4: + IC(0.972 ns) + CELL(0.874 ns) = 2.915 ns; Loc. = M9K_X13_Y3_N0; Fanout = 16; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 61.06 % ) " "Info: Total cell delay = 1.780 ns ( 61.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 38.94 % ) " "Info: Total interconnect delay = 1.135 ns ( 38.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.874ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.874ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.226 ns + " "Info: + Micro clock to output delay of source is 0.226 ns" {  } { { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.051 ns + " "Info: + Micro setup delay of destination is 0.051 ns" {  } { { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.390ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.874ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[0] {} } { 0.000ns } { 0.046ns } "" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_1M register register lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\] lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 250.0 MHz Internal " "Info: Clock \"Clk_1M\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\]\" and destination register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.493 ns + Longest register register " "Info: + Longest register to register delay is 3.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\] 1 REG FF_X28_Y16_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y16_N11; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.130 ns) 0.414 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[1\] 2 COMB LCCOMB_X28_Y16_N6 2 " "Info: 2: + IC(0.284 ns) + CELL(0.130 ns) = 0.414 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|pre_hazard\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 131 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.436 ns) 1.233 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X27_Y16_N8 2 " "Info: 3: + IC(0.383 ns) + CELL(0.436 ns) = 1.233 ns; Loc. = LCCOMB_X27_Y16_N8; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.291 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X27_Y16_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.291 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.349 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X27_Y16_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.349 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.407 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X27_Y16_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.407 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.465 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X27_Y16_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.465 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.523 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X27_Y16_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.523 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.581 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X27_Y16_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.581 ns; Loc. = LCCOMB_X27_Y16_N20; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.639 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X27_Y16_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.639 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.697 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X27_Y16_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.697 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.755 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X27_Y16_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 1.755 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 2; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.813 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X27_Y16_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.058 ns) = 1.813 ns; Loc. = LCCOMB_X27_Y16_N28; Fanout = 1; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.268 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1 14 COMB LCCOMB_X27_Y16_N30 13 " "Info: 14: + IC(0.000 ns) + CELL(0.455 ns) = 2.268 ns; Loc. = LCCOMB_X27_Y16_N30; Fanout = 13; COMB Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_comb_bita11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 93 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.609 ns) 3.493 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 15 REG FF_X29_Y16_N25 1 " "Info: 15: + IC(0.616 ns) + CELL(0.609 ns) = 3.493 ns; Loc. = FF_X29_Y16_N25; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.210 ns ( 63.27 % ) " "Info: Total cell delay = 2.210 ns ( 63.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 36.73 % ) " "Info: Total interconnect delay = 1.283 ns ( 36.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.284ns 0.383ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.616ns } { 0.000ns 0.130ns 0.436ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.609ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M destination 2.574 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_1M\" to destination register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_1M~input 2 COMB IOIBUF_X0_Y14_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_1M~inputclkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.534 ns) 2.574 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\] 4 REG FF_X29_Y16_N25 1 " "Info: 4: + IC(0.971 ns) + CELL(0.534 ns) = 2.574 ns; Loc. = FF_X29_Y16_N25; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.94 % ) " "Info: Total cell delay = 1.440 ns ( 55.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 44.06 % ) " "Info: Total interconnect delay = 1.134 ns ( 44.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_1M source 2.575 ns - Longest register " "Info: - Longest clock path from clock \"Clk_1M\" to source register is 2.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_1M 1 CLK PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; CLK Node = 'Clk_1M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_1M } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_1M~input 2 COMB IOIBUF_X0_Y14_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 1; COMB Node = 'Clk_1M~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_1M Clk_1M~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_1M~inputclkctrl 3 COMB CLKCTRL_G2 15 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'Clk_1M~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_1M~input Clk_1M~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 696 -56 112 712 "Clk_1M" "" } { 680 320 384 696 "Clk_1M" "" } { 736 543 599 752 "Clk_1M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.575 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\] 4 REG FF_X28_Y16_N11 1 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.575 ns; Loc. = FF_X28_Y16_N11; Fanout = 1; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.92 % ) " "Info: Total cell delay = 1.440 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.135 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.493 ns" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|pre_hazard[1] {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita1~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita2~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita3~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita4~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita5~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita6~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita7~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita8~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita9~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita10~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~COUT {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_comb_bita11~1 {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.284ns 0.383ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.616ns } { 0.000ns 0.130ns 0.436ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.609ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Clk_1M Clk_1M~input Clk_1M~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.575 ns" { Clk_1M {} Clk_1M~input {} Clk_1M~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|counter_reg_bit[10] {} } {  } {  } "" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 98 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 Cycle_Period\[9\] Reset_n 3.706 ns register " "Info: tsu for register \"lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2\" (data pin = \"Cycle_Period\[9\]\", clock pin = \"Reset_n\") is 3.706 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.524 ns + Longest pin register " "Info: + Longest pin to register delay is 5.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cycle_Period\[9\] 1 PIN PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'Cycle_Period\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cycle_Period[9] } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.876 ns) 0.876 ns Cycle_Period\[9\]~input 2 COMB IOIBUF_X0_Y21_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.876 ns) = 0.876 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2; COMB Node = 'Cycle_Period\[9\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Cycle_Period[9] Cycle_Period[9]~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 664 -56 128 680 "Cycle_Period\[11..0\]" "" } { 648 280 385 664 "Cycle_Period\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.407 ns) + CELL(0.241 ns) 5.524 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 3 REG LCCOMB_X29_Y16_N20 3 " "Info: 3: + IC(4.407 ns) + CELL(0.241 ns) = 5.524 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 3; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.648 ns" { Cycle_Period[9]~input lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 20.22 % ) " "Info: Total cell delay = 1.117 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.407 ns ( 79.78 % ) " "Info: Total interconnect delay = 4.407 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { Cycle_Period[9] Cycle_Period[9]~input lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { Cycle_Period[9] {} Cycle_Period[9]~input {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 4.407ns } { 0.000ns 0.876ns 0.241ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.716 ns + " "Info: + Micro setup delay of destination is 0.716 ns" {  } { { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reset_n destination 2.534 ns - Shortest register " "Info: - Shortest clock path from clock \"Reset_n\" to destination register is 2.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_n 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reset_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Reset_n~input 2 COMB IOIBUF_X0_Y14_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N15; Fanout = 1; COMB Node = 'Reset_n~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Reset_n Reset_n~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Reset_n~inputclkctrl 3 COMB CLKCTRL_G3 40 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'Reset_n~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Reset_n~input Reset_n~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 152 -32 136 168 "Reset_n" "" } { 552 56 168 568 "Reset_n" "" } { 768 176 264 784 "Reset_n" "" } { 328 888 952 344 "Reset_n" "" } { 296 281 464 312 "Reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.130 ns) 2.534 ns lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2 4 REG LCCOMB_X29_Y16_N20 3 " "Info: 4: + IC(1.335 ns) + CELL(0.130 ns) = 2.534 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 3; REG Node = 'lpm_counter36:inst54\|lpm_counter:lpm_counter_component\|cntr_ojk:auto_generated\|mux2119_dataout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { Reset_n~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "db/cntr_ojk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/cntr_ojk.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.036 ns ( 40.88 % ) " "Info: Total cell delay = 1.036 ns ( 40.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.498 ns ( 59.12 % ) " "Info: Total interconnect delay = 1.498 ns ( 59.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { Reset_n Reset_n~input Reset_n~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { Reset_n {} Reset_n~input {} Reset_n~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 0.163ns 1.335ns } { 0.000ns 0.906ns 0.000ns 0.130ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { Cycle_Period[9] Cycle_Period[9]~input lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { Cycle_Period[9] {} Cycle_Period[9]~input {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 4.407ns } { 0.000ns 0.876ns 0.241ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { Reset_n Reset_n~input Reset_n~inputclkctrl lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.534 ns" { Reset_n {} Reset_n~input {} Reset_n~inputclkctrl {} lpm_counter36:inst54|lpm_counter:lpm_counter_component|cntr_ojk:auto_generated|mux2119_dataout~2 {} } { 0.000ns 0.000ns 0.163ns 1.335ns } { 0.000ns 0.906ns 0.000ns 0.130ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50 ROM_Dat\[10\] lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\] 8.793 ns memory " "Info: tco from clock \"Clk_50\" to destination pin \"ROM_Dat\[10\]\" through memory \"lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\]\" is 8.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 source 2.878 ns + Longest memory " "Info: + Longest clock path from clock \"Clk_50\" to source memory is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.837 ns) 2.878 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\] 4 MEM M9K_X13_Y3_N0 1 " "Info: 4: + IC(0.972 ns) + CELL(0.837 ns) = 2.878 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.743 ns ( 60.56 % ) " "Info: Total cell delay = 1.743 ns ( 60.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 39.44 % ) " "Info: Total interconnect delay = 1.135 ns ( 39.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns + " "Info: + Micro clock to output delay of source is 0.255 ns" {  } { { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.660 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.046 ns) 0.046 ns lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\] 1 MEM M9K_X13_Y3_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.046 ns) = 0.046 ns; Loc. = M9K_X13_Y3_N0; Fanout = 1; MEM Node = 'lpm_rom0:inst14\|altsyncram:altsyncram_component\|altsyncram_s631:auto_generated\|q_a\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "db/altsyncram_s631.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_01/db/altsyncram_s631.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(3.507 ns) 5.660 ns ROM_Dat\[10\]~output 2 COMB IOOBUF_X41_Y6_N2 1 " "Info: 2: + IC(2.107 ns) + CELL(3.507 ns) = 5.660 ns; Loc. = IOOBUF_X41_Y6_N2; Fanout = 1; COMB Node = 'ROM_Dat\[10\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] ROM_Dat[10]~output } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.660 ns ROM_Dat\[10\] 3 PIN PIN_L14 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.660 ns; Loc. = PIN_L14; Fanout = 0; PIN Node = 'ROM_Dat\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { ROM_Dat[10]~output ROM_Dat[10] } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 424 968 1144 440 "ROM_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.553 ns ( 62.77 % ) " "Info: Total cell delay = 3.553 ns ( 62.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 37.23 % ) " "Info: Total interconnect delay = 2.107 ns ( 37.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] ROM_Dat[10]~output ROM_Dat[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} ROM_Dat[10]~output {} ROM_Dat[10] {} } { 0.000ns 2.107ns 0.000ns } { 0.046ns 3.507ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.906ns 0.000ns 0.837ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] ROM_Dat[10]~output ROM_Dat[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { lpm_rom0:inst14|altsyncram:altsyncram_component|altsyncram_s631:auto_generated|q_a[10] {} ROM_Dat[10]~output {} ROM_Dat[10] {} } { 0.000ns 2.107ns 0.000ns } { 0.046ns 3.507ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst36 Locked Clk_50 0.805 ns register " "Info: th for register \"inst36\" (data pin = \"Locked\", clock pin = \"Clk_50\") is 0.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50 destination 2.584 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50\" to destination register is 2.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_50 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_50~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_50~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_50 Clk_50~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_50~inputclkctrl 3 COMB CLKCTRL_G4 42 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 42; COMB Node = 'Clk_50~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_50~input Clk_50~inputclkctrl } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 136 -32 136 152 "Clk_50" "" } { 16 800 864 32 "Clk_50" "" } { 352 248 296 368 "Clk_50" "" } { 712 168 232 728 "Clk_50" "" } { 544 720 784 560 "Clk_50" "" } { 424 696 784 440 "Clk_50" "" } { 536 56 120 552 "Clk_50" "" } { 264 808 872 280 "Clk_50" "" } { 352 384 432 368 "Clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 2.584 ns inst36 4 REG FF_X8_Y14_N19 2 " "Info: 4: + IC(0.981 ns) + CELL(0.534 ns) = 2.584 ns; Loc. = FF_X8_Y14_N19; Fanout = 2; REG Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { Clk_50~inputclkctrl inst36 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 456 136 200 536 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.73 % ) " "Info: Total cell delay = 1.440 ns ( 55.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 44.27 % ) " "Info: Total interconnect delay = 1.144 ns ( 44.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} inst36 {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 456 136 200 536 "inst36" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Locked 1 PIN PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'Locked'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Locked } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 472 -56 112 488 "Locked" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Locked~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'Locked~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Locked Locked~input } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 472 -56 112 488 "Locked" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.342 ns) 1.936 ns inst36 3 REG FF_X8_Y14_N19 2 " "Info: 3: + IC(0.688 ns) + CELL(0.342 ns) = 1.936 ns; Loc. = FF_X8_Y14_N19; Fanout = 2; REG Node = 'inst36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { Locked~input inst36 } "NODE_NAME" } } { "Init_Module.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_01/Init_Module.bdf" { { 456 136 200 536 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 64.46 % ) " "Info: Total cell delay = 1.248 ns ( 64.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.688 ns ( 35.54 % ) " "Info: Total interconnect delay = 0.688 ns ( 35.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { Locked Locked~input inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.936 ns" { Locked {} Locked~input {} inst36 {} } { 0.000ns 0.000ns 0.688ns } { 0.000ns 0.906ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { Clk_50 Clk_50~input Clk_50~inputclkctrl inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { Clk_50 {} Clk_50~input {} Clk_50~inputclkctrl {} inst36 {} } { 0.000ns 0.000ns 0.163ns 0.981ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { Locked Locked~input inst36 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.936 ns" { Locked {} Locked~input {} inst36 {} } { 0.000ns 0.000ns 0.688ns } { 0.000ns 0.906ns 0.342ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 19 11:36:17 2009 " "Info: Processing ended: Fri Jun 19 11:36:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
