
---------- Begin Simulation Statistics ----------
final_tick                                 6107699000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71784                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885844                       # Number of bytes of host memory used
host_op_rate                                   140289                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   139.31                       # Real time elapsed on the host
host_tick_rate                               43843407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006108                       # Number of seconds simulated
sim_ticks                                  6107699000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11384513                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6924763                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.221540                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.221540                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1032606                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   501768                       # number of floating regfile writes
system.cpu.idleCycles                          481174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                63586                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2147885                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.758836                       # Inst execution rate
system.cpu.iew.exec_refs                      4097976                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1601009                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693357                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2588878                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4057                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1707877                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22507071                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2496967                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            112983                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              21484884                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6532                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                603951                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  61345                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                613296                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            894                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39475                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26125786                       # num instructions consuming a value
system.cpu.iew.wb_count                      21368153                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593260                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15499395                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.749280                       # insts written-back per cycle
system.cpu.iew.wb_sent                       21444636                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31568385                       # number of integer regfile reads
system.cpu.int_regfile_writes                16996590                       # number of integer regfile writes
system.cpu.ipc                               0.818639                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.818639                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            391112      1.81%      1.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16628159     76.99%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57502      0.27%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40423      0.19%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               20855      0.10%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14587      0.07%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               146096      0.68%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   62      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                67341      0.31%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               92958      0.43%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6320      0.03%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             106      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2321906     10.75%     91.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1277236      5.91%     97.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          198523      0.92%     98.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         334527      1.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21597875                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  949021                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1846397                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       874703                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1243729                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      473026                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021902                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  382655     80.90%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12530      2.65%     83.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    350      0.07%     83.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   795      0.17%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  184      0.04%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16917      3.58%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20821      4.40%     91.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24425      5.16%     96.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            14343      3.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20730768                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           53580219                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20493450                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          24227900                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22502155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  21597875                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4916                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2963697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             23623                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3933                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3642659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11734225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.840588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.416508                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6321364     53.87%     53.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              708461      6.04%     59.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              811447      6.92%     66.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              867551      7.39%     74.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              839228      7.15%     81.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              720396      6.14%     87.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              792067      6.75%     94.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              437115      3.73%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              236596      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11734225                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.768086                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            112051                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           182216                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2588878                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1707877                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8505775                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12215399                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        52961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          520                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       100649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1265                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       202333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1265                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2446056                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1820696                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             60873                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1082791                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1066079                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.456581                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  196622                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 42                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          114309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88051                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            26258                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         6866                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      1271516                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       231407                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       720116                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        10099                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2431                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       727170                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        24588                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         5892                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1323                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         6798                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         8749                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         4519                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       149863                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       136683                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       150316                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4       106548                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5        73687                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        83708                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7        26019                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        16649                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9         8489                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10         5326                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         1738                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         1669                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       321014                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        83749                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        86938                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       119233                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4        64880                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        39592                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        24419                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        10408                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8         5301                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         2763                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         1229                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11         1169                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         2800617                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             54697                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11344201                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.722754                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.714784                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6681070     58.89%     58.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          998590      8.80%     67.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          694888      6.13%     73.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          867205      7.64%     81.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          302743      2.67%     84.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          187410      1.65%     85.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          186518      1.64%     87.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          120059      1.06%     88.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1305718     11.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11344201                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1305718                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3322285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3322285                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3343315                       # number of overall hits
system.cpu.dcache.overall_hits::total         3343315                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       168900                       # number of overall misses
system.cpu.dcache.overall_misses::total        168900                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9569398996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9569398996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9569398996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9569398996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3490435                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3490435                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3512215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3512215                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048175                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048175                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56909.895902                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56909.895902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56657.187661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56657.187661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       133794                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2736                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.901316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46770                       # number of writebacks
system.cpu.dcache.writebacks::total             46770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99032                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99032                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99032                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69554                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69554                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4254411496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4254411496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4267897996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4267897996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019802                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019802                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61552.873289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61552.873289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61360.928142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61360.928142                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69032                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1944176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1944176                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       131314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6909972500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6909972500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2075490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2075490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52621.750156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52621.750156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        98931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        98931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1637369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1637369500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50562.625452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50562.625452                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2659426496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2659426496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72196.397437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72196.397437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2617041996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2617041996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71241.105104                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71241.105104                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        21030                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         21030                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          750                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          750                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        21780                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21780                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034435                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034435                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          436                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          436                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13486500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     13486500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.020018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.020018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30932.339450                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30932.339450                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.395480                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3412869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.074960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.395480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7093974                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7093974                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2143517                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6051406                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3131436                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                346521                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  61345                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1043596                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7267                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23240486                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 33894                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2496464                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1605150                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5171                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6665                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2562326                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       12292876                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2446056                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1350752                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9093668                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  137002                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         50                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1049                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8573                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1722921                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 22710                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           11734225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.038832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.211284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7892169     67.26%     67.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   200982      1.71%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   239099      2.04%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   233693      1.99%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   303192      2.58%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   261059      2.22%     77.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   292701      2.49%     80.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   221060      1.88%     82.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2090270     17.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             11734225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200244                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.006343                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1687558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687558                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687558                       # number of overall hits
system.cpu.icache.overall_hits::total         1687558                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        35362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35362                       # number of overall misses
system.cpu.icache.overall_misses::total         35362                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1048375999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1048375999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1048375999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1048375999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1722920                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1722920                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1722920                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1722920                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020524                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29646.965641                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29646.965641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29646.965641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29646.965641                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1232                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.842105                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        31613                       # number of writebacks
system.cpu.icache.writebacks::total             31613                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3228                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3228                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3228                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3228                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        32134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        32134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32134                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    886957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    886957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    886957000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    886957000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018651                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018651                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018651                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018651                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27601.823614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27601.823614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27601.823614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27601.823614                       # average overall mshr miss latency
system.cpu.icache.replacements                  31613                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687558                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35362                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1048375999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1048375999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1722920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1722920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29646.965641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29646.965641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3228                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3228                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        32134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    886957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    886957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27601.823614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27601.823614                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.844160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1719692                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.516276                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.844160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3477974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3477974                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1724184                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2056                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      396967                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  379294                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  791                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 894                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 297044                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1327                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6107699000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  61345                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2306427                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1654233                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3564                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3296079                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4412577                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22949789                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 26090                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 259692                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  18510                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4063308                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            26351447                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    57072000                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34208526                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1157135                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3928985                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      81                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1703450                       # count of insts added to the skid buffer
system.cpu.rob.reads                         32305421                       # The number of ROB reads
system.cpu.rob.writes                        45079201                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                24719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15781                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40500                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               24719                       # number of overall hits
system.l2.overall_hits::.cpu.data               15781                       # number of overall hits
system.l2.overall_hits::total                   40500                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53763                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7404                       # number of overall misses
system.l2.overall_misses::.cpu.data             53763                       # number of overall misses
system.l2.overall_misses::total                 61167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    576294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3993622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4569916000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    576294000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3993622000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4569916000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            32123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               101667                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           32123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              101667                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.230489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.773079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.230489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.773079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77835.494327                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74281.978312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74712.116010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77835.494327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74281.978312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74712.116010                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31866                       # number of writebacks
system.l2.writebacks::total                     31866                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61154                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61154                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    499608500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3444489250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3944097750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    499608500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3444489250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3944097750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.230084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.773079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.601513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.230084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.773079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.601513                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67596.874577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64068.025408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64494.517938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67596.874577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64068.025408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64494.517938                       # average overall mshr miss latency
system.l2.replacements                          54210                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46770                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46770                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        31244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31244                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        31244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31244                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1538                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35193                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2544545500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2544545500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72302.602790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72302.602790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2184863250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2184863250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62082.324610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62082.324610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          24719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    576294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    576294000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        32123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          32123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.230489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.230489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77835.494327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77835.494327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    499608500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    499608500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.230084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.230084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67596.874577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67596.874577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1449076500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1449076500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.565934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.565934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78033.198708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78033.198708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1259626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1259626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.565934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.565934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67831.233172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67831.233172                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7950.081405                       # Cycle average of tags in use
system.l2.tags.total_refs                      201841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62402                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.234528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     209.333701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1159.776732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6580.970973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.141574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.803341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1677282                       # Number of tag accesses
system.l2.tags.data_accesses                  1677282                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000381666250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151487                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29934                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61154                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31866                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61154                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31866                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61154                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31866                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.607549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.938246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.246848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1932     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.460703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.436222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1516     78.39%     78.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.50%     79.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              328     16.96%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      2.38%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.57%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3913856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2039424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    640.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    333.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6082706500                       # Total gap between requests
system.mem_ctrls.avgGap                      65391.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       473024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3440384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2037440                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 77447169.547811701894                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 563286435.693703889847                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 333585528.690919399261                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7391                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53763                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31866                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    255684250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1670346250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 137984082500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34594.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31068.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4330135.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       473024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3440832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3913856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       473024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       473024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2039424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2039424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7391                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53763                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61154                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31866                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31866                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     77447170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    563359786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        640806955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     77447170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     77447170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    333910365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       333910365                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    333910365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     77447170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    563359786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       974717320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61147                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31835                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1820                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               779524250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             305735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1926030500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12748.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31498.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47410                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21862                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.984732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.148658                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   291.069696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10287     43.39%     43.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6205     26.17%     69.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2303      9.71%     79.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1131      4.77%     84.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          733      3.09%     87.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          480      2.02%     89.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          350      1.48%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          232      0.98%     91.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1989      8.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3913408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2037440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              640.733605                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              333.585529                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90242460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        47965005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      223439160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      86913000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 481877760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2263192980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    439510080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3633140445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   594.846021                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1116430500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    203840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4787428500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79046940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42014445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      213150420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79265700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 481877760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2208667920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    485425920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3589449105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   587.692534                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1232562500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    203840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4671296500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31866                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21091                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35193                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35193                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25961                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175265                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175265                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175265                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5953280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5953280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5953280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61154                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60393750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76442500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             64947                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44606                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36731                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36731                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         32134                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        95870                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       208140                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                304010                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4079104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7444096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11523200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54221                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2040128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           155898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106478                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 154110     98.85%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1788      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             155898                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6107699000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          179549500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48226948                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104329483                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
