ARM GAS  /tmp/ccMmYIYo.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccMmYIYo.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  /tmp/ccMmYIYo.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 79 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 79 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 79 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 79 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 84 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
ARM GAS  /tmp/ccMmYIYo.s 			page 4


  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_PWM_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_TIM_PWM_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 93 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		@ link register save eliminated.
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 112              		.loc 1 94 3 view .LVU21
 113              		.loc 1 94 14 is_stmt 0 view .LVU22
 114 0000 0268     		ldr	r2, [r0]
 115              		.loc 1 94 5 view .LVU23
 116 0002 094B     		ldr	r3, .L12
 117 0004 9A42     		cmp	r2, r3
 118 0006 00D0     		beq	.L11
 119 0008 7047     		bx	lr
 120              	.L11:
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 121              		.loc 1 93 1 view .LVU24
 122 000a 82B0     		sub	sp, sp, #8
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 8
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 125              		.loc 1 100 5 is_stmt 1 view .LVU25
 126              	.LBB5:
 127              		.loc 1 100 5 view .LVU26
 128              		.loc 1 100 5 view .LVU27
 129 000c 03F56443 		add	r3, r3, #58368
 130 0010 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccMmYIYo.s 			page 5


 131 0012 42F40062 		orr	r2, r2, #2048
 132 0016 9A61     		str	r2, [r3, #24]
 133              		.loc 1 100 5 view .LVU28
 134 0018 9B69     		ldr	r3, [r3, #24]
 135 001a 03F40063 		and	r3, r3, #2048
 136 001e 0193     		str	r3, [sp, #4]
 137              		.loc 1 100 5 view .LVU29
 138 0020 019B     		ldr	r3, [sp, #4]
 139              	.LBE5:
 140              		.loc 1 100 5 view .LVU30
 101:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 104:Core/Src/stm32f1xx_hal_msp.c ****   }
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c **** }
 141              		.loc 1 106 1 is_stmt 0 view .LVU31
 142 0022 02B0     		add	sp, sp, #8
 143              	.LCFI3:
 144              		.cfi_def_cfa_offset 0
 145              		@ sp needed
 146 0024 7047     		bx	lr
 147              	.L13:
 148 0026 00BF     		.align	2
 149              	.L12:
 150 0028 002C0140 		.word	1073818624
 151              		.cfi_endproc
 152              	.LFE66:
 154              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_TIM_Encoder_MspInit
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu softvfp
 162              	HAL_TIM_Encoder_MspInit:
 163              	.LVL4:
 164              	.LFB67:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c **** /**
 109:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 110:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 111:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 112:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 113:Core/Src/stm32f1xx_hal_msp.c **** */
 114:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 115:Core/Src/stm32f1xx_hal_msp.c **** {
 165              		.loc 1 115 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 40
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		.loc 1 115 1 is_stmt 0 view .LVU33
 170 0000 00B5     		push	{lr}
 171              	.LCFI4:
 172              		.cfi_def_cfa_offset 4
 173              		.cfi_offset 14, -4
 174 0002 8BB0     		sub	sp, sp, #44
ARM GAS  /tmp/ccMmYIYo.s 			page 6


 175              	.LCFI5:
 176              		.cfi_def_cfa_offset 48
 116:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 177              		.loc 1 116 3 is_stmt 1 view .LVU34
 178              		.loc 1 116 20 is_stmt 0 view .LVU35
 179 0004 0023     		movs	r3, #0
 180 0006 0693     		str	r3, [sp, #24]
 181 0008 0793     		str	r3, [sp, #28]
 182 000a 0893     		str	r3, [sp, #32]
 183 000c 0993     		str	r3, [sp, #36]
 117:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 184              		.loc 1 117 3 is_stmt 1 view .LVU36
 185              		.loc 1 117 18 is_stmt 0 view .LVU37
 186 000e 0368     		ldr	r3, [r0]
 187              		.loc 1 117 5 view .LVU38
 188 0010 B3F1804F 		cmp	r3, #1073741824
 189 0014 08D0     		beq	.L19
 118:Core/Src/stm32f1xx_hal_msp.c ****   {
 119:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 122:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 123:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 126:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 127:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 128:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 129:Core/Src/stm32f1xx_hal_msp.c ****     */
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 131:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 132:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 133:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 138:Core/Src/stm32f1xx_hal_msp.c ****   }
 139:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM3)
 190              		.loc 1 139 8 is_stmt 1 view .LVU39
 191              		.loc 1 139 10 is_stmt 0 view .LVU40
 192 0016 354A     		ldr	r2, .L22
 193 0018 9342     		cmp	r3, r2
 194 001a 23D0     		beq	.L20
 140:Core/Src/stm32f1xx_hal_msp.c ****   {
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 144:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 145:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 148:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 149:Core/Src/stm32f1xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 150:Core/Src/stm32f1xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 151:Core/Src/stm32f1xx_hal_msp.c ****     */
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
ARM GAS  /tmp/ccMmYIYo.s 			page 7


 153:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 154:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 155:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 156:Core/Src/stm32f1xx_hal_msp.c **** 
 157:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM3_PARTIAL();
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 162:Core/Src/stm32f1xx_hal_msp.c ****   }
 163:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 195              		.loc 1 163 8 is_stmt 1 view .LVU41
 196              		.loc 1 163 10 is_stmt 0 view .LVU42
 197 001c 344A     		ldr	r2, .L22+4
 198 001e 9342     		cmp	r3, r2
 199 0020 46D0     		beq	.L21
 200              	.LVL5:
 201              	.L14:
 164:Core/Src/stm32f1xx_hal_msp.c ****   {
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 168:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 173:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 174:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 175:Core/Src/stm32f1xx_hal_msp.c ****     */
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 184:Core/Src/stm32f1xx_hal_msp.c ****   }
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c **** }
 202              		.loc 1 186 1 view .LVU43
 203 0022 0BB0     		add	sp, sp, #44
 204              	.LCFI6:
 205              		.cfi_remember_state
 206              		.cfi_def_cfa_offset 4
 207              		@ sp needed
 208 0024 5DF804FB 		ldr	pc, [sp], #4
 209              	.LVL6:
 210              	.L19:
 211              	.LCFI7:
 212              		.cfi_restore_state
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 213              		.loc 1 123 5 is_stmt 1 view .LVU44
 214              	.LBB6:
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 215              		.loc 1 123 5 view .LVU45
ARM GAS  /tmp/ccMmYIYo.s 			page 8


 123:Core/Src/stm32f1xx_hal_msp.c **** 
 216              		.loc 1 123 5 view .LVU46
 217 0028 03F50433 		add	r3, r3, #135168
 218 002c DA69     		ldr	r2, [r3, #28]
 219 002e 42F00102 		orr	r2, r2, #1
 220 0032 DA61     		str	r2, [r3, #28]
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 221              		.loc 1 123 5 view .LVU47
 222 0034 DA69     		ldr	r2, [r3, #28]
 223 0036 02F00102 		and	r2, r2, #1
 224 003a 0092     		str	r2, [sp]
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 225              		.loc 1 123 5 view .LVU48
 226 003c 009A     		ldr	r2, [sp]
 227              	.LBE6:
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 228              		.loc 1 123 5 view .LVU49
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 229              		.loc 1 125 5 view .LVU50
 230              	.LBB7:
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 231              		.loc 1 125 5 view .LVU51
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 232              		.loc 1 125 5 view .LVU52
 233 003e 9A69     		ldr	r2, [r3, #24]
 234 0040 42F00402 		orr	r2, r2, #4
 235 0044 9A61     		str	r2, [r3, #24]
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 236              		.loc 1 125 5 view .LVU53
 237 0046 9B69     		ldr	r3, [r3, #24]
 238 0048 03F00403 		and	r3, r3, #4
 239 004c 0193     		str	r3, [sp, #4]
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 240              		.loc 1 125 5 view .LVU54
 241 004e 019B     		ldr	r3, [sp, #4]
 242              	.LBE7:
 125:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 243              		.loc 1 125 5 view .LVU55
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 244              		.loc 1 130 5 view .LVU56
 130:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 245              		.loc 1 130 25 is_stmt 0 view .LVU57
 246 0050 0323     		movs	r3, #3
 247 0052 0693     		str	r3, [sp, #24]
 131:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 131 5 is_stmt 1 view .LVU58
 131:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249              		.loc 1 131 26 is_stmt 0 view .LVU59
 250 0054 0023     		movs	r3, #0
 251 0056 0793     		str	r3, [sp, #28]
 132:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 252              		.loc 1 132 5 is_stmt 1 view .LVU60
 132:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 253              		.loc 1 132 26 is_stmt 0 view .LVU61
 254 0058 0893     		str	r3, [sp, #32]
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 133 5 is_stmt 1 view .LVU62
ARM GAS  /tmp/ccMmYIYo.s 			page 9


 256 005a 06A9     		add	r1, sp, #24
 257 005c 2548     		ldr	r0, .L22+8
 258              	.LVL7:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 259              		.loc 1 133 5 is_stmt 0 view .LVU63
 260 005e FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL8:
 262 0062 DEE7     		b	.L14
 263              	.LVL9:
 264              	.L20:
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 265              		.loc 1 145 5 is_stmt 1 view .LVU64
 266              	.LBB8:
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 267              		.loc 1 145 5 view .LVU65
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 268              		.loc 1 145 5 view .LVU66
 269 0064 244B     		ldr	r3, .L22+12
 270 0066 DA69     		ldr	r2, [r3, #28]
 271 0068 42F00202 		orr	r2, r2, #2
 272 006c DA61     		str	r2, [r3, #28]
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 273              		.loc 1 145 5 view .LVU67
 274 006e DA69     		ldr	r2, [r3, #28]
 275 0070 02F00202 		and	r2, r2, #2
 276 0074 0292     		str	r2, [sp, #8]
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 277              		.loc 1 145 5 view .LVU68
 278 0076 029A     		ldr	r2, [sp, #8]
 279              	.LBE8:
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 280              		.loc 1 145 5 view .LVU69
 147:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 281              		.loc 1 147 5 view .LVU70
 282              	.LBB9:
 147:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 283              		.loc 1 147 5 view .LVU71
 147:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 284              		.loc 1 147 5 view .LVU72
 285 0078 9A69     		ldr	r2, [r3, #24]
 286 007a 42F00802 		orr	r2, r2, #8
 287 007e 9A61     		str	r2, [r3, #24]
 147:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 288              		.loc 1 147 5 view .LVU73
 289 0080 9B69     		ldr	r3, [r3, #24]
 290 0082 03F00803 		and	r3, r3, #8
 291 0086 0393     		str	r3, [sp, #12]
 147:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 292              		.loc 1 147 5 view .LVU74
 293 0088 039B     		ldr	r3, [sp, #12]
 294              	.LBE9:
 147:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 295              		.loc 1 147 5 view .LVU75
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 296              		.loc 1 152 5 view .LVU76
 152:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 297              		.loc 1 152 25 is_stmt 0 view .LVU77
ARM GAS  /tmp/ccMmYIYo.s 			page 10


 298 008a 3023     		movs	r3, #48
 299 008c 0693     		str	r3, [sp, #24]
 153:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 153 5 is_stmt 1 view .LVU78
 153:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 153 26 is_stmt 0 view .LVU79
 302 008e 0023     		movs	r3, #0
 303 0090 0793     		str	r3, [sp, #28]
 154:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 304              		.loc 1 154 5 is_stmt 1 view .LVU80
 154:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 305              		.loc 1 154 26 is_stmt 0 view .LVU81
 306 0092 0893     		str	r3, [sp, #32]
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 307              		.loc 1 155 5 is_stmt 1 view .LVU82
 308 0094 06A9     		add	r1, sp, #24
 309 0096 1948     		ldr	r0, .L22+16
 310              	.LVL10:
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 311              		.loc 1 155 5 is_stmt 0 view .LVU83
 312 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 313              	.LVL11:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 314              		.loc 1 157 5 is_stmt 1 view .LVU84
 315              	.LBB10:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 316              		.loc 1 157 5 view .LVU85
 317 009c 184A     		ldr	r2, .L22+20
 318 009e 5368     		ldr	r3, [r2, #4]
 319              	.LVL12:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 320              		.loc 1 157 5 view .LVU86
 321 00a0 23F44063 		bic	r3, r3, #3072
 322              	.LVL13:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 323              		.loc 1 157 5 view .LVU87
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 324              		.loc 1 157 5 view .LVU88
 325 00a4 43F0E063 		orr	r3, r3, #117440512
 326              	.LVL14:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 327              		.loc 1 157 5 is_stmt 0 view .LVU89
 328 00a8 43F40063 		orr	r3, r3, #2048
 329              	.LVL15:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 330              		.loc 1 157 5 is_stmt 1 view .LVU90
 331 00ac 5360     		str	r3, [r2, #4]
 332              	.LBE10:
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 333              		.loc 1 157 5 view .LVU91
 334 00ae B8E7     		b	.L14
 335              	.LVL16:
 336              	.L21:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 337              		.loc 1 169 5 view .LVU92
 338              	.LBB11:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccMmYIYo.s 			page 11


 339              		.loc 1 169 5 view .LVU93
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 340              		.loc 1 169 5 view .LVU94
 341 00b0 114B     		ldr	r3, .L22+12
 342 00b2 DA69     		ldr	r2, [r3, #28]
 343 00b4 42F00402 		orr	r2, r2, #4
 344 00b8 DA61     		str	r2, [r3, #28]
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 345              		.loc 1 169 5 view .LVU95
 346 00ba DA69     		ldr	r2, [r3, #28]
 347 00bc 02F00402 		and	r2, r2, #4
 348 00c0 0492     		str	r2, [sp, #16]
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 349              		.loc 1 169 5 view .LVU96
 350 00c2 049A     		ldr	r2, [sp, #16]
 351              	.LBE11:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 352              		.loc 1 169 5 view .LVU97
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 353              		.loc 1 171 5 view .LVU98
 354              	.LBB12:
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 355              		.loc 1 171 5 view .LVU99
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 356              		.loc 1 171 5 view .LVU100
 357 00c4 9A69     		ldr	r2, [r3, #24]
 358 00c6 42F00802 		orr	r2, r2, #8
 359 00ca 9A61     		str	r2, [r3, #24]
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 360              		.loc 1 171 5 view .LVU101
 361 00cc 9B69     		ldr	r3, [r3, #24]
 362 00ce 03F00803 		and	r3, r3, #8
 363 00d2 0593     		str	r3, [sp, #20]
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 364              		.loc 1 171 5 view .LVU102
 365 00d4 059B     		ldr	r3, [sp, #20]
 366              	.LBE12:
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 367              		.loc 1 171 5 view .LVU103
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 368              		.loc 1 176 5 view .LVU104
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 369              		.loc 1 176 25 is_stmt 0 view .LVU105
 370 00d6 C023     		movs	r3, #192
 371 00d8 0693     		str	r3, [sp, #24]
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 177 5 is_stmt 1 view .LVU106
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 177 26 is_stmt 0 view .LVU107
 374 00da 0023     		movs	r3, #0
 375 00dc 0793     		str	r3, [sp, #28]
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 376              		.loc 1 178 5 is_stmt 1 view .LVU108
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 377              		.loc 1 178 26 is_stmt 0 view .LVU109
 378 00de 0893     		str	r3, [sp, #32]
 179:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccMmYIYo.s 			page 12


 379              		.loc 1 179 5 is_stmt 1 view .LVU110
 380 00e0 06A9     		add	r1, sp, #24
 381 00e2 0648     		ldr	r0, .L22+16
 382              	.LVL17:
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 383              		.loc 1 179 5 is_stmt 0 view .LVU111
 384 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 385              	.LVL18:
 386              		.loc 1 186 1 view .LVU112
 387 00e8 9BE7     		b	.L14
 388              	.L23:
 389 00ea 00BF     		.align	2
 390              	.L22:
 391 00ec 00040040 		.word	1073742848
 392 00f0 00080040 		.word	1073743872
 393 00f4 00080140 		.word	1073809408
 394 00f8 00100240 		.word	1073876992
 395 00fc 000C0140 		.word	1073810432
 396 0100 00000140 		.word	1073807360
 397              		.cfi_endproc
 398              	.LFE67:
 400              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 401              		.align	1
 402              		.global	HAL_TIM_Base_MspInit
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 406              		.fpu softvfp
 408              	HAL_TIM_Base_MspInit:
 409              	.LVL19:
 410              	.LFB68:
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c **** /**
 189:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 190:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 191:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 192:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 193:Core/Src/stm32f1xx_hal_msp.c **** */
 194:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 195:Core/Src/stm32f1xx_hal_msp.c **** {
 411              		.loc 1 195 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 8
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 196:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 416              		.loc 1 196 3 view .LVU114
 417              		.loc 1 196 15 is_stmt 0 view .LVU115
 418 0000 0268     		ldr	r2, [r0]
 419              		.loc 1 196 5 view .LVU116
 420 0002 094B     		ldr	r3, .L31
 421 0004 9A42     		cmp	r2, r3
 422 0006 00D0     		beq	.L30
 423 0008 7047     		bx	lr
 424              	.L30:
 195:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 425              		.loc 1 195 1 view .LVU117
ARM GAS  /tmp/ccMmYIYo.s 			page 13


 426 000a 82B0     		sub	sp, sp, #8
 427              	.LCFI8:
 428              		.cfi_def_cfa_offset 8
 197:Core/Src/stm32f1xx_hal_msp.c ****   {
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 202:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 429              		.loc 1 202 5 is_stmt 1 view .LVU118
 430              	.LBB13:
 431              		.loc 1 202 5 view .LVU119
 432              		.loc 1 202 5 view .LVU120
 433 000c 03F50133 		add	r3, r3, #132096
 434 0010 DA69     		ldr	r2, [r3, #28]
 435 0012 42F00802 		orr	r2, r2, #8
 436 0016 DA61     		str	r2, [r3, #28]
 437              		.loc 1 202 5 view .LVU121
 438 0018 DB69     		ldr	r3, [r3, #28]
 439 001a 03F00803 		and	r3, r3, #8
 440 001e 0193     		str	r3, [sp, #4]
 441              		.loc 1 202 5 view .LVU122
 442 0020 019B     		ldr	r3, [sp, #4]
 443              	.LBE13:
 444              		.loc 1 202 5 view .LVU123
 203:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 206:Core/Src/stm32f1xx_hal_msp.c ****   }
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c **** }
 445              		.loc 1 208 1 is_stmt 0 view .LVU124
 446 0022 02B0     		add	sp, sp, #8
 447              	.LCFI9:
 448              		.cfi_def_cfa_offset 0
 449              		@ sp needed
 450 0024 7047     		bx	lr
 451              	.L32:
 452 0026 00BF     		.align	2
 453              	.L31:
 454 0028 000C0040 		.word	1073744896
 455              		.cfi_endproc
 456              	.LFE68:
 458              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 459              		.align	1
 460              		.global	HAL_TIM_OC_MspInit
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 464              		.fpu softvfp
 466              	HAL_TIM_OC_MspInit:
 467              	.LVL20:
 468              	.LFB69:
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c **** /**
 211:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 212:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccMmYIYo.s 			page 14


 213:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 214:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 215:Core/Src/stm32f1xx_hal_msp.c **** */
 216:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 217:Core/Src/stm32f1xx_hal_msp.c **** {
 469              		.loc 1 217 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 8
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 218:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM8)
 474              		.loc 1 218 3 view .LVU126
 475              		.loc 1 218 13 is_stmt 0 view .LVU127
 476 0000 0268     		ldr	r2, [r0]
 477              		.loc 1 218 5 view .LVU128
 478 0002 094B     		ldr	r3, .L40
 479 0004 9A42     		cmp	r2, r3
 480 0006 00D0     		beq	.L39
 481 0008 7047     		bx	lr
 482              	.L39:
 217:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM8)
 483              		.loc 1 217 1 view .LVU129
 484 000a 82B0     		sub	sp, sp, #8
 485              	.LCFI10:
 486              		.cfi_def_cfa_offset 8
 219:Core/Src/stm32f1xx_hal_msp.c ****   {
 220:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
 223:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 224:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 487              		.loc 1 224 5 is_stmt 1 view .LVU130
 488              	.LBB14:
 489              		.loc 1 224 5 view .LVU131
 490              		.loc 1 224 5 view .LVU132
 491 000c 03F55C43 		add	r3, r3, #56320
 492 0010 9A69     		ldr	r2, [r3, #24]
 493 0012 42F40052 		orr	r2, r2, #8192
 494 0016 9A61     		str	r2, [r3, #24]
 495              		.loc 1 224 5 view .LVU133
 496 0018 9B69     		ldr	r3, [r3, #24]
 497 001a 03F40053 		and	r3, r3, #8192
 498 001e 0193     		str	r3, [sp, #4]
 499              		.loc 1 224 5 view .LVU134
 500 0020 019B     		ldr	r3, [sp, #4]
 501              	.LBE14:
 502              		.loc 1 224 5 view .LVU135
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
 228:Core/Src/stm32f1xx_hal_msp.c ****   }
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c **** }
 503              		.loc 1 230 1 is_stmt 0 view .LVU136
 504 0022 02B0     		add	sp, sp, #8
 505              	.LCFI11:
 506              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccMmYIYo.s 			page 15


 507              		@ sp needed
 508 0024 7047     		bx	lr
 509              	.L41:
 510 0026 00BF     		.align	2
 511              	.L40:
 512 0028 00340140 		.word	1073820672
 513              		.cfi_endproc
 514              	.LFE69:
 516              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 517              		.align	1
 518              		.global	HAL_TIM_MspPostInit
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 522              		.fpu softvfp
 524              	HAL_TIM_MspPostInit:
 525              	.LVL21:
 526              	.LFB70:
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 233:Core/Src/stm32f1xx_hal_msp.c **** {
 527              		.loc 1 233 1 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 32
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531              		.loc 1 233 1 is_stmt 0 view .LVU138
 532 0000 10B5     		push	{r4, lr}
 533              	.LCFI12:
 534              		.cfi_def_cfa_offset 8
 535              		.cfi_offset 4, -8
 536              		.cfi_offset 14, -4
 537 0002 88B0     		sub	sp, sp, #32
 538              	.LCFI13:
 539              		.cfi_def_cfa_offset 40
 234:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 540              		.loc 1 234 3 is_stmt 1 view .LVU139
 541              		.loc 1 234 20 is_stmt 0 view .LVU140
 542 0004 0023     		movs	r3, #0
 543 0006 0493     		str	r3, [sp, #16]
 544 0008 0593     		str	r3, [sp, #20]
 545 000a 0693     		str	r3, [sp, #24]
 546 000c 0793     		str	r3, [sp, #28]
 235:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 547              		.loc 1 235 3 is_stmt 1 view .LVU141
 548              		.loc 1 235 10 is_stmt 0 view .LVU142
 549 000e 0368     		ldr	r3, [r0]
 550              		.loc 1 235 5 view .LVU143
 551 0010 214A     		ldr	r2, .L48
 552 0012 9342     		cmp	r3, r2
 553 0014 04D0     		beq	.L46
 236:Core/Src/stm32f1xx_hal_msp.c ****   {
 237:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 239:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 241:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 242:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
ARM GAS  /tmp/ccMmYIYo.s 			page 16


 243:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> TIM1_CH1N
 244:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> TIM1_CH2N
 245:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 246:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> TIM1_CH4
 247:Core/Src/stm32f1xx_hal_msp.c ****     */
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 250:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 251:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 254:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 261:Core/Src/stm32f1xx_hal_msp.c ****   }
 262:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM8)
 554              		.loc 1 262 8 is_stmt 1 view .LVU144
 555              		.loc 1 262 10 is_stmt 0 view .LVU145
 556 0016 214A     		ldr	r2, .L48+4
 557 0018 9342     		cmp	r3, r2
 558 001a 28D0     		beq	.L47
 559              	.LVL22:
 560              	.L42:
 263:Core/Src/stm32f1xx_hal_msp.c ****   {
 264:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 267:Core/Src/stm32f1xx_hal_msp.c **** 
 268:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 269:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 270:Core/Src/stm32f1xx_hal_msp.c ****     PC6     ------> TIM8_CH1
 271:Core/Src/stm32f1xx_hal_msp.c ****     PC7     ------> TIM8_CH2
 272:Core/Src/stm32f1xx_hal_msp.c ****     PC8     ------> TIM8_CH3
 273:Core/Src/stm32f1xx_hal_msp.c ****     PC9     ------> TIM8_CH4
 274:Core/Src/stm32f1xx_hal_msp.c ****     */
 275:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 276:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 278:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 279:Core/Src/stm32f1xx_hal_msp.c **** 
 280:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 281:Core/Src/stm32f1xx_hal_msp.c **** 
 282:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 283:Core/Src/stm32f1xx_hal_msp.c ****   }
 284:Core/Src/stm32f1xx_hal_msp.c **** 
 285:Core/Src/stm32f1xx_hal_msp.c **** }
 561              		.loc 1 285 1 view .LVU146
 562 001c 08B0     		add	sp, sp, #32
 563              	.LCFI14:
 564              		.cfi_remember_state
 565              		.cfi_def_cfa_offset 8
 566              		@ sp needed
 567 001e 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccMmYIYo.s 			page 17


 568              	.LVL23:
 569              	.L46:
 570              	.LCFI15:
 571              		.cfi_restore_state
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 572              		.loc 1 240 5 is_stmt 1 view .LVU147
 573              	.LBB15:
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 574              		.loc 1 240 5 view .LVU148
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 575              		.loc 1 240 5 view .LVU149
 576 0020 1F4B     		ldr	r3, .L48+8
 577 0022 9A69     		ldr	r2, [r3, #24]
 578 0024 42F00802 		orr	r2, r2, #8
 579 0028 9A61     		str	r2, [r3, #24]
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 580              		.loc 1 240 5 view .LVU150
 581 002a 9A69     		ldr	r2, [r3, #24]
 582 002c 02F00802 		and	r2, r2, #8
 583 0030 0192     		str	r2, [sp, #4]
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 584              		.loc 1 240 5 view .LVU151
 585 0032 019A     		ldr	r2, [sp, #4]
 586              	.LBE15:
 240:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 587              		.loc 1 240 5 view .LVU152
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 588              		.loc 1 241 5 view .LVU153
 589              	.LBB16:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 590              		.loc 1 241 5 view .LVU154
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 591              		.loc 1 241 5 view .LVU155
 592 0034 9A69     		ldr	r2, [r3, #24]
 593 0036 42F00402 		orr	r2, r2, #4
 594 003a 9A61     		str	r2, [r3, #24]
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 595              		.loc 1 241 5 view .LVU156
 596 003c 9B69     		ldr	r3, [r3, #24]
 597 003e 03F00403 		and	r3, r3, #4
 598 0042 0293     		str	r3, [sp, #8]
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 599              		.loc 1 241 5 view .LVU157
 600 0044 029B     		ldr	r3, [sp, #8]
 601              	.LBE16:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 602              		.loc 1 241 5 view .LVU158
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 248 5 view .LVU159
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 604              		.loc 1 248 25 is_stmt 0 view .LVU160
 605 0046 4FF46043 		mov	r3, #57344
 606 004a 0493     		str	r3, [sp, #16]
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 607              		.loc 1 249 5 is_stmt 1 view .LVU161
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 608              		.loc 1 249 26 is_stmt 0 view .LVU162
ARM GAS  /tmp/ccMmYIYo.s 			page 18


 609 004c 0224     		movs	r4, #2
 610 004e 0594     		str	r4, [sp, #20]
 250:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 611              		.loc 1 250 5 is_stmt 1 view .LVU163
 250:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 612              		.loc 1 250 27 is_stmt 0 view .LVU164
 613 0050 0794     		str	r4, [sp, #28]
 251:Core/Src/stm32f1xx_hal_msp.c **** 
 614              		.loc 1 251 5 is_stmt 1 view .LVU165
 615 0052 04A9     		add	r1, sp, #16
 616 0054 1348     		ldr	r0, .L48+12
 617              	.LVL24:
 251:Core/Src/stm32f1xx_hal_msp.c **** 
 618              		.loc 1 251 5 is_stmt 0 view .LVU166
 619 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 620              	.LVL25:
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 621              		.loc 1 253 5 is_stmt 1 view .LVU167
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 622              		.loc 1 253 25 is_stmt 0 view .LVU168
 623 005a 4FF40063 		mov	r3, #2048
 624 005e 0493     		str	r3, [sp, #16]
 254:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 625              		.loc 1 254 5 is_stmt 1 view .LVU169
 254:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 626              		.loc 1 254 26 is_stmt 0 view .LVU170
 627 0060 0594     		str	r4, [sp, #20]
 255:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 628              		.loc 1 255 5 is_stmt 1 view .LVU171
 255:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 629              		.loc 1 255 27 is_stmt 0 view .LVU172
 630 0062 0794     		str	r4, [sp, #28]
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 631              		.loc 1 256 5 is_stmt 1 view .LVU173
 632 0064 04A9     		add	r1, sp, #16
 633 0066 1048     		ldr	r0, .L48+16
 634 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 635              	.LVL26:
 636 006c D6E7     		b	.L42
 637              	.LVL27:
 638              	.L47:
 268:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 639              		.loc 1 268 5 view .LVU174
 640              	.LBB17:
 268:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 641              		.loc 1 268 5 view .LVU175
 268:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 642              		.loc 1 268 5 view .LVU176
 643 006e 0C4B     		ldr	r3, .L48+8
 644 0070 9A69     		ldr	r2, [r3, #24]
 645 0072 42F01002 		orr	r2, r2, #16
 646 0076 9A61     		str	r2, [r3, #24]
 268:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 647              		.loc 1 268 5 view .LVU177
 648 0078 9B69     		ldr	r3, [r3, #24]
 649 007a 03F01003 		and	r3, r3, #16
 650 007e 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccMmYIYo.s 			page 19


 268:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 651              		.loc 1 268 5 view .LVU178
 652 0080 039B     		ldr	r3, [sp, #12]
 653              	.LBE17:
 268:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 654              		.loc 1 268 5 view .LVU179
 275:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655              		.loc 1 275 5 view .LVU180
 275:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 656              		.loc 1 275 25 is_stmt 0 view .LVU181
 657 0082 4FF47073 		mov	r3, #960
 658 0086 0493     		str	r3, [sp, #16]
 276:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 659              		.loc 1 276 5 is_stmt 1 view .LVU182
 276:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 660              		.loc 1 276 26 is_stmt 0 view .LVU183
 661 0088 0223     		movs	r3, #2
 662 008a 0593     		str	r3, [sp, #20]
 277:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 663              		.loc 1 277 5 is_stmt 1 view .LVU184
 277:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 664              		.loc 1 277 27 is_stmt 0 view .LVU185
 665 008c 0793     		str	r3, [sp, #28]
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 666              		.loc 1 278 5 is_stmt 1 view .LVU186
 667 008e 04A9     		add	r1, sp, #16
 668 0090 0648     		ldr	r0, .L48+20
 669              	.LVL28:
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 670              		.loc 1 278 5 is_stmt 0 view .LVU187
 671 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 672              	.LVL29:
 673              		.loc 1 285 1 view .LVU188
 674 0096 C1E7     		b	.L42
 675              	.L49:
 676              		.align	2
 677              	.L48:
 678 0098 002C0140 		.word	1073818624
 679 009c 00340140 		.word	1073820672
 680 00a0 00100240 		.word	1073876992
 681 00a4 000C0140 		.word	1073810432
 682 00a8 00080140 		.word	1073809408
 683 00ac 00100140 		.word	1073811456
 684              		.cfi_endproc
 685              	.LFE70:
 687              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 688              		.align	1
 689              		.global	HAL_TIM_PWM_MspDeInit
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
 693              		.fpu softvfp
 695              	HAL_TIM_PWM_MspDeInit:
 696              	.LVL30:
 697              	.LFB71:
 286:Core/Src/stm32f1xx_hal_msp.c **** /**
 287:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
ARM GAS  /tmp/ccMmYIYo.s 			page 20


 288:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 289:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 290:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 291:Core/Src/stm32f1xx_hal_msp.c **** */
 292:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 293:Core/Src/stm32f1xx_hal_msp.c **** {
 698              		.loc 1 293 1 is_stmt 1 view -0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 0, uses_anonymous_args = 0
 702              		@ link register save eliminated.
 294:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 703              		.loc 1 294 3 view .LVU190
 704              		.loc 1 294 14 is_stmt 0 view .LVU191
 705 0000 0268     		ldr	r2, [r0]
 706              		.loc 1 294 5 view .LVU192
 707 0002 054B     		ldr	r3, .L53
 708 0004 9A42     		cmp	r2, r3
 709 0006 00D0     		beq	.L52
 710              	.L50:
 295:Core/Src/stm32f1xx_hal_msp.c ****   {
 296:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 297:Core/Src/stm32f1xx_hal_msp.c **** 
 298:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 299:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 300:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 303:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 304:Core/Src/stm32f1xx_hal_msp.c ****   }
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 306:Core/Src/stm32f1xx_hal_msp.c **** }
 711              		.loc 1 306 1 view .LVU193
 712 0008 7047     		bx	lr
 713              	.L52:
 300:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 714              		.loc 1 300 5 is_stmt 1 view .LVU194
 715 000a 044A     		ldr	r2, .L53+4
 716 000c 9369     		ldr	r3, [r2, #24]
 717 000e 23F40063 		bic	r3, r3, #2048
 718 0012 9361     		str	r3, [r2, #24]
 719              		.loc 1 306 1 is_stmt 0 view .LVU195
 720 0014 F8E7     		b	.L50
 721              	.L54:
 722 0016 00BF     		.align	2
 723              	.L53:
 724 0018 002C0140 		.word	1073818624
 725 001c 00100240 		.word	1073876992
 726              		.cfi_endproc
 727              	.LFE71:
 729              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 730              		.align	1
 731              		.global	HAL_TIM_Encoder_MspDeInit
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 735              		.fpu softvfp
ARM GAS  /tmp/ccMmYIYo.s 			page 21


 737              	HAL_TIM_Encoder_MspDeInit:
 738              	.LVL31:
 739              	.LFB72:
 307:Core/Src/stm32f1xx_hal_msp.c **** 
 308:Core/Src/stm32f1xx_hal_msp.c **** /**
 309:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 310:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 311:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 312:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 313:Core/Src/stm32f1xx_hal_msp.c **** */
 314:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 315:Core/Src/stm32f1xx_hal_msp.c **** {
 740              		.loc 1 315 1 is_stmt 1 view -0
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 744              		.loc 1 315 1 is_stmt 0 view .LVU197
 745 0000 08B5     		push	{r3, lr}
 746              	.LCFI16:
 747              		.cfi_def_cfa_offset 8
 748              		.cfi_offset 3, -8
 749              		.cfi_offset 14, -4
 316:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 750              		.loc 1 316 3 is_stmt 1 view .LVU198
 751              		.loc 1 316 18 is_stmt 0 view .LVU199
 752 0002 0368     		ldr	r3, [r0]
 753              		.loc 1 316 5 view .LVU200
 754 0004 B3F1804F 		cmp	r3, #1073741824
 755 0008 06D0     		beq	.L60
 317:Core/Src/stm32f1xx_hal_msp.c ****   {
 318:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 319:Core/Src/stm32f1xx_hal_msp.c **** 
 320:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 321:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 322:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 323:Core/Src/stm32f1xx_hal_msp.c **** 
 324:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 325:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 326:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 327:Core/Src/stm32f1xx_hal_msp.c ****     */
 328:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 329:Core/Src/stm32f1xx_hal_msp.c **** 
 330:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 332:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 333:Core/Src/stm32f1xx_hal_msp.c ****   }
 334:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM3)
 756              		.loc 1 334 8 is_stmt 1 view .LVU201
 757              		.loc 1 334 10 is_stmt 0 view .LVU202
 758 000a 134A     		ldr	r2, .L63
 759 000c 9342     		cmp	r3, r2
 760 000e 0DD0     		beq	.L61
 335:Core/Src/stm32f1xx_hal_msp.c ****   {
 336:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 337:Core/Src/stm32f1xx_hal_msp.c **** 
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 339:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccMmYIYo.s 			page 22


 340:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 342:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 343:Core/Src/stm32f1xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 344:Core/Src/stm32f1xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 345:Core/Src/stm32f1xx_hal_msp.c ****     */
 346:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_5);
 347:Core/Src/stm32f1xx_hal_msp.c **** 
 348:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 349:Core/Src/stm32f1xx_hal_msp.c **** 
 350:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 351:Core/Src/stm32f1xx_hal_msp.c ****   }
 352:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 761              		.loc 1 352 8 is_stmt 1 view .LVU203
 762              		.loc 1 352 10 is_stmt 0 view .LVU204
 763 0010 124A     		ldr	r2, .L63+4
 764 0012 9342     		cmp	r3, r2
 765 0014 15D0     		beq	.L62
 766              	.LVL32:
 767              	.L55:
 353:Core/Src/stm32f1xx_hal_msp.c ****   {
 354:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 355:Core/Src/stm32f1xx_hal_msp.c **** 
 356:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 357:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 358:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 359:Core/Src/stm32f1xx_hal_msp.c **** 
 360:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 361:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 362:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 363:Core/Src/stm32f1xx_hal_msp.c ****     */
 364:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 365:Core/Src/stm32f1xx_hal_msp.c **** 
 366:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 368:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 369:Core/Src/stm32f1xx_hal_msp.c ****   }
 370:Core/Src/stm32f1xx_hal_msp.c **** 
 371:Core/Src/stm32f1xx_hal_msp.c **** }
 768              		.loc 1 371 1 view .LVU205
 769 0016 08BD     		pop	{r3, pc}
 770              	.LVL33:
 771              	.L60:
 322:Core/Src/stm32f1xx_hal_msp.c **** 
 772              		.loc 1 322 5 is_stmt 1 view .LVU206
 773 0018 114A     		ldr	r2, .L63+8
 774 001a D369     		ldr	r3, [r2, #28]
 775 001c 23F00103 		bic	r3, r3, #1
 776 0020 D361     		str	r3, [r2, #28]
 328:Core/Src/stm32f1xx_hal_msp.c **** 
 777              		.loc 1 328 5 view .LVU207
 778 0022 0321     		movs	r1, #3
 779 0024 0F48     		ldr	r0, .L63+12
 780              	.LVL34:
 328:Core/Src/stm32f1xx_hal_msp.c **** 
 781              		.loc 1 328 5 is_stmt 0 view .LVU208
 782 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccMmYIYo.s 			page 23


 783              	.LVL35:
 784 002a F4E7     		b	.L55
 785              	.LVL36:
 786              	.L61:
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 787              		.loc 1 340 5 is_stmt 1 view .LVU209
 788 002c 02F50332 		add	r2, r2, #134144
 789 0030 D369     		ldr	r3, [r2, #28]
 790 0032 23F00203 		bic	r3, r3, #2
 791 0036 D361     		str	r3, [r2, #28]
 346:Core/Src/stm32f1xx_hal_msp.c **** 
 792              		.loc 1 346 5 view .LVU210
 793 0038 3021     		movs	r1, #48
 794 003a 0B48     		ldr	r0, .L63+16
 795              	.LVL37:
 346:Core/Src/stm32f1xx_hal_msp.c **** 
 796              		.loc 1 346 5 is_stmt 0 view .LVU211
 797 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 798              	.LVL38:
 799 0040 E9E7     		b	.L55
 800              	.LVL39:
 801              	.L62:
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 802              		.loc 1 358 5 is_stmt 1 view .LVU212
 803 0042 02F50232 		add	r2, r2, #133120
 804 0046 D369     		ldr	r3, [r2, #28]
 805 0048 23F00403 		bic	r3, r3, #4
 806 004c D361     		str	r3, [r2, #28]
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 807              		.loc 1 364 5 view .LVU213
 808 004e C021     		movs	r1, #192
 809 0050 0548     		ldr	r0, .L63+16
 810              	.LVL40:
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 811              		.loc 1 364 5 is_stmt 0 view .LVU214
 812 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 813              	.LVL41:
 814              		.loc 1 371 1 view .LVU215
 815 0056 DEE7     		b	.L55
 816              	.L64:
 817              		.align	2
 818              	.L63:
 819 0058 00040040 		.word	1073742848
 820 005c 00080040 		.word	1073743872
 821 0060 00100240 		.word	1073876992
 822 0064 00080140 		.word	1073809408
 823 0068 000C0140 		.word	1073810432
 824              		.cfi_endproc
 825              	.LFE72:
 827              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 828              		.align	1
 829              		.global	HAL_TIM_Base_MspDeInit
 830              		.syntax unified
 831              		.thumb
 832              		.thumb_func
 833              		.fpu softvfp
 835              	HAL_TIM_Base_MspDeInit:
ARM GAS  /tmp/ccMmYIYo.s 			page 24


 836              	.LVL42:
 837              	.LFB73:
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 373:Core/Src/stm32f1xx_hal_msp.c **** /**
 374:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 375:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 376:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 377:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 378:Core/Src/stm32f1xx_hal_msp.c **** */
 379:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 380:Core/Src/stm32f1xx_hal_msp.c **** {
 838              		.loc 1 380 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 381:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 843              		.loc 1 381 3 view .LVU217
 844              		.loc 1 381 15 is_stmt 0 view .LVU218
 845 0000 0268     		ldr	r2, [r0]
 846              		.loc 1 381 5 view .LVU219
 847 0002 054B     		ldr	r3, .L68
 848 0004 9A42     		cmp	r2, r3
 849 0006 00D0     		beq	.L67
 850              	.L65:
 382:Core/Src/stm32f1xx_hal_msp.c ****   {
 383:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 384:Core/Src/stm32f1xx_hal_msp.c **** 
 385:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 386:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 387:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 388:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 390:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 391:Core/Src/stm32f1xx_hal_msp.c ****   }
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 393:Core/Src/stm32f1xx_hal_msp.c **** }
 851              		.loc 1 393 1 view .LVU220
 852 0008 7047     		bx	lr
 853              	.L67:
 387:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 854              		.loc 1 387 5 is_stmt 1 view .LVU221
 855 000a 044A     		ldr	r2, .L68+4
 856 000c D369     		ldr	r3, [r2, #28]
 857 000e 23F00803 		bic	r3, r3, #8
 858 0012 D361     		str	r3, [r2, #28]
 859              		.loc 1 393 1 is_stmt 0 view .LVU222
 860 0014 F8E7     		b	.L65
 861              	.L69:
 862 0016 00BF     		.align	2
 863              	.L68:
 864 0018 000C0040 		.word	1073744896
 865 001c 00100240 		.word	1073876992
 866              		.cfi_endproc
 867              	.LFE73:
 869              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 870              		.align	1
ARM GAS  /tmp/ccMmYIYo.s 			page 25


 871              		.global	HAL_TIM_OC_MspDeInit
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu softvfp
 877              	HAL_TIM_OC_MspDeInit:
 878              	.LVL43:
 879              	.LFB74:
 394:Core/Src/stm32f1xx_hal_msp.c **** 
 395:Core/Src/stm32f1xx_hal_msp.c **** /**
 396:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 397:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 398:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 399:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 400:Core/Src/stm32f1xx_hal_msp.c **** */
 401:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 402:Core/Src/stm32f1xx_hal_msp.c **** {
 880              		.loc 1 402 1 is_stmt 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884              		@ link register save eliminated.
 403:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM8)
 885              		.loc 1 403 3 view .LVU224
 886              		.loc 1 403 13 is_stmt 0 view .LVU225
 887 0000 0268     		ldr	r2, [r0]
 888              		.loc 1 403 5 view .LVU226
 889 0002 054B     		ldr	r3, .L73
 890 0004 9A42     		cmp	r2, r3
 891 0006 00D0     		beq	.L72
 892              	.L70:
 404:Core/Src/stm32f1xx_hal_msp.c ****   {
 405:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 407:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 408:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 409:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 410:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 411:Core/Src/stm32f1xx_hal_msp.c **** 
 412:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 413:Core/Src/stm32f1xx_hal_msp.c ****   }
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 415:Core/Src/stm32f1xx_hal_msp.c **** }
 893              		.loc 1 415 1 view .LVU227
 894 0008 7047     		bx	lr
 895              	.L72:
 409:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 896              		.loc 1 409 5 is_stmt 1 view .LVU228
 897 000a 044A     		ldr	r2, .L73+4
 898 000c 9369     		ldr	r3, [r2, #24]
 899 000e 23F40053 		bic	r3, r3, #8192
 900 0012 9361     		str	r3, [r2, #24]
 901              		.loc 1 415 1 is_stmt 0 view .LVU229
 902 0014 F8E7     		b	.L70
 903              	.L74:
 904 0016 00BF     		.align	2
 905              	.L73:
ARM GAS  /tmp/ccMmYIYo.s 			page 26


 906 0018 00340140 		.word	1073820672
 907 001c 00100240 		.word	1073876992
 908              		.cfi_endproc
 909              	.LFE74:
 911              		.text
 912              	.Letext0:
 913              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 914              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 915              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 916              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 917              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 918              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 919              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 920              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 921              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccMmYIYo.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccMmYIYo.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccMmYIYo.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccMmYIYo.s:97     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:104    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccMmYIYo.s:150    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/ccMmYIYo.s:155    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:162    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccMmYIYo.s:391    .text.HAL_TIM_Encoder_MspInit:00000000000000ec $d
     /tmp/ccMmYIYo.s:401    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:408    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccMmYIYo.s:454    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccMmYIYo.s:459    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:466    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/ccMmYIYo.s:512    .text.HAL_TIM_OC_MspInit:0000000000000028 $d
     /tmp/ccMmYIYo.s:517    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:524    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccMmYIYo.s:678    .text.HAL_TIM_MspPostInit:0000000000000098 $d
     /tmp/ccMmYIYo.s:688    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:695    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccMmYIYo.s:724    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/ccMmYIYo.s:730    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:737    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccMmYIYo.s:819    .text.HAL_TIM_Encoder_MspDeInit:0000000000000058 $d
     /tmp/ccMmYIYo.s:828    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:835    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccMmYIYo.s:864    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccMmYIYo.s:870    .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/ccMmYIYo.s:877    .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/ccMmYIYo.s:906    .text.HAL_TIM_OC_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
