@use $UVMF_PROJECT_DIR/rtl/verilog/verilog_dut.vinfo
@use $UVMF_PROJECT_DIR/tb/parameters/block_1_ben_parameters_pkg.vinfo
@use $UVMF_HOME/uvmf_base_pkg/uvmf_base_pkg_hdl.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/apb_master_pkg/apb_master_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/axi_master_pkg/axi_master_bfm.vinfo
@use $UVMF_VIP_LIBRARY_HOME/interface_packages/spi_slave_pkg/spi_slave_bfm.vinfo
hdl_top.sv
