// Seed: 236528672
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output tri   id_3,
    output tri   id_4,
    output tri1  id_5
);
  wire id_7;
  always @(posedge (1 == 1'd0) or posedge 1) $display;
endmodule
module module_1 (
    input  wor   id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  tri0  id_5,
    output uwire id_6
);
  tri0 id_8;
  tri  id_9 = 1;
  wor  id_10 = id_0;
  always @(posedge 1'b0) #1;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4,
      id_6,
      id_10,
      id_6
  );
  assign modCall_1.type_9 = 0;
  wire id_11;
  wire id_12, id_13, id_14;
  id_15(
      1, 1, id_6
  );
endmodule
