Verified a combinational adder using a UVM-based testbench with SystemVerilog functional and cross coverage.
