// Seed: 3685601211
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  always
  `define pp_2 0
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    input tri id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    output tri1 id_13,
    output tri id_14
);
  assign id_7 = id_2;
  module_0 modCall_1 ();
  assign id_13 = 1 | id_1;
endmodule
