verilog xil_defaultlib --include "../../../../gpio.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../gpio.srcs/sources_1/bd/base/ipshared/5bb9/hdl/verilog" --include "../../../../gpio.srcs/sources_1/bd/base/ipshared/70fd/hdl" \
"../../../bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
"../../../bd/base/ip/base_processing_system7_0_1/sim/base_processing_system7_0_1.v" \
"../../../bd/base/ip/base_xbar_0/sim/base_xbar_0.v" \
"../../../bd/base/ip/base_s00_mmu_0/sim/base_s00_mmu_0.v" \
"../../../bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../bd/base/sim/base.v" \

verilog xil_defaultlib "glbl.v"

nosort
