-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "06/07/2018 08:52:14"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	clk : IN std_logic;
	load_en : IN std_logic;
	loadValue : IN std_logic_vector(31 DOWNTO 0);
	i_we3 : IN std_logic;
	i_rAddr1 : IN std_logic_vector(4 DOWNTO 0);
	i_rAddr2 : IN std_logic_vector(4 DOWNTO 0);
	i_wAddr3 : IN std_logic_vector(4 DOWNTO 0);
	ulaOp : IN std_logic_vector(1 DOWNTO 0);
	funct : IN std_logic_vector(5 DOWNTO 0);
	read1 : OUT std_logic_vector(31 DOWNTO 0);
	read2 : OUT std_logic_vector(31 DOWNTO 0);
	written1 : OUT std_logic_vector(31 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- read1[0]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[4]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[5]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[7]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[8]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[9]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[10]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[11]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[12]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[13]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[14]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[15]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[16]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[17]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[18]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[19]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[20]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[21]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[22]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[23]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[24]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[25]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[26]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[27]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[28]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[29]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[30]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read1[31]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[0]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[1]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[3]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[4]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[7]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[8]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[9]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[10]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[11]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[12]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[13]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[14]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[15]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[16]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[17]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[18]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[19]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[20]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[21]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[22]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[23]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[24]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[25]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[26]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[27]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[28]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[29]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[30]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read2[31]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[1]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[2]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[3]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[7]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[8]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[10]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[11]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[12]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[13]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[14]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[15]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[16]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[17]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[18]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[19]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[20]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[21]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[22]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[23]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[24]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[25]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[26]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[27]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[28]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[29]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[30]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- written1[31]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- i_rAddr1[2]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr1[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr1[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr1[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr1[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr2[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr2[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr2[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr2[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_rAddr2[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ulaOp[1]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- funct[5]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ulaOp[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- funct[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- funct[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- funct[1]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- funct[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- funct[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- load_en	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[0]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[3]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[5]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[7]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[8]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[10]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[11]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[12]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[13]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[14]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[15]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[16]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[17]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[18]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[19]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[20]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[21]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[22]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[23]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[24]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[25]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[26]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[27]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[28]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[29]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[30]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- loadValue[31]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_we3	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_wAddr3[4]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_wAddr3[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_wAddr3[1]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_wAddr3[2]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- i_wAddr3[3]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_load_en : std_logic;
SIGNAL ww_loadValue : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_i_we3 : std_logic;
SIGNAL ww_i_rAddr1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_i_rAddr2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_i_wAddr3 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ulaOp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_funct : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_read1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_written1 : std_logic_vector(31 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ula_1|ula_1|SS0|Add1~2_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~4_combout\ : std_logic;
SIGNAL \regFile_1|mem~870_regout\ : std_logic;
SIGNAL \regFile_1|mem~614_regout\ : std_logic;
SIGNAL \regFile_1|mem~1062_combout\ : std_logic;
SIGNAL \regFile_1|mem~775_regout\ : std_logic;
SIGNAL \regFile_1|mem~1089_combout\ : std_logic;
SIGNAL \regFile_1|mem~1090_combout\ : std_logic;
SIGNAL \regFile_1|mem~904_regout\ : std_logic;
SIGNAL \regFile_1|mem~1112_combout\ : std_logic;
SIGNAL \regFile_1|mem~1113_combout\ : std_logic;
SIGNAL \regFile_1|mem~1122_combout\ : std_logic;
SIGNAL \regFile_1|mem~1123_combout\ : std_logic;
SIGNAL \regFile_1|mem~1149_combout\ : std_logic;
SIGNAL \regFile_1|mem~1159_combout\ : std_logic;
SIGNAL \regFile_1|mem~522_regout\ : std_logic;
SIGNAL \regFile_1|mem~1160_combout\ : std_logic;
SIGNAL \regFile_1|mem~1004_regout\ : std_logic;
SIGNAL \regFile_1|mem~1189_combout\ : std_logic;
SIGNAL \regFile_1|mem~1036_regout\ : std_logic;
SIGNAL \regFile_1|mem~1190_combout\ : std_logic;
SIGNAL \regFile_1|mem~1192_combout\ : std_logic;
SIGNAL \regFile_1|mem~396_regout\ : std_logic;
SIGNAL \regFile_1|mem~1193_combout\ : std_logic;
SIGNAL \regFile_1|mem~1219_combout\ : std_logic;
SIGNAL \regFile_1|mem~525_regout\ : std_logic;
SIGNAL \regFile_1|mem~1220_combout\ : std_logic;
SIGNAL \regFile_1|mem~462_regout\ : std_logic;
SIGNAL \regFile_1|mem~494_regout\ : std_logic;
SIGNAL \regFile_1|mem~430_regout\ : std_logic;
SIGNAL \regFile_1|mem~1239_combout\ : std_logic;
SIGNAL \regFile_1|mem~526_regout\ : std_logic;
SIGNAL \regFile_1|mem~1240_combout\ : std_logic;
SIGNAL \regFile_1|mem~847_regout\ : std_logic;
SIGNAL \regFile_1|mem~591_regout\ : std_logic;
SIGNAL \regFile_1|mem~1242_combout\ : std_logic;
SIGNAL \regFile_1|mem~335_regout\ : std_logic;
SIGNAL \regFile_1|mem~912_regout\ : std_logic;
SIGNAL \regFile_1|mem~1269_combout\ : std_logic;
SIGNAL \regFile_1|mem~1270_combout\ : std_logic;
SIGNAL \regFile_1|mem~400_regout\ : std_logic;
SIGNAL \regFile_1|mem~1284_combout\ : std_logic;
SIGNAL \regFile_1|mem~1285_combout\ : std_logic;
SIGNAL \regFile_1|mem~1286_combout\ : std_logic;
SIGNAL \regFile_1|mem~1287_combout\ : std_logic;
SIGNAL \regFile_1|mem~1288_combout\ : std_logic;
SIGNAL \regFile_1|mem~1292_combout\ : std_logic;
SIGNAL \regFile_1|mem~337_regout\ : std_logic;
SIGNAL \regFile_1|mem~369_regout\ : std_logic;
SIGNAL \regFile_1|mem~305_regout\ : std_logic;
SIGNAL \regFile_1|mem~1294_combout\ : std_logic;
SIGNAL \regFile_1|mem~401_regout\ : std_logic;
SIGNAL \regFile_1|mem~1295_combout\ : std_logic;
SIGNAL \regFile_1|mem~81_regout\ : std_logic;
SIGNAL \regFile_1|mem~113_regout\ : std_logic;
SIGNAL \regFile_1|mem~49_regout\ : std_logic;
SIGNAL \regFile_1|mem~1296_combout\ : std_logic;
SIGNAL \regFile_1|mem~145_regout\ : std_logic;
SIGNAL \regFile_1|mem~1297_combout\ : std_logic;
SIGNAL \regFile_1|mem~1298_combout\ : std_logic;
SIGNAL \regFile_1|mem~1339_combout\ : std_logic;
SIGNAL \regFile_1|mem~1340_combout\ : std_logic;
SIGNAL \regFile_1|mem~1362_combout\ : std_logic;
SIGNAL \regFile_1|mem~1364_combout\ : std_logic;
SIGNAL \regFile_1|mem~1365_combout\ : std_logic;
SIGNAL \regFile_1|mem~693_regout\ : std_logic;
SIGNAL \regFile_1|mem~565_regout\ : std_logic;
SIGNAL \regFile_1|mem~1366_combout\ : std_logic;
SIGNAL \regFile_1|mem~1367_combout\ : std_logic;
SIGNAL \regFile_1|mem~1368_combout\ : std_logic;
SIGNAL \regFile_1|mem~1045_regout\ : std_logic;
SIGNAL \regFile_1|mem~1372_combout\ : std_logic;
SIGNAL \regFile_1|mem~1379_combout\ : std_logic;
SIGNAL \regFile_1|mem~533_regout\ : std_logic;
SIGNAL \regFile_1|mem~1380_combout\ : std_logic;
SIGNAL \regFile_1|mem~246_regout\ : std_logic;
SIGNAL \regFile_1|mem~182_regout\ : std_logic;
SIGNAL \regFile_1|mem~1394_combout\ : std_logic;
SIGNAL \regFile_1|mem~1395_combout\ : std_logic;
SIGNAL \regFile_1|mem~118_regout\ : std_logic;
SIGNAL \regFile_1|mem~86_regout\ : std_logic;
SIGNAL \regFile_1|mem~1396_combout\ : std_logic;
SIGNAL \regFile_1|mem~1397_combout\ : std_logic;
SIGNAL \regFile_1|mem~1398_combout\ : std_logic;
SIGNAL \regFile_1|mem~1402_combout\ : std_logic;
SIGNAL \regFile_1|mem~1403_combout\ : std_logic;
SIGNAL \regFile_1|mem~919_regout\ : std_logic;
SIGNAL \regFile_1|mem~663_regout\ : std_logic;
SIGNAL \regFile_1|mem~1409_combout\ : std_logic;
SIGNAL \regFile_1|mem~1434_combout\ : std_logic;
SIGNAL \regFile_1|mem~1435_combout\ : std_logic;
SIGNAL \regFile_1|mem~505_regout\ : std_logic;
SIGNAL \regFile_1|mem~1050_regout\ : std_logic;
SIGNAL \regFile_1|mem~90_regout\ : std_logic;
SIGNAL \regFile_1|mem~58_regout\ : std_logic;
SIGNAL \regFile_1|mem~1476_combout\ : std_logic;
SIGNAL \regFile_1|mem~1484_combout\ : std_logic;
SIGNAL \regFile_1|mem~1486_combout\ : std_logic;
SIGNAL \regFile_1|mem~923_regout\ : std_logic;
SIGNAL \regFile_1|mem~123_regout\ : std_logic;
SIGNAL \regFile_1|mem~1496_combout\ : std_logic;
SIGNAL \regFile_1|mem~1499_combout\ : std_logic;
SIGNAL \regFile_1|mem~764_regout\ : std_logic;
SIGNAL \regFile_1|mem~1502_combout\ : std_logic;
SIGNAL \regFile_1|mem~1503_combout\ : std_logic;
SIGNAL \regFile_1|mem~732_regout\ : std_logic;
SIGNAL \regFile_1|mem~604_regout\ : std_logic;
SIGNAL \regFile_1|mem~1504_combout\ : std_logic;
SIGNAL \regFile_1|mem~1505_combout\ : std_logic;
SIGNAL \regFile_1|mem~828_regout\ : std_logic;
SIGNAL \regFile_1|mem~1506_combout\ : std_logic;
SIGNAL \regFile_1|mem~1507_combout\ : std_logic;
SIGNAL \regFile_1|mem~1508_combout\ : std_logic;
SIGNAL \regFile_1|mem~1509_combout\ : std_logic;
SIGNAL \regFile_1|mem~1510_combout\ : std_logic;
SIGNAL \regFile_1|mem~1511_combout\ : std_logic;
SIGNAL \regFile_1|mem~1512_combout\ : std_logic;
SIGNAL \regFile_1|mem~156_regout\ : std_logic;
SIGNAL \regFile_1|mem~733_regout\ : std_logic;
SIGNAL \regFile_1|mem~509_regout\ : std_logic;
SIGNAL \regFile_1|mem~1539_combout\ : std_logic;
SIGNAL \regFile_1|mem~1540_combout\ : std_logic;
SIGNAL \regFile_1|mem~1544_combout\ : std_logic;
SIGNAL \regFile_1|mem~1549_combout\ : std_logic;
SIGNAL \regFile_1|mem~1054_regout\ : std_logic;
SIGNAL \regFile_1|mem~1550_combout\ : std_logic;
SIGNAL \regFile_1|mem~1552_combout\ : std_logic;
SIGNAL \regFile_1|mem~1553_combout\ : std_logic;
SIGNAL \regFile_1|mem~1562_combout\ : std_logic;
SIGNAL \regFile_1|mem~1564_combout\ : std_logic;
SIGNAL \regFile_1|mem~351_regout\ : std_logic;
SIGNAL \regFile_1|mem~928_regout\ : std_logic;
SIGNAL \regFile_1|mem~800_regout\ : std_logic;
SIGNAL \regFile_1|mem~672_regout\ : std_logic;
SIGNAL \regFile_1|mem~1589_combout\ : std_logic;
SIGNAL \regFile_1|mem~1056_regout\ : std_logic;
SIGNAL \regFile_1|mem~1590_combout\ : std_logic;
SIGNAL \regFile_1|mem~1599_combout\ : std_logic;
SIGNAL \regFile_1|mem~1600_combout\ : std_logic;
SIGNAL \regFile_1|mem~1602_combout\ : std_logic;
SIGNAL \regFile_1|mem~1609_combout\ : std_logic;
SIGNAL \regFile_1|mem~1614_combout\ : std_logic;
SIGNAL \regFile_1|mem~1615_combout\ : std_logic;
SIGNAL \regFile_1|mem~129_regout\ : std_logic;
SIGNAL \regFile_1|mem~65_regout\ : std_logic;
SIGNAL \regFile_1|mem~1616_combout\ : std_logic;
SIGNAL \regFile_1|mem~1617_combout\ : std_logic;
SIGNAL \regFile_1|mem~1618_combout\ : std_logic;
SIGNAL \regFile_1|mem~545_regout\ : std_logic;
SIGNAL \regFile_1|mem~1636_combout\ : std_logic;
SIGNAL \regFile_1|mem~546_regout\ : std_logic;
SIGNAL \regFile_1|mem~867_regout\ : std_logic;
SIGNAL \regFile_1|mem~611_regout\ : std_logic;
SIGNAL \regFile_1|mem~1642_combout\ : std_logic;
SIGNAL \regFile_1|mem~899_regout\ : std_logic;
SIGNAL \regFile_1|mem~771_regout\ : std_logic;
SIGNAL \regFile_1|mem~643_regout\ : std_logic;
SIGNAL \regFile_1|mem~1644_combout\ : std_logic;
SIGNAL \regFile_1|mem~1027_regout\ : std_logic;
SIGNAL \regFile_1|mem~1645_combout\ : std_logic;
SIGNAL \regFile_1|mem~1649_combout\ : std_logic;
SIGNAL \regFile_1|mem~1650_combout\ : std_logic;
SIGNAL \regFile_1|mem~419_regout\ : std_logic;
SIGNAL \regFile_1|mem~547_regout\ : std_logic;
SIGNAL \regFile_1|mem~1664_combout\ : std_logic;
SIGNAL \regFile_1|mem~388_regout\ : std_logic;
SIGNAL \regFile_1|mem~581_regout\ : std_logic;
SIGNAL \regFile_1|mem~325_regout\ : std_logic;
SIGNAL \regFile_1|mem~517_regout\ : std_logic;
SIGNAL \regFile_1|mem~485_regout\ : std_logic;
SIGNAL \regFile_1|mem~453_regout\ : std_logic;
SIGNAL \regFile_1|mem~1699_combout\ : std_logic;
SIGNAL \regFile_1|mem~549_regout\ : std_logic;
SIGNAL \regFile_1|mem~1700_combout\ : std_logic;
SIGNAL \regFile_1|mem~1702_combout\ : std_logic;
SIGNAL \regFile_1|mem~1703_combout\ : std_logic;
SIGNAL \regFile_1|mem~1706_combout\ : std_logic;
SIGNAL \regFile_1|mem~1712_combout\ : std_logic;
SIGNAL \regFile_1|mem~1713_combout\ : std_logic;
SIGNAL \regFile_1|mem~1722_combout\ : std_logic;
SIGNAL \regFile_1|mem~1723_combout\ : std_logic;
SIGNAL \regFile_1|mem~1749_combout\ : std_logic;
SIGNAL \regFile_1|mem~1750_combout\ : std_logic;
SIGNAL \regFile_1|mem~1804_combout\ : std_logic;
SIGNAL \regFile_1|mem~1819_combout\ : std_logic;
SIGNAL \regFile_1|mem~1820_combout\ : std_logic;
SIGNAL \regFile_1|mem~1822_combout\ : std_logic;
SIGNAL \regFile_1|mem~1823_combout\ : std_logic;
SIGNAL \regFile_1|mem~1876_combout\ : std_logic;
SIGNAL \regFile_1|mem~1879_combout\ : std_logic;
SIGNAL \regFile_1|mem~1880_combout\ : std_logic;
SIGNAL \regFile_1|mem~1882_combout\ : std_logic;
SIGNAL \regFile_1|mem~1883_combout\ : std_logic;
SIGNAL \regFile_1|mem~1892_combout\ : std_logic;
SIGNAL \regFile_1|mem~1893_combout\ : std_logic;
SIGNAL \regFile_1|mem~1912_combout\ : std_logic;
SIGNAL \regFile_1|mem~1913_combout\ : std_logic;
SIGNAL \regFile_1|mem~1922_combout\ : std_logic;
SIGNAL \regFile_1|mem~1923_combout\ : std_logic;
SIGNAL \regFile_1|mem~1934_combout\ : std_logic;
SIGNAL \regFile_1|mem~1935_combout\ : std_logic;
SIGNAL \regFile_1|mem~1936_combout\ : std_logic;
SIGNAL \regFile_1|mem~1937_combout\ : std_logic;
SIGNAL \regFile_1|mem~1938_combout\ : std_logic;
SIGNAL \regFile_1|mem~1942_combout\ : std_logic;
SIGNAL \regFile_1|mem~1943_combout\ : std_logic;
SIGNAL \regFile_1|mem~1992_combout\ : std_logic;
SIGNAL \regFile_1|mem~2006_combout\ : std_logic;
SIGNAL \regFile_1|mem~2009_combout\ : std_logic;
SIGNAL \regFile_1|mem~2010_combout\ : std_logic;
SIGNAL \regFile_1|mem~2034_combout\ : std_logic;
SIGNAL \regFile_1|mem~2049_combout\ : std_logic;
SIGNAL \regFile_1|mem~2116_combout\ : std_logic;
SIGNAL \regFile_1|mem~2122_combout\ : std_logic;
SIGNAL \regFile_1|mem~2129_combout\ : std_logic;
SIGNAL \regFile_1|mem~2130_combout\ : std_logic;
SIGNAL \regFile_1|mem~2134_combout\ : std_logic;
SIGNAL \regFile_1|mem~2144_combout\ : std_logic;
SIGNAL \regFile_1|mem~2156_combout\ : std_logic;
SIGNAL \regFile_1|mem~2157_combout\ : std_logic;
SIGNAL \regFile_1|mem~2162_combout\ : std_logic;
SIGNAL \regFile_1|mem~2163_combout\ : std_logic;
SIGNAL \regFile_1|mem~2164_combout\ : std_logic;
SIGNAL \regFile_1|mem~2172_combout\ : std_logic;
SIGNAL \regFile_1|mem~2212_combout\ : std_logic;
SIGNAL \regFile_1|mem~2229_combout\ : std_logic;
SIGNAL \regFile_1|mem~2230_combout\ : std_logic;
SIGNAL \regFile_1|mem~2256_combout\ : std_logic;
SIGNAL \regFile_1|mem~2279_combout\ : std_logic;
SIGNAL \regFile_1|mem~2280_combout\ : std_logic;
SIGNAL \regFile_1|mem~2282_combout\ : std_logic;
SIGNAL \regFile_1|mem~2284_combout\ : std_logic;
SIGNAL \regFile_1|mem~2285_combout\ : std_logic;
SIGNAL \regFile_1|mem~2286_combout\ : std_logic;
SIGNAL \regFile_1|mem~2287_combout\ : std_logic;
SIGNAL \regFile_1|mem~2288_combout\ : std_logic;
SIGNAL \regFile_1|mem~2294_combout\ : std_logic;
SIGNAL \regFile_1|mem~2295_combout\ : std_logic;
SIGNAL \regFile_1|mem~2299_combout\ : std_logic;
SIGNAL \regFile_1|mem~2300_combout\ : std_logic;
SIGNAL \regFile_1|mem~2302_combout\ : std_logic;
SIGNAL \regFile_1|mem~2303_combout\ : std_logic;
SIGNAL \regFile_1|mem~2312_combout\ : std_logic;
SIGNAL \regFile_1|mem~2313_combout\ : std_logic;
SIGNAL \regFile_1|mem~2314_combout\ : std_logic;
SIGNAL \regFile_1|mem~2315_combout\ : std_logic;
SIGNAL \regFile_1|mem~2316_combout\ : std_logic;
SIGNAL \regFile_1|mem~2317_combout\ : std_logic;
SIGNAL \regFile_1|mem~2318_combout\ : std_logic;
SIGNAL \regFile_1|mem~2319_combout\ : std_logic;
SIGNAL \regFile_1|mem~2320_combout\ : std_logic;
SIGNAL \regFile_1|mem~2321_combout\ : std_logic;
SIGNAL \regFile_1|mem~2326_combout\ : std_logic;
SIGNAL \regFile_1|mem~2327_combout\ : std_logic;
SIGNAL \regFile_1|mem~2334_combout\ : std_logic;
SIGNAL \regFile_1|mem~2336_combout\ : std_logic;
SIGNAL \regFile_1|mem~2339_combout\ : std_logic;
SIGNAL \regFile_1|mem~2340_combout\ : std_logic;
SIGNAL \ula_1|ula_ctrl_1|Mux2~0_combout\ : std_logic;
SIGNAL \i_wData3[4]~18_combout\ : std_logic;
SIGNAL \i_wData3[6]~24_combout\ : std_logic;
SIGNAL \i_wData3[7]~27_combout\ : std_logic;
SIGNAL \i_wData3[8]~30_combout\ : std_logic;
SIGNAL \i_wData3[9]~33_combout\ : std_logic;
SIGNAL \i_wData3[12]~42_combout\ : std_logic;
SIGNAL \i_wData3[13]~45_combout\ : std_logic;
SIGNAL \i_wData3[27]~87_combout\ : std_logic;
SIGNAL \i_wData3[28]~90_combout\ : std_logic;
SIGNAL \regFile_1|mem~2350_combout\ : std_logic;
SIGNAL \regFile_1|mem~2362_combout\ : std_logic;
SIGNAL \regFile_1|mem~2366_combout\ : std_logic;
SIGNAL \regFile_1|mem~2368_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \regFile_1|mem~522feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1036feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~430feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~337feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~305feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1045feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1050feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~923feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~156feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~928feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1056feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~545feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~870feeder_combout\ : std_logic;
SIGNAL \regFile_1|Equal0~0_combout\ : std_logic;
SIGNAL \i_wData3[1]~0_combout\ : std_logic;
SIGNAL \ula_1|ula_ctrl_1|Mux5~0_combout\ : std_logic;
SIGNAL \regFile_1|mem~198feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2352_combout\ : std_logic;
SIGNAL \i_we3~combout\ : std_logic;
SIGNAL \regFile_1|mem~2378_combout\ : std_logic;
SIGNAL \regFile_1|mem~198_regout\ : std_logic;
SIGNAL \regFile_1|mem~2342_combout\ : std_logic;
SIGNAL \regFile_1|mem~2379_combout\ : std_logic;
SIGNAL \regFile_1|mem~230_regout\ : std_logic;
SIGNAL \regFile_1|mem~166feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2358_combout\ : std_logic;
SIGNAL \regFile_1|mem~2380_combout\ : std_logic;
SIGNAL \regFile_1|mem~166_regout\ : std_logic;
SIGNAL \regFile_1|mem~1714_combout\ : std_logic;
SIGNAL \regFile_1|mem~2381_combout\ : std_logic;
SIGNAL \regFile_1|mem~262_regout\ : std_logic;
SIGNAL \regFile_1|mem~1715_combout\ : std_logic;
SIGNAL \regFile_1|mem~102feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2346_combout\ : std_logic;
SIGNAL \regFile_1|mem~2382_combout\ : std_logic;
SIGNAL \regFile_1|mem~102_regout\ : std_logic;
SIGNAL \regFile_1|mem~134feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2370_combout\ : std_logic;
SIGNAL \regFile_1|mem~2385_combout\ : std_logic;
SIGNAL \regFile_1|mem~134_regout\ : std_logic;
SIGNAL \regFile_1|mem~2384_combout\ : std_logic;
SIGNAL \regFile_1|mem~38_regout\ : std_logic;
SIGNAL \regFile_1|mem~70feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2354_combout\ : std_logic;
SIGNAL \regFile_1|mem~2383_combout\ : std_logic;
SIGNAL \regFile_1|mem~70_regout\ : std_logic;
SIGNAL \regFile_1|mem~1716_combout\ : std_logic;
SIGNAL \regFile_1|mem~1717_combout\ : std_logic;
SIGNAL \regFile_1|mem~1718_combout\ : std_logic;
SIGNAL \regFile_1|mem~2372_combout\ : std_logic;
SIGNAL \regFile_1|mem~2389_combout\ : std_logic;
SIGNAL \regFile_1|mem~518_regout\ : std_logic;
SIGNAL \regFile_1|mem~2356_combout\ : std_logic;
SIGNAL \regFile_1|mem~2386_combout\ : std_logic;
SIGNAL \regFile_1|mem~454_regout\ : std_logic;
SIGNAL \regFile_1|mem~486feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2348_combout\ : std_logic;
SIGNAL \regFile_1|mem~2387_combout\ : std_logic;
SIGNAL \regFile_1|mem~486_regout\ : std_logic;
SIGNAL \regFile_1|mem~422feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2364_combout\ : std_logic;
SIGNAL \regFile_1|mem~2388_combout\ : std_logic;
SIGNAL \regFile_1|mem~422_regout\ : std_logic;
SIGNAL \regFile_1|mem~1719_combout\ : std_logic;
SIGNAL \regFile_1|mem~1720_combout\ : std_logic;
SIGNAL \regFile_1|mem~1721_combout\ : std_logic;
SIGNAL \regFile_1|mem~1030feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2373_combout\ : std_logic;
SIGNAL \regFile_1|mem~1030_regout\ : std_logic;
SIGNAL \regFile_1|mem~2367_combout\ : std_logic;
SIGNAL \regFile_1|mem~902_regout\ : std_logic;
SIGNAL \regFile_1|mem~2371_combout\ : std_logic;
SIGNAL \regFile_1|mem~646_regout\ : std_logic;
SIGNAL \regFile_1|mem~774feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2369_combout\ : std_logic;
SIGNAL \regFile_1|mem~774_regout\ : std_logic;
SIGNAL \regFile_1|mem~1709_combout\ : std_logic;
SIGNAL \regFile_1|mem~1710_combout\ : std_logic;
SIGNAL \regFile_1|mem~2359_combout\ : std_logic;
SIGNAL \regFile_1|mem~678_regout\ : std_logic;
SIGNAL \regFile_1|mem~2365_combout\ : std_logic;
SIGNAL \regFile_1|mem~934_regout\ : std_logic;
SIGNAL \regFile_1|mem~1707_combout\ : std_logic;
SIGNAL \regFile_1|mem~2351_combout\ : std_logic;
SIGNAL \regFile_1|mem~838_regout\ : std_logic;
SIGNAL \regFile_1|mem~582feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2355_combout\ : std_logic;
SIGNAL \regFile_1|mem~582_regout\ : std_logic;
SIGNAL \regFile_1|mem~2353_combout\ : std_logic;
SIGNAL \regFile_1|mem~710_regout\ : std_logic;
SIGNAL \regFile_1|mem~1704_combout\ : std_logic;
SIGNAL \regFile_1|mem~1705_combout\ : std_logic;
SIGNAL \regFile_1|mem~1708_combout\ : std_logic;
SIGNAL \regFile_1|mem~1711_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[0]~0_combout\ : std_logic;
SIGNAL \i_wData3[0]~3_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~0_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~0_combout\ : std_logic;
SIGNAL \i_wData3[0]~5_combout\ : std_logic;
SIGNAL \ula_1|ula_ctrl_1|Mux3~0_combout\ : std_logic;
SIGNAL \ula_1|ula_ctrl_1|Mux0~0_combout\ : std_logic;
SIGNAL \ula_1|ula_ctrl_1|Mux3~1_combout\ : std_logic;
SIGNAL \i_wData3[0]~4_combout\ : std_logic;
SIGNAL \load_en~combout\ : std_logic;
SIGNAL \i_wData3[0]~2_combout\ : std_logic;
SIGNAL \regFile_1|mem~805feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~805_regout\ : std_logic;
SIGNAL \regFile_1|mem~1061_regout\ : std_logic;
SIGNAL \regFile_1|mem~677_regout\ : std_logic;
SIGNAL \regFile_1|mem~2329_combout\ : std_logic;
SIGNAL \regFile_1|mem~2330_combout\ : std_logic;
SIGNAL \regFile_1|mem~2347_combout\ : std_logic;
SIGNAL \regFile_1|mem~645_regout\ : std_logic;
SIGNAL \regFile_1|mem~2324_combout\ : std_logic;
SIGNAL \regFile_1|mem~2349_combout\ : std_logic;
SIGNAL \regFile_1|mem~1029_regout\ : std_logic;
SIGNAL \regFile_1|mem~901feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2344_combout\ : std_logic;
SIGNAL \regFile_1|mem~2345_combout\ : std_logic;
SIGNAL \regFile_1|mem~901_regout\ : std_logic;
SIGNAL \regFile_1|mem~2325_combout\ : std_logic;
SIGNAL \regFile_1|mem~2328_combout\ : std_logic;
SIGNAL \regFile_1|mem~997feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2357_combout\ : std_logic;
SIGNAL \regFile_1|mem~997_regout\ : std_logic;
SIGNAL \regFile_1|mem~613_regout\ : std_logic;
SIGNAL \regFile_1|mem~869_regout\ : std_logic;
SIGNAL \regFile_1|mem~2322_combout\ : std_logic;
SIGNAL \regFile_1|mem~741feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~741_regout\ : std_logic;
SIGNAL \regFile_1|mem~2323_combout\ : std_logic;
SIGNAL \regFile_1|mem~2331_combout\ : std_logic;
SIGNAL \regFile_1|mem~261feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~261_regout\ : std_logic;
SIGNAL \regFile_1|mem~197_regout\ : std_logic;
SIGNAL \regFile_1|mem~2332_combout\ : std_logic;
SIGNAL \regFile_1|mem~293feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~293_regout\ : std_logic;
SIGNAL \regFile_1|mem~2333_combout\ : std_logic;
SIGNAL \regFile_1|mem~2377_combout\ : std_logic;
SIGNAL \regFile_1|mem~421_regout\ : std_logic;
SIGNAL \regFile_1|mem~357feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2375_combout\ : std_logic;
SIGNAL \regFile_1|mem~357_regout\ : std_logic;
SIGNAL \regFile_1|mem~2335_combout\ : std_logic;
SIGNAL \regFile_1|mem~101_regout\ : std_logic;
SIGNAL \regFile_1|mem~165feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~165_regout\ : std_logic;
SIGNAL \regFile_1|mem~2337_combout\ : std_logic;
SIGNAL \regFile_1|mem~2338_combout\ : std_logic;
SIGNAL \regFile_1|mem~2341_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[31]~31_combout\ : std_logic;
SIGNAL \i_wData3[31]~101_combout\ : std_logic;
SIGNAL \i_wData3[31]~99_combout\ : std_logic;
SIGNAL \regFile_1|Equal1~0_combout\ : std_logic;
SIGNAL \ula_1|ula_ctrl_1|Mux4~0_combout\ : std_logic;
SIGNAL \regFile_1|mem~804_regout\ : std_logic;
SIGNAL \regFile_1|mem~676feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~676_regout\ : std_logic;
SIGNAL \regFile_1|mem~1669_combout\ : std_logic;
SIGNAL \regFile_1|mem~1670_combout\ : std_logic;
SIGNAL \regFile_1|mem~868_regout\ : std_logic;
SIGNAL \regFile_1|mem~996_regout\ : std_logic;
SIGNAL \regFile_1|mem~1665_combout\ : std_logic;
SIGNAL \regFile_1|mem~964_regout\ : std_logic;
SIGNAL \regFile_1|mem~708_regout\ : std_logic;
SIGNAL \regFile_1|mem~580feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2363_combout\ : std_logic;
SIGNAL \regFile_1|mem~580_regout\ : std_logic;
SIGNAL \regFile_1|mem~836feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2360_combout\ : std_logic;
SIGNAL \regFile_1|mem~2361_combout\ : std_logic;
SIGNAL \regFile_1|mem~836_regout\ : std_logic;
SIGNAL \regFile_1|mem~1666_combout\ : std_logic;
SIGNAL \regFile_1|mem~1667_combout\ : std_logic;
SIGNAL \regFile_1|mem~1668_combout\ : std_logic;
SIGNAL \regFile_1|mem~900_regout\ : std_logic;
SIGNAL \regFile_1|mem~644_regout\ : std_logic;
SIGNAL \regFile_1|mem~1662_combout\ : std_logic;
SIGNAL \regFile_1|mem~1028_regout\ : std_logic;
SIGNAL \regFile_1|mem~772feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~2343_combout\ : std_logic;
SIGNAL \regFile_1|mem~772_regout\ : std_logic;
SIGNAL \regFile_1|mem~1663_combout\ : std_logic;
SIGNAL \regFile_1|mem~1671_combout\ : std_logic;
SIGNAL \regFile_1|mem~420_regout\ : std_logic;
SIGNAL \regFile_1|mem~356_regout\ : std_logic;
SIGNAL \regFile_1|mem~2376_combout\ : std_logic;
SIGNAL \regFile_1|mem~324_regout\ : std_logic;
SIGNAL \regFile_1|mem~1672_combout\ : std_logic;
SIGNAL \regFile_1|mem~1673_combout\ : std_logic;
SIGNAL \regFile_1|mem~228_regout\ : std_logic;
SIGNAL \regFile_1|mem~292_regout\ : std_logic;
SIGNAL \regFile_1|mem~260_regout\ : std_logic;
SIGNAL \regFile_1|mem~196_regout\ : std_logic;
SIGNAL \regFile_1|mem~1674_combout\ : std_logic;
SIGNAL \regFile_1|mem~1675_combout\ : std_logic;
SIGNAL \regFile_1|mem~132_regout\ : std_logic;
SIGNAL \regFile_1|mem~164_regout\ : std_logic;
SIGNAL \regFile_1|mem~68_regout\ : std_logic;
SIGNAL \regFile_1|mem~100_regout\ : std_logic;
SIGNAL \regFile_1|mem~1676_combout\ : std_logic;
SIGNAL \regFile_1|mem~1677_combout\ : std_logic;
SIGNAL \regFile_1|mem~1678_combout\ : std_logic;
SIGNAL \regFile_1|mem~548feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~548_regout\ : std_logic;
SIGNAL \regFile_1|mem~484_regout\ : std_logic;
SIGNAL \regFile_1|mem~516_regout\ : std_logic;
SIGNAL \regFile_1|mem~452_regout\ : std_logic;
SIGNAL \regFile_1|mem~1679_combout\ : std_logic;
SIGNAL \regFile_1|mem~1680_combout\ : std_logic;
SIGNAL \regFile_1|mem~1681_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[30]~30_combout\ : std_logic;
SIGNAL \i_wData3[30]~96_combout\ : std_logic;
SIGNAL \i_wData3[1]~1_combout\ : std_logic;
SIGNAL \i_wData3[1]~6_combout\ : std_logic;
SIGNAL \i_wData3[30]~7_combout\ : std_logic;
SIGNAL \regFile_1|mem~1059_regout\ : std_logic;
SIGNAL \regFile_1|mem~803_regout\ : std_logic;
SIGNAL \regFile_1|mem~931_regout\ : std_logic;
SIGNAL \regFile_1|mem~675_regout\ : std_logic;
SIGNAL \regFile_1|mem~2289_combout\ : std_logic;
SIGNAL \regFile_1|mem~2290_combout\ : std_logic;
SIGNAL \regFile_1|mem~995feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~995_regout\ : std_logic;
SIGNAL \regFile_1|mem~739feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~739_regout\ : std_logic;
SIGNAL \regFile_1|mem~2283_combout\ : std_logic;
SIGNAL \regFile_1|mem~2291_combout\ : std_logic;
SIGNAL \regFile_1|mem~291_regout\ : std_logic;
SIGNAL \regFile_1|mem~195_regout\ : std_logic;
SIGNAL \regFile_1|mem~227_regout\ : std_logic;
SIGNAL \regFile_1|mem~2292_combout\ : std_logic;
SIGNAL \regFile_1|mem~2293_combout\ : std_logic;
SIGNAL \regFile_1|mem~163_regout\ : std_logic;
SIGNAL \regFile_1|mem~99_regout\ : std_logic;
SIGNAL \regFile_1|mem~131_regout\ : std_logic;
SIGNAL \regFile_1|mem~2296_combout\ : std_logic;
SIGNAL \regFile_1|mem~2297_combout\ : std_logic;
SIGNAL \regFile_1|mem~2298_combout\ : std_logic;
SIGNAL \regFile_1|mem~2301_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[29]~29_combout\ : std_logic;
SIGNAL \i_wData3[29]~93_combout\ : std_logic;
SIGNAL \regFile_1|mem~2374_combout\ : std_logic;
SIGNAL \regFile_1|mem~384_regout\ : std_logic;
SIGNAL \regFile_1|mem~416_regout\ : std_logic;
SIGNAL \regFile_1|mem~320_regout\ : std_logic;
SIGNAL \regFile_1|mem~1592_combout\ : std_logic;
SIGNAL \regFile_1|mem~1593_combout\ : std_logic;
SIGNAL \regFile_1|mem~224_regout\ : std_logic;
SIGNAL \regFile_1|mem~288_regout\ : std_logic;
SIGNAL \regFile_1|mem~192_regout\ : std_logic;
SIGNAL \regFile_1|mem~256_regout\ : std_logic;
SIGNAL \regFile_1|mem~1594_combout\ : std_logic;
SIGNAL \regFile_1|mem~1595_combout\ : std_logic;
SIGNAL \regFile_1|mem~96_regout\ : std_logic;
SIGNAL \regFile_1|mem~64_regout\ : std_logic;
SIGNAL \regFile_1|mem~1596_combout\ : std_logic;
SIGNAL \regFile_1|mem~160_regout\ : std_logic;
SIGNAL \regFile_1|mem~128feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~128_regout\ : std_logic;
SIGNAL \regFile_1|mem~1597_combout\ : std_logic;
SIGNAL \regFile_1|mem~1598_combout\ : std_logic;
SIGNAL \regFile_1|mem~1601_combout\ : std_logic;
SIGNAL \regFile_1|mem~768_regout\ : std_logic;
SIGNAL \regFile_1|mem~896_regout\ : std_logic;
SIGNAL \regFile_1|mem~640feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~640_regout\ : std_logic;
SIGNAL \regFile_1|mem~1582_combout\ : std_logic;
SIGNAL \regFile_1|mem~1583_combout\ : std_logic;
SIGNAL \regFile_1|mem~704_regout\ : std_logic;
SIGNAL \regFile_1|mem~960_regout\ : std_logic;
SIGNAL \regFile_1|mem~576feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~576_regout\ : std_logic;
SIGNAL \regFile_1|mem~832feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~832_regout\ : std_logic;
SIGNAL \regFile_1|mem~1586_combout\ : std_logic;
SIGNAL \regFile_1|mem~1587_combout\ : std_logic;
SIGNAL \regFile_1|mem~864feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~864_regout\ : std_logic;
SIGNAL \regFile_1|mem~992feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~992_regout\ : std_logic;
SIGNAL \regFile_1|mem~608feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~608_regout\ : std_logic;
SIGNAL \regFile_1|mem~736_regout\ : std_logic;
SIGNAL \regFile_1|mem~1584_combout\ : std_logic;
SIGNAL \regFile_1|mem~1585_combout\ : std_logic;
SIGNAL \regFile_1|mem~1588_combout\ : std_logic;
SIGNAL \regFile_1|mem~1591_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[26]~26_combout\ : std_logic;
SIGNAL \i_wData3[26]~84_combout\ : std_logic;
SIGNAL \regFile_1|mem~638feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~638_regout\ : std_logic;
SIGNAL \regFile_1|mem~894feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~894_regout\ : std_logic;
SIGNAL \regFile_1|mem~1542_combout\ : std_logic;
SIGNAL \regFile_1|mem~766_regout\ : std_logic;
SIGNAL \regFile_1|mem~1022_regout\ : std_logic;
SIGNAL \regFile_1|mem~1543_combout\ : std_logic;
SIGNAL \regFile_1|mem~702_regout\ : std_logic;
SIGNAL \regFile_1|mem~958_regout\ : std_logic;
SIGNAL \regFile_1|mem~830feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~830_regout\ : std_logic;
SIGNAL \regFile_1|mem~574_regout\ : std_logic;
SIGNAL \regFile_1|mem~1546_combout\ : std_logic;
SIGNAL \regFile_1|mem~1547_combout\ : std_logic;
SIGNAL \regFile_1|mem~862_regout\ : std_logic;
SIGNAL \regFile_1|mem~990_regout\ : std_logic;
SIGNAL \regFile_1|mem~1545_combout\ : std_logic;
SIGNAL \regFile_1|mem~1548_combout\ : std_logic;
SIGNAL \regFile_1|mem~1551_combout\ : std_logic;
SIGNAL \regFile_1|mem~510_regout\ : std_logic;
SIGNAL \regFile_1|mem~446_regout\ : std_logic;
SIGNAL \regFile_1|mem~1559_combout\ : std_logic;
SIGNAL \regFile_1|mem~542feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~542_regout\ : std_logic;
SIGNAL \regFile_1|mem~478_regout\ : std_logic;
SIGNAL \regFile_1|mem~1560_combout\ : std_logic;
SIGNAL \regFile_1|mem~94_regout\ : std_logic;
SIGNAL \regFile_1|mem~62_regout\ : std_logic;
SIGNAL \regFile_1|mem~1556_combout\ : std_logic;
SIGNAL \regFile_1|mem~158_regout\ : std_logic;
SIGNAL \regFile_1|mem~126_regout\ : std_logic;
SIGNAL \regFile_1|mem~1557_combout\ : std_logic;
SIGNAL \regFile_1|mem~190feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~190_regout\ : std_logic;
SIGNAL \regFile_1|mem~254feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~254_regout\ : std_logic;
SIGNAL \regFile_1|mem~1554_combout\ : std_logic;
SIGNAL \regFile_1|mem~222feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~222_regout\ : std_logic;
SIGNAL \regFile_1|mem~1555_combout\ : std_logic;
SIGNAL \regFile_1|mem~1558_combout\ : std_logic;
SIGNAL \regFile_1|mem~1561_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[24]~24_combout\ : std_logic;
SIGNAL \i_wData3[24]~78_combout\ : std_logic;
SIGNAL \i_wData3[4]~8_combout\ : std_logic;
SIGNAL \regFile_1|mem~829_regout\ : std_logic;
SIGNAL \regFile_1|mem~957_regout\ : std_logic;
SIGNAL \regFile_1|mem~573_regout\ : std_logic;
SIGNAL \regFile_1|mem~701feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~701_regout\ : std_logic;
SIGNAL \regFile_1|mem~2166_combout\ : std_logic;
SIGNAL \regFile_1|mem~2167_combout\ : std_logic;
SIGNAL \regFile_1|mem~893_regout\ : std_logic;
SIGNAL \regFile_1|mem~1021_regout\ : std_logic;
SIGNAL \regFile_1|mem~2165_combout\ : std_logic;
SIGNAL \regFile_1|mem~2168_combout\ : std_logic;
SIGNAL \regFile_1|mem~797_regout\ : std_logic;
SIGNAL \regFile_1|mem~1053_regout\ : std_logic;
SIGNAL \regFile_1|mem~925_regout\ : std_logic;
SIGNAL \regFile_1|mem~669feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~669_regout\ : std_logic;
SIGNAL \regFile_1|mem~2169_combout\ : std_logic;
SIGNAL \regFile_1|mem~2170_combout\ : std_logic;
SIGNAL \regFile_1|mem~2171_combout\ : std_logic;
SIGNAL \regFile_1|mem~285_regout\ : std_logic;
SIGNAL \regFile_1|mem~253_regout\ : std_logic;
SIGNAL \regFile_1|mem~2173_combout\ : std_logic;
SIGNAL \regFile_1|mem~541feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~541_regout\ : std_logic;
SIGNAL \regFile_1|mem~477feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~477_regout\ : std_logic;
SIGNAL \regFile_1|mem~445feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~445_regout\ : std_logic;
SIGNAL \regFile_1|mem~2179_combout\ : std_logic;
SIGNAL \regFile_1|mem~2180_combout\ : std_logic;
SIGNAL \regFile_1|mem~93_regout\ : std_logic;
SIGNAL \regFile_1|mem~61feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~61_regout\ : std_logic;
SIGNAL \regFile_1|mem~125_regout\ : std_logic;
SIGNAL \regFile_1|mem~2176_combout\ : std_logic;
SIGNAL \regFile_1|mem~2177_combout\ : std_logic;
SIGNAL \regFile_1|mem~349_regout\ : std_logic;
SIGNAL \regFile_1|mem~317_regout\ : std_logic;
SIGNAL \regFile_1|mem~381feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~381_regout\ : std_logic;
SIGNAL \regFile_1|mem~2174_combout\ : std_logic;
SIGNAL \regFile_1|mem~2175_combout\ : std_logic;
SIGNAL \regFile_1|mem~2178_combout\ : std_logic;
SIGNAL \regFile_1|mem~2181_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[23]~23_combout\ : std_logic;
SIGNAL \i_wData3[23]~75_combout\ : std_logic;
SIGNAL \regFile_1|mem~412_regout\ : std_logic;
SIGNAL \regFile_1|mem~380_regout\ : std_logic;
SIGNAL \regFile_1|mem~1513_combout\ : std_logic;
SIGNAL \regFile_1|mem~476_regout\ : std_logic;
SIGNAL \regFile_1|mem~540_regout\ : std_logic;
SIGNAL \regFile_1|mem~508_regout\ : std_logic;
SIGNAL \regFile_1|mem~444_regout\ : std_logic;
SIGNAL \regFile_1|mem~1519_combout\ : std_logic;
SIGNAL \regFile_1|mem~1520_combout\ : std_logic;
SIGNAL \regFile_1|mem~124_regout\ : std_logic;
SIGNAL \regFile_1|mem~60feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~60_regout\ : std_logic;
SIGNAL \regFile_1|mem~92_regout\ : std_logic;
SIGNAL \regFile_1|mem~1516_combout\ : std_logic;
SIGNAL \regFile_1|mem~1517_combout\ : std_logic;
SIGNAL \regFile_1|mem~252_regout\ : std_logic;
SIGNAL \regFile_1|mem~1514_combout\ : std_logic;
SIGNAL \regFile_1|mem~284_regout\ : std_logic;
SIGNAL \regFile_1|mem~220_regout\ : std_logic;
SIGNAL \regFile_1|mem~1515_combout\ : std_logic;
SIGNAL \regFile_1|mem~1518_combout\ : std_logic;
SIGNAL \regFile_1|mem~1521_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[22]~22_combout\ : std_logic;
SIGNAL \i_wData3[22]~72_combout\ : std_logic;
SIGNAL \regFile_1|mem~1051feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1051_regout\ : std_logic;
SIGNAL \regFile_1|mem~667feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~667_regout\ : std_logic;
SIGNAL \regFile_1|mem~1489_combout\ : std_logic;
SIGNAL \regFile_1|mem~795feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~795_regout\ : std_logic;
SIGNAL \regFile_1|mem~1490_combout\ : std_logic;
SIGNAL \regFile_1|mem~987_regout\ : std_logic;
SIGNAL \regFile_1|mem~859_regout\ : std_logic;
SIGNAL \regFile_1|mem~603_regout\ : std_logic;
SIGNAL \regFile_1|mem~1482_combout\ : std_logic;
SIGNAL \regFile_1|mem~1483_combout\ : std_logic;
SIGNAL \regFile_1|mem~1019_regout\ : std_logic;
SIGNAL \regFile_1|mem~891_regout\ : std_logic;
SIGNAL \regFile_1|mem~1485_combout\ : std_logic;
SIGNAL \regFile_1|mem~827feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~827_regout\ : std_logic;
SIGNAL \regFile_1|mem~955_regout\ : std_logic;
SIGNAL \regFile_1|mem~1487_combout\ : std_logic;
SIGNAL \regFile_1|mem~1488_combout\ : std_logic;
SIGNAL \regFile_1|mem~1491_combout\ : std_logic;
SIGNAL \regFile_1|mem~283feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~283_regout\ : std_logic;
SIGNAL \regFile_1|mem~251_regout\ : std_logic;
SIGNAL \regFile_1|mem~219_regout\ : std_logic;
SIGNAL \regFile_1|mem~187_regout\ : std_logic;
SIGNAL \regFile_1|mem~1492_combout\ : std_logic;
SIGNAL \regFile_1|mem~1493_combout\ : std_logic;
SIGNAL \regFile_1|mem~347_regout\ : std_logic;
SIGNAL \regFile_1|mem~379_regout\ : std_logic;
SIGNAL \regFile_1|mem~315_regout\ : std_logic;
SIGNAL \regFile_1|mem~1494_combout\ : std_logic;
SIGNAL \regFile_1|mem~1495_combout\ : std_logic;
SIGNAL \regFile_1|mem~155_regout\ : std_logic;
SIGNAL \regFile_1|mem~91_regout\ : std_logic;
SIGNAL \regFile_1|mem~1497_combout\ : std_logic;
SIGNAL \regFile_1|mem~1498_combout\ : std_logic;
SIGNAL \regFile_1|mem~507_regout\ : std_logic;
SIGNAL \regFile_1|mem~539feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~539_regout\ : std_logic;
SIGNAL \regFile_1|mem~1500_combout\ : std_logic;
SIGNAL \regFile_1|mem~1501_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[21]~21_combout\ : std_logic;
SIGNAL \i_wData3[21]~69_combout\ : std_logic;
SIGNAL \i_wData3[20]~66_combout\ : std_logic;
SIGNAL \regFile_1|mem~537feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~537_regout\ : std_logic;
SIGNAL \regFile_1|mem~441_regout\ : std_logic;
SIGNAL \regFile_1|mem~473feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~473_regout\ : std_logic;
SIGNAL \regFile_1|mem~1459_combout\ : std_logic;
SIGNAL \regFile_1|mem~1460_combout\ : std_logic;
SIGNAL \regFile_1|mem~89feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~89_regout\ : std_logic;
SIGNAL \regFile_1|mem~153feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~153_regout\ : std_logic;
SIGNAL \regFile_1|mem~121feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~121_regout\ : std_logic;
SIGNAL \regFile_1|mem~57feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~57_regout\ : std_logic;
SIGNAL \regFile_1|mem~1456_combout\ : std_logic;
SIGNAL \regFile_1|mem~1457_combout\ : std_logic;
SIGNAL \regFile_1|mem~345feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~345_regout\ : std_logic;
SIGNAL \regFile_1|mem~409_regout\ : std_logic;
SIGNAL \regFile_1|mem~377feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~377_regout\ : std_logic;
SIGNAL \regFile_1|mem~313_regout\ : std_logic;
SIGNAL \regFile_1|mem~1454_combout\ : std_logic;
SIGNAL \regFile_1|mem~1455_combout\ : std_logic;
SIGNAL \regFile_1|mem~1458_combout\ : std_logic;
SIGNAL \regFile_1|mem~281feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~281_regout\ : std_logic;
SIGNAL \regFile_1|mem~249feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~249_regout\ : std_logic;
SIGNAL \regFile_1|mem~217_regout\ : std_logic;
SIGNAL \regFile_1|mem~185_regout\ : std_logic;
SIGNAL \regFile_1|mem~1452_combout\ : std_logic;
SIGNAL \regFile_1|mem~1453_combout\ : std_logic;
SIGNAL \regFile_1|mem~1461_combout\ : std_logic;
SIGNAL \regFile_1|mem~1049feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1049_regout\ : std_logic;
SIGNAL \regFile_1|mem~793_regout\ : std_logic;
SIGNAL \regFile_1|mem~921_regout\ : std_logic;
SIGNAL \regFile_1|mem~665_regout\ : std_logic;
SIGNAL \regFile_1|mem~1449_combout\ : std_logic;
SIGNAL \regFile_1|mem~1450_combout\ : std_logic;
SIGNAL \regFile_1|mem~857_regout\ : std_logic;
SIGNAL \regFile_1|mem~601_regout\ : std_logic;
SIGNAL \regFile_1|mem~1442_combout\ : std_logic;
SIGNAL \regFile_1|mem~1443_combout\ : std_logic;
SIGNAL \regFile_1|mem~1017_regout\ : std_logic;
SIGNAL \regFile_1|mem~761_regout\ : std_logic;
SIGNAL \regFile_1|mem~633_regout\ : std_logic;
SIGNAL \regFile_1|mem~1444_combout\ : std_logic;
SIGNAL \regFile_1|mem~889_regout\ : std_logic;
SIGNAL \regFile_1|mem~1445_combout\ : std_logic;
SIGNAL \regFile_1|mem~697feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~697_regout\ : std_logic;
SIGNAL \regFile_1|mem~569feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~569_regout\ : std_logic;
SIGNAL \regFile_1|mem~1446_combout\ : std_logic;
SIGNAL \regFile_1|mem~825feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~825_regout\ : std_logic;
SIGNAL \regFile_1|mem~953feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~953_regout\ : std_logic;
SIGNAL \regFile_1|mem~1447_combout\ : std_logic;
SIGNAL \regFile_1|mem~1448_combout\ : std_logic;
SIGNAL \regFile_1|mem~1451_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[19]~19_combout\ : std_logic;
SIGNAL \i_wData3[19]~63_combout\ : std_logic;
SIGNAL \regFile_1|mem~472_regout\ : std_logic;
SIGNAL \regFile_1|mem~440_regout\ : std_logic;
SIGNAL \regFile_1|mem~504_regout\ : std_logic;
SIGNAL \regFile_1|mem~2079_combout\ : std_logic;
SIGNAL \regFile_1|mem~2080_combout\ : std_logic;
SIGNAL \regFile_1|mem~152_regout\ : std_logic;
SIGNAL \regFile_1|mem~56_regout\ : std_logic;
SIGNAL \regFile_1|mem~88_regout\ : std_logic;
SIGNAL \regFile_1|mem~2076_combout\ : std_logic;
SIGNAL \regFile_1|mem~2077_combout\ : std_logic;
SIGNAL \regFile_1|mem~184_regout\ : std_logic;
SIGNAL \regFile_1|mem~248feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~248_regout\ : std_logic;
SIGNAL \regFile_1|mem~2074_combout\ : std_logic;
SIGNAL \regFile_1|mem~216_regout\ : std_logic;
SIGNAL \regFile_1|mem~280_regout\ : std_logic;
SIGNAL \regFile_1|mem~2075_combout\ : std_logic;
SIGNAL \regFile_1|mem~2078_combout\ : std_logic;
SIGNAL \regFile_1|mem~376feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~376_regout\ : std_logic;
SIGNAL \regFile_1|mem~408_regout\ : std_logic;
SIGNAL \regFile_1|mem~344feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~344_regout\ : std_logic;
SIGNAL \regFile_1|mem~312_regout\ : std_logic;
SIGNAL \regFile_1|mem~2072_combout\ : std_logic;
SIGNAL \regFile_1|mem~2073_combout\ : std_logic;
SIGNAL \regFile_1|mem~2081_combout\ : std_logic;
SIGNAL \regFile_1|mem~632_regout\ : std_logic;
SIGNAL \regFile_1|mem~888_regout\ : std_logic;
SIGNAL \regFile_1|mem~2062_combout\ : std_logic;
SIGNAL \regFile_1|mem~1016_regout\ : std_logic;
SIGNAL \regFile_1|mem~2063_combout\ : std_logic;
SIGNAL \regFile_1|mem~1048_regout\ : std_logic;
SIGNAL \regFile_1|mem~664feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~664_regout\ : std_logic;
SIGNAL \regFile_1|mem~792_regout\ : std_logic;
SIGNAL \regFile_1|mem~2069_combout\ : std_logic;
SIGNAL \regFile_1|mem~2070_combout\ : std_logic;
SIGNAL \regFile_1|mem~856_regout\ : std_logic;
SIGNAL \regFile_1|mem~984_regout\ : std_logic;
SIGNAL \regFile_1|mem~728_regout\ : std_logic;
SIGNAL \regFile_1|mem~600_regout\ : std_logic;
SIGNAL \regFile_1|mem~2064_combout\ : std_logic;
SIGNAL \regFile_1|mem~2065_combout\ : std_logic;
SIGNAL \regFile_1|mem~696feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~696_regout\ : std_logic;
SIGNAL \regFile_1|mem~952_regout\ : std_logic;
SIGNAL \regFile_1|mem~568_regout\ : std_logic;
SIGNAL \regFile_1|mem~2066_combout\ : std_logic;
SIGNAL \regFile_1|mem~2067_combout\ : std_logic;
SIGNAL \regFile_1|mem~2068_combout\ : std_logic;
SIGNAL \regFile_1|mem~2071_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[18]~18_combout\ : std_logic;
SIGNAL \i_wData3[18]~60_combout\ : std_logic;
SIGNAL \regFile_1|mem~535_regout\ : std_logic;
SIGNAL \regFile_1|mem~503_regout\ : std_logic;
SIGNAL \regFile_1|mem~471_regout\ : std_logic;
SIGNAL \regFile_1|mem~439_regout\ : std_logic;
SIGNAL \regFile_1|mem~1419_combout\ : std_logic;
SIGNAL \regFile_1|mem~1420_combout\ : std_logic;
SIGNAL \regFile_1|mem~279feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~279_regout\ : std_logic;
SIGNAL \regFile_1|mem~183feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~183_regout\ : std_logic;
SIGNAL \regFile_1|mem~215feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~215_regout\ : std_logic;
SIGNAL \regFile_1|mem~1412_combout\ : std_logic;
SIGNAL \regFile_1|mem~247feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~247_regout\ : std_logic;
SIGNAL \regFile_1|mem~1413_combout\ : std_logic;
SIGNAL \regFile_1|mem~119_regout\ : std_logic;
SIGNAL \regFile_1|mem~55_regout\ : std_logic;
SIGNAL \regFile_1|mem~1416_combout\ : std_logic;
SIGNAL \regFile_1|mem~151_regout\ : std_logic;
SIGNAL \regFile_1|mem~87_regout\ : std_logic;
SIGNAL \regFile_1|mem~1417_combout\ : std_logic;
SIGNAL \regFile_1|mem~343feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~343_regout\ : std_logic;
SIGNAL \regFile_1|mem~311_regout\ : std_logic;
SIGNAL \regFile_1|mem~375feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~375_regout\ : std_logic;
SIGNAL \regFile_1|mem~1414_combout\ : std_logic;
SIGNAL \regFile_1|mem~407_regout\ : std_logic;
SIGNAL \regFile_1|mem~1415_combout\ : std_logic;
SIGNAL \regFile_1|mem~1418_combout\ : std_logic;
SIGNAL \regFile_1|mem~1421_combout\ : std_logic;
SIGNAL \regFile_1|mem~1015_regout\ : std_logic;
SIGNAL \regFile_1|mem~759_regout\ : std_logic;
SIGNAL \regFile_1|mem~631_regout\ : std_logic;
SIGNAL \regFile_1|mem~1404_combout\ : std_logic;
SIGNAL \regFile_1|mem~1405_combout\ : std_logic;
SIGNAL \regFile_1|mem~567feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~567_regout\ : std_logic;
SIGNAL \regFile_1|mem~695feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~695_regout\ : std_logic;
SIGNAL \regFile_1|mem~1406_combout\ : std_logic;
SIGNAL \regFile_1|mem~951_regout\ : std_logic;
SIGNAL \regFile_1|mem~823feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~823_regout\ : std_logic;
SIGNAL \regFile_1|mem~1407_combout\ : std_logic;
SIGNAL \regFile_1|mem~1408_combout\ : std_logic;
SIGNAL \regFile_1|mem~791_regout\ : std_logic;
SIGNAL \regFile_1|mem~1410_combout\ : std_logic;
SIGNAL \regFile_1|mem~1411_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[17]~17_combout\ : std_logic;
SIGNAL \i_wData3[17]~57_combout\ : std_logic;
SIGNAL \regFile_1|mem~150feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~150_regout\ : std_logic;
SIGNAL \regFile_1|mem~54_regout\ : std_logic;
SIGNAL \regFile_1|mem~2036_combout\ : std_logic;
SIGNAL \regFile_1|mem~2037_combout\ : std_logic;
SIGNAL \regFile_1|mem~214_regout\ : std_logic;
SIGNAL \regFile_1|mem~278_regout\ : std_logic;
SIGNAL \regFile_1|mem~2035_combout\ : std_logic;
SIGNAL \regFile_1|mem~2038_combout\ : std_logic;
SIGNAL \regFile_1|mem~534_regout\ : std_logic;
SIGNAL \regFile_1|mem~438_regout\ : std_logic;
SIGNAL \regFile_1|mem~502_regout\ : std_logic;
SIGNAL \regFile_1|mem~2039_combout\ : std_logic;
SIGNAL \regFile_1|mem~2040_combout\ : std_logic;
SIGNAL \regFile_1|mem~374feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~374_regout\ : std_logic;
SIGNAL \regFile_1|mem~406_regout\ : std_logic;
SIGNAL \regFile_1|mem~342feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~342_regout\ : std_logic;
SIGNAL \regFile_1|mem~310_regout\ : std_logic;
SIGNAL \regFile_1|mem~2032_combout\ : std_logic;
SIGNAL \regFile_1|mem~2033_combout\ : std_logic;
SIGNAL \regFile_1|mem~2041_combout\ : std_logic;
SIGNAL \regFile_1|mem~1014feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1014_regout\ : std_logic;
SIGNAL \regFile_1|mem~630_regout\ : std_logic;
SIGNAL \regFile_1|mem~886_regout\ : std_logic;
SIGNAL \regFile_1|mem~2022_combout\ : std_logic;
SIGNAL \regFile_1|mem~758feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~758_regout\ : std_logic;
SIGNAL \regFile_1|mem~2023_combout\ : std_logic;
SIGNAL \regFile_1|mem~918_regout\ : std_logic;
SIGNAL \regFile_1|mem~790_regout\ : std_logic;
SIGNAL \regFile_1|mem~662_regout\ : std_logic;
SIGNAL \regFile_1|mem~2029_combout\ : std_logic;
SIGNAL \regFile_1|mem~2030_combout\ : std_logic;
SIGNAL \regFile_1|mem~598_regout\ : std_logic;
SIGNAL \regFile_1|mem~726_regout\ : std_logic;
SIGNAL \regFile_1|mem~2024_combout\ : std_logic;
SIGNAL \regFile_1|mem~982_regout\ : std_logic;
SIGNAL \regFile_1|mem~854_regout\ : std_logic;
SIGNAL \regFile_1|mem~2025_combout\ : std_logic;
SIGNAL \regFile_1|mem~950feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~950_regout\ : std_logic;
SIGNAL \regFile_1|mem~694_regout\ : std_logic;
SIGNAL \regFile_1|mem~822feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~822_regout\ : std_logic;
SIGNAL \regFile_1|mem~566feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~566_regout\ : std_logic;
SIGNAL \regFile_1|mem~2026_combout\ : std_logic;
SIGNAL \regFile_1|mem~2027_combout\ : std_logic;
SIGNAL \regFile_1|mem~2028_combout\ : std_logic;
SIGNAL \regFile_1|mem~2031_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[16]~16_combout\ : std_logic;
SIGNAL \i_wData3[16]~54_combout\ : std_logic;
SIGNAL \regFile_1|mem~1013_regout\ : std_logic;
SIGNAL \regFile_1|mem~885_regout\ : std_logic;
SIGNAL \regFile_1|mem~629_regout\ : std_logic;
SIGNAL \regFile_1|mem~757_regout\ : std_logic;
SIGNAL \regFile_1|mem~2004_combout\ : std_logic;
SIGNAL \regFile_1|mem~2005_combout\ : std_logic;
SIGNAL \regFile_1|mem~821_regout\ : std_logic;
SIGNAL \regFile_1|mem~949_regout\ : std_logic;
SIGNAL \regFile_1|mem~2007_combout\ : std_logic;
SIGNAL \regFile_1|mem~2008_combout\ : std_logic;
SIGNAL \regFile_1|mem~597_regout\ : std_logic;
SIGNAL \regFile_1|mem~853_regout\ : std_logic;
SIGNAL \regFile_1|mem~2002_combout\ : std_logic;
SIGNAL \regFile_1|mem~981_regout\ : std_logic;
SIGNAL \regFile_1|mem~2003_combout\ : std_logic;
SIGNAL \regFile_1|mem~2011_combout\ : std_logic;
SIGNAL \regFile_1|mem~149feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~149_regout\ : std_logic;
SIGNAL \regFile_1|mem~85_regout\ : std_logic;
SIGNAL \regFile_1|mem~53_regout\ : std_logic;
SIGNAL \regFile_1|mem~117feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~117_regout\ : std_logic;
SIGNAL \regFile_1|mem~2016_combout\ : std_logic;
SIGNAL \regFile_1|mem~2017_combout\ : std_logic;
SIGNAL \regFile_1|mem~405_regout\ : std_logic;
SIGNAL \regFile_1|mem~309_regout\ : std_logic;
SIGNAL \regFile_1|mem~373_regout\ : std_logic;
SIGNAL \regFile_1|mem~2014_combout\ : std_logic;
SIGNAL \regFile_1|mem~2015_combout\ : std_logic;
SIGNAL \regFile_1|mem~2018_combout\ : std_logic;
SIGNAL \regFile_1|mem~501_regout\ : std_logic;
SIGNAL \regFile_1|mem~437_regout\ : std_logic;
SIGNAL \regFile_1|mem~469_regout\ : std_logic;
SIGNAL \regFile_1|mem~2019_combout\ : std_logic;
SIGNAL \regFile_1|mem~2020_combout\ : std_logic;
SIGNAL \regFile_1|mem~277_regout\ : std_logic;
SIGNAL \regFile_1|mem~181_regout\ : std_logic;
SIGNAL \regFile_1|mem~213_regout\ : std_logic;
SIGNAL \regFile_1|mem~2012_combout\ : std_logic;
SIGNAL \regFile_1|mem~2013_combout\ : std_logic;
SIGNAL \regFile_1|mem~2021_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[15]~15_combout\ : std_logic;
SIGNAL \i_wData3[15]~51_combout\ : std_logic;
SIGNAL \regFile_1|mem~1044_regout\ : std_logic;
SIGNAL \regFile_1|mem~660_regout\ : std_logic;
SIGNAL \regFile_1|mem~1989_combout\ : std_logic;
SIGNAL \regFile_1|mem~1990_combout\ : std_logic;
SIGNAL \regFile_1|mem~1012_regout\ : std_logic;
SIGNAL \regFile_1|mem~628_regout\ : std_logic;
SIGNAL \regFile_1|mem~884feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~884_regout\ : std_logic;
SIGNAL \regFile_1|mem~1982_combout\ : std_logic;
SIGNAL \regFile_1|mem~1983_combout\ : std_logic;
SIGNAL \regFile_1|mem~564_regout\ : std_logic;
SIGNAL \regFile_1|mem~820feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~820_regout\ : std_logic;
SIGNAL \regFile_1|mem~1986_combout\ : std_logic;
SIGNAL \regFile_1|mem~948feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~948_regout\ : std_logic;
SIGNAL \regFile_1|mem~1987_combout\ : std_logic;
SIGNAL \regFile_1|mem~980_regout\ : std_logic;
SIGNAL \regFile_1|mem~596_regout\ : std_logic;
SIGNAL \regFile_1|mem~724_regout\ : std_logic;
SIGNAL \regFile_1|mem~1984_combout\ : std_logic;
SIGNAL \regFile_1|mem~1985_combout\ : std_logic;
SIGNAL \regFile_1|mem~1988_combout\ : std_logic;
SIGNAL \regFile_1|mem~1991_combout\ : std_logic;
SIGNAL \regFile_1|mem~372_regout\ : std_logic;
SIGNAL \regFile_1|mem~404feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~404_regout\ : std_logic;
SIGNAL \regFile_1|mem~1993_combout\ : std_logic;
SIGNAL \regFile_1|mem~116feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~116_regout\ : std_logic;
SIGNAL \regFile_1|mem~148_regout\ : std_logic;
SIGNAL \regFile_1|mem~52feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~52_regout\ : std_logic;
SIGNAL \regFile_1|mem~84feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~84_regout\ : std_logic;
SIGNAL \regFile_1|mem~1996_combout\ : std_logic;
SIGNAL \regFile_1|mem~1997_combout\ : std_logic;
SIGNAL \regFile_1|mem~276feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~276_regout\ : std_logic;
SIGNAL \regFile_1|mem~212_regout\ : std_logic;
SIGNAL \regFile_1|mem~180_regout\ : std_logic;
SIGNAL \regFile_1|mem~244feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~244_regout\ : std_logic;
SIGNAL \regFile_1|mem~1994_combout\ : std_logic;
SIGNAL \regFile_1|mem~1995_combout\ : std_logic;
SIGNAL \regFile_1|mem~1998_combout\ : std_logic;
SIGNAL \regFile_1|mem~532feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~532_regout\ : std_logic;
SIGNAL \regFile_1|mem~436_regout\ : std_logic;
SIGNAL \regFile_1|mem~500_regout\ : std_logic;
SIGNAL \regFile_1|mem~1999_combout\ : std_logic;
SIGNAL \regFile_1|mem~2000_combout\ : std_logic;
SIGNAL \regFile_1|mem~2001_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[14]~14_combout\ : std_logic;
SIGNAL \i_wData3[14]~48_combout\ : std_logic;
SIGNAL \regFile_1|mem~1009_regout\ : std_logic;
SIGNAL \regFile_1|mem~625_regout\ : std_logic;
SIGNAL \regFile_1|mem~753_regout\ : std_logic;
SIGNAL \regFile_1|mem~1924_combout\ : std_logic;
SIGNAL \regFile_1|mem~881_regout\ : std_logic;
SIGNAL \regFile_1|mem~1925_combout\ : std_logic;
SIGNAL \regFile_1|mem~945_regout\ : std_logic;
SIGNAL \regFile_1|mem~817_regout\ : std_logic;
SIGNAL \regFile_1|mem~561_regout\ : std_logic;
SIGNAL \regFile_1|mem~689_regout\ : std_logic;
SIGNAL \regFile_1|mem~1926_combout\ : std_logic;
SIGNAL \regFile_1|mem~1927_combout\ : std_logic;
SIGNAL \regFile_1|mem~1928_combout\ : std_logic;
SIGNAL \regFile_1|mem~1041_regout\ : std_logic;
SIGNAL \regFile_1|mem~657feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~657_regout\ : std_logic;
SIGNAL \regFile_1|mem~913feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~913_regout\ : std_logic;
SIGNAL \regFile_1|mem~1929_combout\ : std_logic;
SIGNAL \regFile_1|mem~1930_combout\ : std_logic;
SIGNAL \regFile_1|mem~1931_combout\ : std_logic;
SIGNAL \regFile_1|mem~529_regout\ : std_logic;
SIGNAL \regFile_1|mem~433_regout\ : std_logic;
SIGNAL \regFile_1|mem~465feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~465_regout\ : std_logic;
SIGNAL \regFile_1|mem~1939_combout\ : std_logic;
SIGNAL \regFile_1|mem~1940_combout\ : std_logic;
SIGNAL \regFile_1|mem~241feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~241_regout\ : std_logic;
SIGNAL \regFile_1|mem~273feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~273_regout\ : std_logic;
SIGNAL \regFile_1|mem~209_regout\ : std_logic;
SIGNAL \regFile_1|mem~177_regout\ : std_logic;
SIGNAL \regFile_1|mem~1932_combout\ : std_logic;
SIGNAL \regFile_1|mem~1933_combout\ : std_logic;
SIGNAL \regFile_1|mem~1941_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[11]~11_combout\ : std_logic;
SIGNAL \i_wData3[11]~39_combout\ : std_logic;
SIGNAL \i_wData3[10]~36_combout\ : std_logic;
SIGNAL \regFile_1|mem~333_regout\ : std_logic;
SIGNAL \regFile_1|mem~365_regout\ : std_logic;
SIGNAL \regFile_1|mem~301_regout\ : std_logic;
SIGNAL \regFile_1|mem~1214_combout\ : std_logic;
SIGNAL \regFile_1|mem~1215_combout\ : std_logic;
SIGNAL \regFile_1|mem~141feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~141_regout\ : std_logic;
SIGNAL \regFile_1|mem~77_regout\ : std_logic;
SIGNAL \regFile_1|mem~109_regout\ : std_logic;
SIGNAL \regFile_1|mem~45feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~45_regout\ : std_logic;
SIGNAL \regFile_1|mem~1216_combout\ : std_logic;
SIGNAL \regFile_1|mem~1217_combout\ : std_logic;
SIGNAL \regFile_1|mem~1218_combout\ : std_logic;
SIGNAL \regFile_1|mem~237_regout\ : std_logic;
SIGNAL \regFile_1|mem~269_regout\ : std_logic;
SIGNAL \regFile_1|mem~205_regout\ : std_logic;
SIGNAL \regFile_1|mem~173_regout\ : std_logic;
SIGNAL \regFile_1|mem~1212_combout\ : std_logic;
SIGNAL \regFile_1|mem~1213_combout\ : std_logic;
SIGNAL \regFile_1|mem~1221_combout\ : std_logic;
SIGNAL \regFile_1|mem~973feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~973_regout\ : std_logic;
SIGNAL \regFile_1|mem~717feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~717_regout\ : std_logic;
SIGNAL \regFile_1|mem~845feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~845_regout\ : std_logic;
SIGNAL \regFile_1|mem~589feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~589_regout\ : std_logic;
SIGNAL \regFile_1|mem~1202_combout\ : std_logic;
SIGNAL \regFile_1|mem~1203_combout\ : std_logic;
SIGNAL \regFile_1|mem~781_regout\ : std_logic;
SIGNAL \regFile_1|mem~1037_regout\ : std_logic;
SIGNAL \regFile_1|mem~909_regout\ : std_logic;
SIGNAL \regFile_1|mem~653_regout\ : std_logic;
SIGNAL \regFile_1|mem~1209_combout\ : std_logic;
SIGNAL \regFile_1|mem~1210_combout\ : std_logic;
SIGNAL \regFile_1|mem~1005_regout\ : std_logic;
SIGNAL \regFile_1|mem~877_regout\ : std_logic;
SIGNAL \regFile_1|mem~749feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~749_regout\ : std_logic;
SIGNAL \regFile_1|mem~621_regout\ : std_logic;
SIGNAL \regFile_1|mem~1204_combout\ : std_logic;
SIGNAL \regFile_1|mem~1205_combout\ : std_logic;
SIGNAL \regFile_1|mem~813_regout\ : std_logic;
SIGNAL \regFile_1|mem~941_regout\ : std_logic;
SIGNAL \regFile_1|mem~685feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~685_regout\ : std_logic;
SIGNAL \regFile_1|mem~557_regout\ : std_logic;
SIGNAL \regFile_1|mem~1206_combout\ : std_logic;
SIGNAL \regFile_1|mem~1207_combout\ : std_logic;
SIGNAL \regFile_1|mem~1208_combout\ : std_logic;
SIGNAL \regFile_1|mem~1211_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[7]~7_combout\ : std_logic;
SIGNAL \regFile_1|mem~460_regout\ : std_logic;
SIGNAL \regFile_1|mem~428_regout\ : std_logic;
SIGNAL \regFile_1|mem~492_regout\ : std_logic;
SIGNAL \regFile_1|mem~1839_combout\ : std_logic;
SIGNAL \regFile_1|mem~1840_combout\ : std_logic;
SIGNAL \regFile_1|mem~364feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~364_regout\ : std_logic;
SIGNAL \regFile_1|mem~300_regout\ : std_logic;
SIGNAL \regFile_1|mem~332_regout\ : std_logic;
SIGNAL \regFile_1|mem~1832_combout\ : std_logic;
SIGNAL \regFile_1|mem~1833_combout\ : std_logic;
SIGNAL \regFile_1|mem~140feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~140_regout\ : std_logic;
SIGNAL \regFile_1|mem~44_regout\ : std_logic;
SIGNAL \regFile_1|mem~76feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~76_regout\ : std_logic;
SIGNAL \regFile_1|mem~1836_combout\ : std_logic;
SIGNAL \regFile_1|mem~108_regout\ : std_logic;
SIGNAL \regFile_1|mem~1837_combout\ : std_logic;
SIGNAL \regFile_1|mem~172_regout\ : std_logic;
SIGNAL \regFile_1|mem~236_regout\ : std_logic;
SIGNAL \regFile_1|mem~1834_combout\ : std_logic;
SIGNAL \regFile_1|mem~204_regout\ : std_logic;
SIGNAL \regFile_1|mem~268_regout\ : std_logic;
SIGNAL \regFile_1|mem~1835_combout\ : std_logic;
SIGNAL \regFile_1|mem~1838_combout\ : std_logic;
SIGNAL \regFile_1|mem~1841_combout\ : std_logic;
SIGNAL \regFile_1|mem~780feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~780_regout\ : std_logic;
SIGNAL \regFile_1|mem~652feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~652_regout\ : std_logic;
SIGNAL \regFile_1|mem~1829_combout\ : std_logic;
SIGNAL \regFile_1|mem~908feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~908_regout\ : std_logic;
SIGNAL \regFile_1|mem~1830_combout\ : std_logic;
SIGNAL \regFile_1|mem~844feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~844_regout\ : std_logic;
SIGNAL \regFile_1|mem~972_regout\ : std_logic;
SIGNAL \regFile_1|mem~716feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~716_regout\ : std_logic;
SIGNAL \regFile_1|mem~588_regout\ : std_logic;
SIGNAL \regFile_1|mem~1824_combout\ : std_logic;
SIGNAL \regFile_1|mem~1825_combout\ : std_logic;
SIGNAL \regFile_1|mem~940_regout\ : std_logic;
SIGNAL \regFile_1|mem~684_regout\ : std_logic;
SIGNAL \regFile_1|mem~556_regout\ : std_logic;
SIGNAL \regFile_1|mem~812_regout\ : std_logic;
SIGNAL \regFile_1|mem~1826_combout\ : std_logic;
SIGNAL \regFile_1|mem~1827_combout\ : std_logic;
SIGNAL \regFile_1|mem~1828_combout\ : std_logic;
SIGNAL \regFile_1|mem~1831_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[6]~6_combout\ : std_logic;
SIGNAL \regFile_1|mem~1035_regout\ : std_logic;
SIGNAL \regFile_1|mem~779_regout\ : std_logic;
SIGNAL \regFile_1|mem~651_regout\ : std_logic;
SIGNAL \regFile_1|mem~907_regout\ : std_logic;
SIGNAL \regFile_1|mem~1809_combout\ : std_logic;
SIGNAL \regFile_1|mem~1810_combout\ : std_logic;
SIGNAL \regFile_1|mem~971_regout\ : std_logic;
SIGNAL \regFile_1|mem~843feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~843_regout\ : std_logic;
SIGNAL \regFile_1|mem~587_regout\ : std_logic;
SIGNAL \regFile_1|mem~1802_combout\ : std_logic;
SIGNAL \regFile_1|mem~715_regout\ : std_logic;
SIGNAL \regFile_1|mem~1803_combout\ : std_logic;
SIGNAL \regFile_1|mem~875_regout\ : std_logic;
SIGNAL \regFile_1|mem~1003_regout\ : std_logic;
SIGNAL \regFile_1|mem~1805_combout\ : std_logic;
SIGNAL \regFile_1|mem~939_regout\ : std_logic;
SIGNAL \regFile_1|mem~811_regout\ : std_logic;
SIGNAL \regFile_1|mem~555_regout\ : std_logic;
SIGNAL \regFile_1|mem~683_regout\ : std_logic;
SIGNAL \regFile_1|mem~1806_combout\ : std_logic;
SIGNAL \regFile_1|mem~1807_combout\ : std_logic;
SIGNAL \regFile_1|mem~1808_combout\ : std_logic;
SIGNAL \regFile_1|mem~1811_combout\ : std_logic;
SIGNAL \regFile_1|mem~267_regout\ : std_logic;
SIGNAL \regFile_1|mem~171_regout\ : std_logic;
SIGNAL \regFile_1|mem~203_regout\ : std_logic;
SIGNAL \regFile_1|mem~1812_combout\ : std_logic;
SIGNAL \regFile_1|mem~1813_combout\ : std_logic;
SIGNAL \regFile_1|mem~299_regout\ : std_logic;
SIGNAL \regFile_1|mem~363feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~363_regout\ : std_logic;
SIGNAL \regFile_1|mem~1814_combout\ : std_logic;
SIGNAL \regFile_1|mem~331_regout\ : std_logic;
SIGNAL \regFile_1|mem~395_regout\ : std_logic;
SIGNAL \regFile_1|mem~1815_combout\ : std_logic;
SIGNAL \regFile_1|mem~75feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~75_regout\ : std_logic;
SIGNAL \regFile_1|mem~139feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~139_regout\ : std_logic;
SIGNAL \regFile_1|mem~107_regout\ : std_logic;
SIGNAL \regFile_1|mem~43_regout\ : std_logic;
SIGNAL \regFile_1|mem~1816_combout\ : std_logic;
SIGNAL \regFile_1|mem~1817_combout\ : std_logic;
SIGNAL \regFile_1|mem~1818_combout\ : std_logic;
SIGNAL \regFile_1|mem~1821_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[5]~5_combout\ : std_logic;
SIGNAL \i_wData3[5]~21_combout\ : std_logic;
SIGNAL \regFile_1|mem~521_regout\ : std_logic;
SIGNAL \regFile_1|mem~457_regout\ : std_logic;
SIGNAL \regFile_1|mem~425_regout\ : std_logic;
SIGNAL \regFile_1|mem~1139_combout\ : std_logic;
SIGNAL \regFile_1|mem~1140_combout\ : std_logic;
SIGNAL \regFile_1|mem~201_regout\ : std_logic;
SIGNAL \regFile_1|mem~169_regout\ : std_logic;
SIGNAL \regFile_1|mem~1132_combout\ : std_logic;
SIGNAL \regFile_1|mem~265feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~265_regout\ : std_logic;
SIGNAL \regFile_1|mem~1133_combout\ : std_logic;
SIGNAL \regFile_1|mem~329feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~329_regout\ : std_logic;
SIGNAL \regFile_1|mem~393feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~393_regout\ : std_logic;
SIGNAL \regFile_1|mem~297feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~297_regout\ : std_logic;
SIGNAL \regFile_1|mem~361feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~361_regout\ : std_logic;
SIGNAL \regFile_1|mem~1134_combout\ : std_logic;
SIGNAL \regFile_1|mem~1135_combout\ : std_logic;
SIGNAL \regFile_1|mem~137feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~137_regout\ : std_logic;
SIGNAL \regFile_1|mem~73feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~73_regout\ : std_logic;
SIGNAL \regFile_1|mem~41feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~41_regout\ : std_logic;
SIGNAL \regFile_1|mem~105feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~105_regout\ : std_logic;
SIGNAL \regFile_1|mem~1136_combout\ : std_logic;
SIGNAL \regFile_1|mem~1137_combout\ : std_logic;
SIGNAL \regFile_1|mem~1138_combout\ : std_logic;
SIGNAL \regFile_1|mem~1141_combout\ : std_logic;
SIGNAL \regFile_1|mem~1033_regout\ : std_logic;
SIGNAL \regFile_1|mem~777_regout\ : std_logic;
SIGNAL \regFile_1|mem~649_regout\ : std_logic;
SIGNAL \regFile_1|mem~905_regout\ : std_logic;
SIGNAL \regFile_1|mem~1129_combout\ : std_logic;
SIGNAL \regFile_1|mem~1130_combout\ : std_logic;
SIGNAL \regFile_1|mem~873feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~873_regout\ : std_logic;
SIGNAL \regFile_1|mem~1001_regout\ : std_logic;
SIGNAL \regFile_1|mem~745feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~745_regout\ : std_logic;
SIGNAL \regFile_1|mem~617_regout\ : std_logic;
SIGNAL \regFile_1|mem~1124_combout\ : std_logic;
SIGNAL \regFile_1|mem~1125_combout\ : std_logic;
SIGNAL \regFile_1|mem~809_regout\ : std_logic;
SIGNAL \regFile_1|mem~937_regout\ : std_logic;
SIGNAL \regFile_1|mem~553feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~553_regout\ : std_logic;
SIGNAL \regFile_1|mem~681feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~681_regout\ : std_logic;
SIGNAL \regFile_1|mem~1126_combout\ : std_logic;
SIGNAL \regFile_1|mem~1127_combout\ : std_logic;
SIGNAL \regFile_1|mem~1128_combout\ : std_logic;
SIGNAL \regFile_1|mem~1131_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[3]~3_combout\ : std_logic;
SIGNAL \i_wData3[3]~15_combout\ : std_logic;
SIGNAL \regFile_1|mem~392feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~392_regout\ : std_logic;
SIGNAL \regFile_1|mem~360feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~360_regout\ : std_logic;
SIGNAL \regFile_1|mem~296feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~296_regout\ : std_logic;
SIGNAL \regFile_1|mem~328feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~328_regout\ : std_logic;
SIGNAL \regFile_1|mem~1752_combout\ : std_logic;
SIGNAL \regFile_1|mem~1753_combout\ : std_logic;
SIGNAL \regFile_1|mem~264_regout\ : std_logic;
SIGNAL \regFile_1|mem~200_regout\ : std_logic;
SIGNAL \regFile_1|mem~168_regout\ : std_logic;
SIGNAL \regFile_1|mem~232_regout\ : std_logic;
SIGNAL \regFile_1|mem~1754_combout\ : std_logic;
SIGNAL \regFile_1|mem~1755_combout\ : std_logic;
SIGNAL \regFile_1|mem~40_regout\ : std_logic;
SIGNAL \regFile_1|mem~72feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~72_regout\ : std_logic;
SIGNAL \regFile_1|mem~1756_combout\ : std_logic;
SIGNAL \regFile_1|mem~104_regout\ : std_logic;
SIGNAL \regFile_1|mem~136_regout\ : std_logic;
SIGNAL \regFile_1|mem~1757_combout\ : std_logic;
SIGNAL \regFile_1|mem~1758_combout\ : std_logic;
SIGNAL \regFile_1|mem~456_regout\ : std_logic;
SIGNAL \regFile_1|mem~424_regout\ : std_logic;
SIGNAL \regFile_1|mem~488_regout\ : std_logic;
SIGNAL \regFile_1|mem~1759_combout\ : std_logic;
SIGNAL \regFile_1|mem~1760_combout\ : std_logic;
SIGNAL \regFile_1|mem~1761_combout\ : std_logic;
SIGNAL \regFile_1|mem~968feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~968_regout\ : std_logic;
SIGNAL \regFile_1|mem~840feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~840_regout\ : std_logic;
SIGNAL \regFile_1|mem~584feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~584_regout\ : std_logic;
SIGNAL \regFile_1|mem~712feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~712_regout\ : std_logic;
SIGNAL \regFile_1|mem~1744_combout\ : std_logic;
SIGNAL \regFile_1|mem~1745_combout\ : std_logic;
SIGNAL \regFile_1|mem~552_regout\ : std_logic;
SIGNAL \regFile_1|mem~808_regout\ : std_logic;
SIGNAL \regFile_1|mem~1746_combout\ : std_logic;
SIGNAL \regFile_1|mem~680_regout\ : std_logic;
SIGNAL \regFile_1|mem~936_regout\ : std_logic;
SIGNAL \regFile_1|mem~1747_combout\ : std_logic;
SIGNAL \regFile_1|mem~1748_combout\ : std_logic;
SIGNAL \regFile_1|mem~1000feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1000_regout\ : std_logic;
SIGNAL \regFile_1|mem~744_regout\ : std_logic;
SIGNAL \regFile_1|mem~616feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~616_regout\ : std_logic;
SIGNAL \regFile_1|mem~872feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~872_regout\ : std_logic;
SIGNAL \regFile_1|mem~1742_combout\ : std_logic;
SIGNAL \regFile_1|mem~1743_combout\ : std_logic;
SIGNAL \regFile_1|mem~1751_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[2]~2_combout\ : std_logic;
SIGNAL \i_wData3[2]~12_combout\ : std_logic;
SIGNAL \regFile_1|mem~519feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~519_regout\ : std_logic;
SIGNAL \regFile_1|mem~487_regout\ : std_logic;
SIGNAL \regFile_1|mem~423_regout\ : std_logic;
SIGNAL \regFile_1|mem~455_regout\ : std_logic;
SIGNAL \regFile_1|mem~1099_combout\ : std_logic;
SIGNAL \regFile_1|mem~1100_combout\ : std_logic;
SIGNAL \regFile_1|mem~263feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~263_regout\ : std_logic;
SIGNAL \regFile_1|mem~199_regout\ : std_logic;
SIGNAL \regFile_1|mem~167_regout\ : std_logic;
SIGNAL \regFile_1|mem~1092_combout\ : std_logic;
SIGNAL \regFile_1|mem~231feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~231_regout\ : std_logic;
SIGNAL \regFile_1|mem~1093_combout\ : std_logic;
SIGNAL \regFile_1|mem~327feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~327_regout\ : std_logic;
SIGNAL \regFile_1|mem~391_regout\ : std_logic;
SIGNAL \regFile_1|mem~295feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~295_regout\ : std_logic;
SIGNAL \regFile_1|mem~359feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~359_regout\ : std_logic;
SIGNAL \regFile_1|mem~1094_combout\ : std_logic;
SIGNAL \regFile_1|mem~1095_combout\ : std_logic;
SIGNAL \regFile_1|mem~103_regout\ : std_logic;
SIGNAL \regFile_1|mem~39_regout\ : std_logic;
SIGNAL \regFile_1|mem~1096_combout\ : std_logic;
SIGNAL \regFile_1|mem~1097_combout\ : std_logic;
SIGNAL \regFile_1|mem~1098_combout\ : std_logic;
SIGNAL \regFile_1|mem~1101_combout\ : std_logic;
SIGNAL \regFile_1|mem~839feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~839_regout\ : std_logic;
SIGNAL \regFile_1|mem~583_regout\ : std_logic;
SIGNAL \regFile_1|mem~1082_combout\ : std_logic;
SIGNAL \regFile_1|mem~711_regout\ : std_logic;
SIGNAL \regFile_1|mem~967feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~967_regout\ : std_logic;
SIGNAL \regFile_1|mem~1083_combout\ : std_logic;
SIGNAL \regFile_1|mem~935_regout\ : std_logic;
SIGNAL \regFile_1|mem~807_regout\ : std_logic;
SIGNAL \regFile_1|mem~551_regout\ : std_logic;
SIGNAL \regFile_1|mem~679feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~679_regout\ : std_logic;
SIGNAL \regFile_1|mem~1086_combout\ : std_logic;
SIGNAL \regFile_1|mem~1087_combout\ : std_logic;
SIGNAL \regFile_1|mem~871_regout\ : std_logic;
SIGNAL \regFile_1|mem~999_regout\ : std_logic;
SIGNAL \regFile_1|mem~615_regout\ : std_logic;
SIGNAL \regFile_1|mem~1084_combout\ : std_logic;
SIGNAL \regFile_1|mem~1085_combout\ : std_logic;
SIGNAL \regFile_1|mem~1088_combout\ : std_logic;
SIGNAL \regFile_1|mem~1091_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[1]~1_combout\ : std_logic;
SIGNAL \i_wData3[1]~9_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~1\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~2_combout\ : std_logic;
SIGNAL \i_wData3[1]~10_combout\ : std_logic;
SIGNAL \i_wData3[1]~11_combout\ : std_logic;
SIGNAL \regFile_1|mem~71_regout\ : std_logic;
SIGNAL \regFile_1|mem~135feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~135_regout\ : std_logic;
SIGNAL \regFile_1|mem~1736_combout\ : std_logic;
SIGNAL \regFile_1|mem~1737_combout\ : std_logic;
SIGNAL \regFile_1|mem~1734_combout\ : std_logic;
SIGNAL \regFile_1|mem~1735_combout\ : std_logic;
SIGNAL \regFile_1|mem~1738_combout\ : std_logic;
SIGNAL \regFile_1|mem~1732_combout\ : std_logic;
SIGNAL \regFile_1|mem~1733_combout\ : std_logic;
SIGNAL \regFile_1|mem~1739_combout\ : std_logic;
SIGNAL \regFile_1|mem~1740_combout\ : std_logic;
SIGNAL \regFile_1|mem~1741_combout\ : std_logic;
SIGNAL \regFile_1|mem~1031_regout\ : std_logic;
SIGNAL \regFile_1|mem~903_regout\ : std_logic;
SIGNAL \regFile_1|mem~647_regout\ : std_logic;
SIGNAL \regFile_1|mem~1729_combout\ : std_logic;
SIGNAL \regFile_1|mem~1730_combout\ : std_logic;
SIGNAL \regFile_1|mem~743feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~743_regout\ : std_logic;
SIGNAL \regFile_1|mem~1724_combout\ : std_logic;
SIGNAL \regFile_1|mem~1725_combout\ : std_logic;
SIGNAL \regFile_1|mem~1726_combout\ : std_logic;
SIGNAL \regFile_1|mem~1727_combout\ : std_logic;
SIGNAL \regFile_1|mem~1728_combout\ : std_logic;
SIGNAL \regFile_1|mem~1731_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[1]~1_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~3\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~4_combout\ : std_logic;
SIGNAL \i_wData3[2]~13_combout\ : std_logic;
SIGNAL \i_wData3[2]~14_combout\ : std_logic;
SIGNAL \regFile_1|mem~520_regout\ : std_logic;
SIGNAL \regFile_1|mem~1119_combout\ : std_logic;
SIGNAL \regFile_1|mem~1120_combout\ : std_logic;
SIGNAL \regFile_1|mem~1114_combout\ : std_logic;
SIGNAL \regFile_1|mem~1115_combout\ : std_logic;
SIGNAL \regFile_1|mem~1116_combout\ : std_logic;
SIGNAL \regFile_1|mem~1117_combout\ : std_logic;
SIGNAL \regFile_1|mem~1118_combout\ : std_logic;
SIGNAL \regFile_1|mem~1121_combout\ : std_logic;
SIGNAL \regFile_1|mem~1104_combout\ : std_logic;
SIGNAL \regFile_1|mem~1105_combout\ : std_logic;
SIGNAL \regFile_1|mem~1106_combout\ : std_logic;
SIGNAL \regFile_1|mem~1107_combout\ : std_logic;
SIGNAL \regFile_1|mem~1108_combout\ : std_logic;
SIGNAL \regFile_1|mem~1032_regout\ : std_logic;
SIGNAL \regFile_1|mem~776feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~776_regout\ : std_logic;
SIGNAL \regFile_1|mem~648_regout\ : std_logic;
SIGNAL \regFile_1|mem~1109_combout\ : std_logic;
SIGNAL \regFile_1|mem~1110_combout\ : std_logic;
SIGNAL \regFile_1|mem~1102_combout\ : std_logic;
SIGNAL \regFile_1|mem~1103_combout\ : std_logic;
SIGNAL \regFile_1|mem~1111_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[2]~2_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~5\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~6_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~1\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~3\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~5\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~6_combout\ : std_logic;
SIGNAL \i_wData3[3]~16_combout\ : std_logic;
SIGNAL \i_wData3[3]~17_combout\ : std_logic;
SIGNAL \regFile_1|mem~489_regout\ : std_logic;
SIGNAL \regFile_1|mem~1779_combout\ : std_logic;
SIGNAL \regFile_1|mem~1780_combout\ : std_logic;
SIGNAL \regFile_1|mem~233feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~233_regout\ : std_logic;
SIGNAL \regFile_1|mem~1772_combout\ : std_logic;
SIGNAL \regFile_1|mem~1773_combout\ : std_logic;
SIGNAL \regFile_1|mem~1774_combout\ : std_logic;
SIGNAL \regFile_1|mem~1775_combout\ : std_logic;
SIGNAL \regFile_1|mem~1776_combout\ : std_logic;
SIGNAL \regFile_1|mem~1777_combout\ : std_logic;
SIGNAL \regFile_1|mem~1778_combout\ : std_logic;
SIGNAL \regFile_1|mem~1781_combout\ : std_logic;
SIGNAL \regFile_1|mem~1769_combout\ : std_logic;
SIGNAL \regFile_1|mem~1770_combout\ : std_logic;
SIGNAL \regFile_1|mem~969_regout\ : std_logic;
SIGNAL \regFile_1|mem~713_regout\ : std_logic;
SIGNAL \regFile_1|mem~585_regout\ : std_logic;
SIGNAL \regFile_1|mem~841_regout\ : std_logic;
SIGNAL \regFile_1|mem~1762_combout\ : std_logic;
SIGNAL \regFile_1|mem~1763_combout\ : std_logic;
SIGNAL \regFile_1|mem~1764_combout\ : std_logic;
SIGNAL \regFile_1|mem~1765_combout\ : std_logic;
SIGNAL \regFile_1|mem~1766_combout\ : std_logic;
SIGNAL \regFile_1|mem~1767_combout\ : std_logic;
SIGNAL \regFile_1|mem~1768_combout\ : std_logic;
SIGNAL \regFile_1|mem~1771_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[3]~3_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~7\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~8_combout\ : std_logic;
SIGNAL \regFile_1|mem~458_regout\ : std_logic;
SIGNAL \regFile_1|mem~426_regout\ : std_logic;
SIGNAL \regFile_1|mem~490feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~490_regout\ : std_logic;
SIGNAL \regFile_1|mem~1799_combout\ : std_logic;
SIGNAL \regFile_1|mem~1800_combout\ : std_logic;
SIGNAL \regFile_1|mem~394_regout\ : std_logic;
SIGNAL \regFile_1|mem~298_regout\ : std_logic;
SIGNAL \regFile_1|mem~330_regout\ : std_logic;
SIGNAL \regFile_1|mem~1792_combout\ : std_logic;
SIGNAL \regFile_1|mem~1793_combout\ : std_logic;
SIGNAL \regFile_1|mem~266_regout\ : std_logic;
SIGNAL \regFile_1|mem~202_regout\ : std_logic;
SIGNAL \regFile_1|mem~170_regout\ : std_logic;
SIGNAL \regFile_1|mem~234_regout\ : std_logic;
SIGNAL \regFile_1|mem~1794_combout\ : std_logic;
SIGNAL \regFile_1|mem~1795_combout\ : std_logic;
SIGNAL \regFile_1|mem~106_regout\ : std_logic;
SIGNAL \regFile_1|mem~42_regout\ : std_logic;
SIGNAL \regFile_1|mem~74_regout\ : std_logic;
SIGNAL \regFile_1|mem~1796_combout\ : std_logic;
SIGNAL \regFile_1|mem~1797_combout\ : std_logic;
SIGNAL \regFile_1|mem~1798_combout\ : std_logic;
SIGNAL \regFile_1|mem~1801_combout\ : std_logic;
SIGNAL \regFile_1|mem~650_regout\ : std_logic;
SIGNAL \regFile_1|mem~778feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~778_regout\ : std_logic;
SIGNAL \regFile_1|mem~1789_combout\ : std_logic;
SIGNAL \regFile_1|mem~906_regout\ : std_logic;
SIGNAL \regFile_1|mem~1034_regout\ : std_logic;
SIGNAL \regFile_1|mem~1790_combout\ : std_logic;
SIGNAL \regFile_1|mem~1002_regout\ : std_logic;
SIGNAL \regFile_1|mem~618_regout\ : std_logic;
SIGNAL \regFile_1|mem~874feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~874_regout\ : std_logic;
SIGNAL \regFile_1|mem~1782_combout\ : std_logic;
SIGNAL \regFile_1|mem~1783_combout\ : std_logic;
SIGNAL \regFile_1|mem~970_regout\ : std_logic;
SIGNAL \regFile_1|mem~842_regout\ : std_logic;
SIGNAL \regFile_1|mem~586_regout\ : std_logic;
SIGNAL \regFile_1|mem~714feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~714_regout\ : std_logic;
SIGNAL \regFile_1|mem~1784_combout\ : std_logic;
SIGNAL \regFile_1|mem~1785_combout\ : std_logic;
SIGNAL \regFile_1|mem~938feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~938_regout\ : std_logic;
SIGNAL \regFile_1|mem~810feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~810_regout\ : std_logic;
SIGNAL \regFile_1|mem~554feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~554_regout\ : std_logic;
SIGNAL \regFile_1|mem~1786_combout\ : std_logic;
SIGNAL \regFile_1|mem~1787_combout\ : std_logic;
SIGNAL \regFile_1|mem~1788_combout\ : std_logic;
SIGNAL \regFile_1|mem~1791_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[4]~4_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~7\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~8_combout\ : std_logic;
SIGNAL \i_wData3[4]~19_combout\ : std_logic;
SIGNAL \i_wData3[4]~20_combout\ : std_logic;
SIGNAL \regFile_1|mem~746_regout\ : std_logic;
SIGNAL \regFile_1|mem~1142_combout\ : std_logic;
SIGNAL \regFile_1|mem~1143_combout\ : std_logic;
SIGNAL \regFile_1|mem~1150_combout\ : std_logic;
SIGNAL \regFile_1|mem~682feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~682_regout\ : std_logic;
SIGNAL \regFile_1|mem~1146_combout\ : std_logic;
SIGNAL \regFile_1|mem~1147_combout\ : std_logic;
SIGNAL \regFile_1|mem~1144_combout\ : std_logic;
SIGNAL \regFile_1|mem~1145_combout\ : std_logic;
SIGNAL \regFile_1|mem~1148_combout\ : std_logic;
SIGNAL \regFile_1|mem~1151_combout\ : std_logic;
SIGNAL \regFile_1|mem~1152_combout\ : std_logic;
SIGNAL \regFile_1|mem~362_regout\ : std_logic;
SIGNAL \regFile_1|mem~1153_combout\ : std_logic;
SIGNAL \regFile_1|mem~138_regout\ : std_logic;
SIGNAL \regFile_1|mem~1156_combout\ : std_logic;
SIGNAL \regFile_1|mem~1157_combout\ : std_logic;
SIGNAL \regFile_1|mem~1154_combout\ : std_logic;
SIGNAL \regFile_1|mem~1155_combout\ : std_logic;
SIGNAL \regFile_1|mem~1158_combout\ : std_logic;
SIGNAL \regFile_1|mem~1161_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[4]~4_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~9\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~10_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~9\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~10_combout\ : std_logic;
SIGNAL \i_wData3[5]~22_combout\ : std_logic;
SIGNAL \i_wData3[5]~23_combout\ : std_logic;
SIGNAL \regFile_1|mem~523_regout\ : std_logic;
SIGNAL \regFile_1|mem~491_regout\ : std_logic;
SIGNAL \regFile_1|mem~459_regout\ : std_logic;
SIGNAL \regFile_1|mem~427_regout\ : std_logic;
SIGNAL \regFile_1|mem~1179_combout\ : std_logic;
SIGNAL \regFile_1|mem~1180_combout\ : std_logic;
SIGNAL \regFile_1|mem~235_regout\ : std_logic;
SIGNAL \regFile_1|mem~1172_combout\ : std_logic;
SIGNAL \regFile_1|mem~1173_combout\ : std_logic;
SIGNAL \regFile_1|mem~1176_combout\ : std_logic;
SIGNAL \regFile_1|mem~1177_combout\ : std_logic;
SIGNAL \regFile_1|mem~1174_combout\ : std_logic;
SIGNAL \regFile_1|mem~1175_combout\ : std_logic;
SIGNAL \regFile_1|mem~1178_combout\ : std_logic;
SIGNAL \regFile_1|mem~1181_combout\ : std_logic;
SIGNAL \regFile_1|mem~1162_combout\ : std_logic;
SIGNAL \regFile_1|mem~1163_combout\ : std_logic;
SIGNAL \regFile_1|mem~1169_combout\ : std_logic;
SIGNAL \regFile_1|mem~1170_combout\ : std_logic;
SIGNAL \regFile_1|mem~619_regout\ : std_logic;
SIGNAL \regFile_1|mem~747feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~747_regout\ : std_logic;
SIGNAL \regFile_1|mem~1164_combout\ : std_logic;
SIGNAL \regFile_1|mem~1165_combout\ : std_logic;
SIGNAL \regFile_1|mem~1166_combout\ : std_logic;
SIGNAL \regFile_1|mem~1167_combout\ : std_logic;
SIGNAL \regFile_1|mem~1168_combout\ : std_logic;
SIGNAL \regFile_1|mem~1171_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[5]~5_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~11\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~12_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~11\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~12_combout\ : std_logic;
SIGNAL \i_wData3[6]~25_combout\ : std_logic;
SIGNAL \i_wData3[6]~26_combout\ : std_logic;
SIGNAL \regFile_1|mem~748_regout\ : std_logic;
SIGNAL \regFile_1|mem~876_regout\ : std_logic;
SIGNAL \regFile_1|mem~620_regout\ : std_logic;
SIGNAL \regFile_1|mem~1182_combout\ : std_logic;
SIGNAL \regFile_1|mem~1183_combout\ : std_logic;
SIGNAL \regFile_1|mem~1184_combout\ : std_logic;
SIGNAL \regFile_1|mem~1185_combout\ : std_logic;
SIGNAL \regFile_1|mem~1186_combout\ : std_logic;
SIGNAL \regFile_1|mem~1187_combout\ : std_logic;
SIGNAL \regFile_1|mem~1188_combout\ : std_logic;
SIGNAL \regFile_1|mem~1191_combout\ : std_logic;
SIGNAL \regFile_1|mem~524_regout\ : std_logic;
SIGNAL \regFile_1|mem~1199_combout\ : std_logic;
SIGNAL \regFile_1|mem~1200_combout\ : std_logic;
SIGNAL \regFile_1|mem~1194_combout\ : std_logic;
SIGNAL \regFile_1|mem~1195_combout\ : std_logic;
SIGNAL \regFile_1|mem~1196_combout\ : std_logic;
SIGNAL \regFile_1|mem~1197_combout\ : std_logic;
SIGNAL \regFile_1|mem~1198_combout\ : std_logic;
SIGNAL \regFile_1|mem~1201_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[6]~6_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~13\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~14_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~13\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~14_combout\ : std_logic;
SIGNAL \i_wData3[7]~28_combout\ : std_logic;
SIGNAL \i_wData3[7]~29_combout\ : std_logic;
SIGNAL \regFile_1|mem~493_regout\ : std_logic;
SIGNAL \regFile_1|mem~429_regout\ : std_logic;
SIGNAL \regFile_1|mem~461_regout\ : std_logic;
SIGNAL \regFile_1|mem~1859_combout\ : std_logic;
SIGNAL \regFile_1|mem~1860_combout\ : std_logic;
SIGNAL \regFile_1|mem~1852_combout\ : std_logic;
SIGNAL \regFile_1|mem~1853_combout\ : std_logic;
SIGNAL \regFile_1|mem~1856_combout\ : std_logic;
SIGNAL \regFile_1|mem~1857_combout\ : std_logic;
SIGNAL \regFile_1|mem~397_regout\ : std_logic;
SIGNAL \regFile_1|mem~1854_combout\ : std_logic;
SIGNAL \regFile_1|mem~1855_combout\ : std_logic;
SIGNAL \regFile_1|mem~1858_combout\ : std_logic;
SIGNAL \regFile_1|mem~1861_combout\ : std_logic;
SIGNAL \regFile_1|mem~1849_combout\ : std_logic;
SIGNAL \regFile_1|mem~1850_combout\ : std_logic;
SIGNAL \regFile_1|mem~1842_combout\ : std_logic;
SIGNAL \regFile_1|mem~1843_combout\ : std_logic;
SIGNAL \regFile_1|mem~1844_combout\ : std_logic;
SIGNAL \regFile_1|mem~1845_combout\ : std_logic;
SIGNAL \regFile_1|mem~1846_combout\ : std_logic;
SIGNAL \regFile_1|mem~1847_combout\ : std_logic;
SIGNAL \regFile_1|mem~1848_combout\ : std_logic;
SIGNAL \regFile_1|mem~1851_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[7]~7_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~15\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~16_combout\ : std_logic;
SIGNAL \regFile_1|mem~750feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~750_regout\ : std_logic;
SIGNAL \regFile_1|mem~622feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~622_regout\ : std_logic;
SIGNAL \regFile_1|mem~878_regout\ : std_logic;
SIGNAL \regFile_1|mem~1862_combout\ : std_logic;
SIGNAL \regFile_1|mem~1006_regout\ : std_logic;
SIGNAL \regFile_1|mem~1863_combout\ : std_logic;
SIGNAL \regFile_1|mem~910feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~910_regout\ : std_logic;
SIGNAL \regFile_1|mem~654_regout\ : std_logic;
SIGNAL \regFile_1|mem~1869_combout\ : std_logic;
SIGNAL \regFile_1|mem~1870_combout\ : std_logic;
SIGNAL \regFile_1|mem~846_regout\ : std_logic;
SIGNAL \regFile_1|mem~974_regout\ : std_logic;
SIGNAL \regFile_1|mem~590_regout\ : std_logic;
SIGNAL \regFile_1|mem~718_regout\ : std_logic;
SIGNAL \regFile_1|mem~1864_combout\ : std_logic;
SIGNAL \regFile_1|mem~1865_combout\ : std_logic;
SIGNAL \regFile_1|mem~942_regout\ : std_logic;
SIGNAL \regFile_1|mem~686_regout\ : std_logic;
SIGNAL \regFile_1|mem~558_regout\ : std_logic;
SIGNAL \regFile_1|mem~814_regout\ : std_logic;
SIGNAL \regFile_1|mem~1866_combout\ : std_logic;
SIGNAL \regFile_1|mem~1867_combout\ : std_logic;
SIGNAL \regFile_1|mem~1868_combout\ : std_logic;
SIGNAL \regFile_1|mem~1871_combout\ : std_logic;
SIGNAL \regFile_1|mem~270feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~270_regout\ : std_logic;
SIGNAL \regFile_1|mem~206feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~206_regout\ : std_logic;
SIGNAL \regFile_1|mem~174feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~174_regout\ : std_logic;
SIGNAL \regFile_1|mem~238_regout\ : std_logic;
SIGNAL \regFile_1|mem~1874_combout\ : std_logic;
SIGNAL \regFile_1|mem~1875_combout\ : std_logic;
SIGNAL \regFile_1|mem~142feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~142_regout\ : std_logic;
SIGNAL \regFile_1|mem~110feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~110_regout\ : std_logic;
SIGNAL \regFile_1|mem~1877_combout\ : std_logic;
SIGNAL \regFile_1|mem~1878_combout\ : std_logic;
SIGNAL \regFile_1|mem~398feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~398_regout\ : std_logic;
SIGNAL \regFile_1|mem~366feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~366_regout\ : std_logic;
SIGNAL \regFile_1|mem~302_regout\ : std_logic;
SIGNAL \regFile_1|mem~334_regout\ : std_logic;
SIGNAL \regFile_1|mem~1872_combout\ : std_logic;
SIGNAL \regFile_1|mem~1873_combout\ : std_logic;
SIGNAL \regFile_1|mem~1881_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[8]~8_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~15\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~16_combout\ : std_logic;
SIGNAL \i_wData3[8]~31_combout\ : std_logic;
SIGNAL \i_wData3[8]~32_combout\ : std_logic;
SIGNAL \regFile_1|mem~782_regout\ : std_logic;
SIGNAL \regFile_1|mem~1229_combout\ : std_logic;
SIGNAL \regFile_1|mem~1038_regout\ : std_logic;
SIGNAL \regFile_1|mem~1230_combout\ : std_logic;
SIGNAL \regFile_1|mem~1226_combout\ : std_logic;
SIGNAL \regFile_1|mem~1227_combout\ : std_logic;
SIGNAL \regFile_1|mem~1224_combout\ : std_logic;
SIGNAL \regFile_1|mem~1225_combout\ : std_logic;
SIGNAL \regFile_1|mem~1228_combout\ : std_logic;
SIGNAL \regFile_1|mem~1222_combout\ : std_logic;
SIGNAL \regFile_1|mem~1223_combout\ : std_logic;
SIGNAL \regFile_1|mem~1231_combout\ : std_logic;
SIGNAL \regFile_1|mem~1234_combout\ : std_logic;
SIGNAL \regFile_1|mem~1235_combout\ : std_logic;
SIGNAL \regFile_1|mem~46feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~46_regout\ : std_logic;
SIGNAL \regFile_1|mem~78feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~78_regout\ : std_logic;
SIGNAL \regFile_1|mem~1236_combout\ : std_logic;
SIGNAL \regFile_1|mem~1237_combout\ : std_logic;
SIGNAL \regFile_1|mem~1238_combout\ : std_logic;
SIGNAL \regFile_1|mem~1232_combout\ : std_logic;
SIGNAL \regFile_1|mem~1233_combout\ : std_logic;
SIGNAL \regFile_1|mem~1241_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[8]~8_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~17\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~18_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~17\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~18_combout\ : std_logic;
SIGNAL \i_wData3[9]~34_combout\ : std_logic;
SIGNAL \i_wData3[9]~35_combout\ : std_logic;
SIGNAL \regFile_1|mem~463feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~463_regout\ : std_logic;
SIGNAL \regFile_1|mem~431_regout\ : std_logic;
SIGNAL \regFile_1|mem~1899_combout\ : std_logic;
SIGNAL \regFile_1|mem~527_regout\ : std_logic;
SIGNAL \regFile_1|mem~495_regout\ : std_logic;
SIGNAL \regFile_1|mem~1900_combout\ : std_logic;
SIGNAL \regFile_1|mem~79_regout\ : std_logic;
SIGNAL \regFile_1|mem~143_regout\ : std_logic;
SIGNAL \regFile_1|mem~47_regout\ : std_logic;
SIGNAL \regFile_1|mem~111_regout\ : std_logic;
SIGNAL \regFile_1|mem~1896_combout\ : std_logic;
SIGNAL \regFile_1|mem~1897_combout\ : std_logic;
SIGNAL \regFile_1|mem~399_regout\ : std_logic;
SIGNAL \regFile_1|mem~303_regout\ : std_logic;
SIGNAL \regFile_1|mem~367_regout\ : std_logic;
SIGNAL \regFile_1|mem~1894_combout\ : std_logic;
SIGNAL \regFile_1|mem~1895_combout\ : std_logic;
SIGNAL \regFile_1|mem~1898_combout\ : std_logic;
SIGNAL \regFile_1|mem~1901_combout\ : std_logic;
SIGNAL \regFile_1|mem~879_regout\ : std_logic;
SIGNAL \regFile_1|mem~1007_regout\ : std_logic;
SIGNAL \regFile_1|mem~623feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~623_regout\ : std_logic;
SIGNAL \regFile_1|mem~751feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~751_regout\ : std_logic;
SIGNAL \regFile_1|mem~1884_combout\ : std_logic;
SIGNAL \regFile_1|mem~1885_combout\ : std_logic;
SIGNAL \regFile_1|mem~943feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~943_regout\ : std_logic;
SIGNAL \regFile_1|mem~815feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~815_regout\ : std_logic;
SIGNAL \regFile_1|mem~559_regout\ : std_logic;
SIGNAL \regFile_1|mem~687_regout\ : std_logic;
SIGNAL \regFile_1|mem~1886_combout\ : std_logic;
SIGNAL \regFile_1|mem~1887_combout\ : std_logic;
SIGNAL \regFile_1|mem~1888_combout\ : std_logic;
SIGNAL \regFile_1|mem~1039feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1039_regout\ : std_logic;
SIGNAL \regFile_1|mem~655_regout\ : std_logic;
SIGNAL \regFile_1|mem~911_regout\ : std_logic;
SIGNAL \regFile_1|mem~1889_combout\ : std_logic;
SIGNAL \regFile_1|mem~1890_combout\ : std_logic;
SIGNAL \regFile_1|mem~1891_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[9]~9_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~19\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~20_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~19\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~20_combout\ : std_logic;
SIGNAL \i_wData3[10]~37_combout\ : std_logic;
SIGNAL \i_wData3[10]~38_combout\ : std_logic;
SIGNAL \regFile_1|mem~272_regout\ : std_logic;
SIGNAL \regFile_1|mem~208_regout\ : std_logic;
SIGNAL \regFile_1|mem~176_regout\ : std_logic;
SIGNAL \regFile_1|mem~240_regout\ : std_logic;
SIGNAL \regFile_1|mem~1914_combout\ : std_logic;
SIGNAL \regFile_1|mem~1915_combout\ : std_logic;
SIGNAL \regFile_1|mem~144_regout\ : std_logic;
SIGNAL \regFile_1|mem~112_regout\ : std_logic;
SIGNAL \regFile_1|mem~48_regout\ : std_logic;
SIGNAL \regFile_1|mem~80_regout\ : std_logic;
SIGNAL \regFile_1|mem~1916_combout\ : std_logic;
SIGNAL \regFile_1|mem~1917_combout\ : std_logic;
SIGNAL \regFile_1|mem~1918_combout\ : std_logic;
SIGNAL \regFile_1|mem~528_regout\ : std_logic;
SIGNAL \regFile_1|mem~464_regout\ : std_logic;
SIGNAL \regFile_1|mem~432_regout\ : std_logic;
SIGNAL \regFile_1|mem~496_regout\ : std_logic;
SIGNAL \regFile_1|mem~1919_combout\ : std_logic;
SIGNAL \regFile_1|mem~1920_combout\ : std_logic;
SIGNAL \regFile_1|mem~1921_combout\ : std_logic;
SIGNAL \regFile_1|mem~1008feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1008_regout\ : std_logic;
SIGNAL \regFile_1|mem~752feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~752_regout\ : std_logic;
SIGNAL \regFile_1|mem~624_regout\ : std_logic;
SIGNAL \regFile_1|mem~880feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~880_regout\ : std_logic;
SIGNAL \regFile_1|mem~1902_combout\ : std_logic;
SIGNAL \regFile_1|mem~1903_combout\ : std_logic;
SIGNAL \regFile_1|mem~1040_regout\ : std_logic;
SIGNAL \regFile_1|mem~656_regout\ : std_logic;
SIGNAL \regFile_1|mem~784_regout\ : std_logic;
SIGNAL \regFile_1|mem~1909_combout\ : std_logic;
SIGNAL \regFile_1|mem~1910_combout\ : std_logic;
SIGNAL \regFile_1|mem~688feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~688_regout\ : std_logic;
SIGNAL \regFile_1|mem~944_regout\ : std_logic;
SIGNAL \regFile_1|mem~560_regout\ : std_logic;
SIGNAL \regFile_1|mem~816_regout\ : std_logic;
SIGNAL \regFile_1|mem~1906_combout\ : std_logic;
SIGNAL \regFile_1|mem~1907_combout\ : std_logic;
SIGNAL \regFile_1|mem~976feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~976_regout\ : std_logic;
SIGNAL \regFile_1|mem~848_regout\ : std_logic;
SIGNAL \regFile_1|mem~592feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~592_regout\ : std_logic;
SIGNAL \regFile_1|mem~720_regout\ : std_logic;
SIGNAL \regFile_1|mem~1904_combout\ : std_logic;
SIGNAL \regFile_1|mem~1905_combout\ : std_logic;
SIGNAL \regFile_1|mem~1908_combout\ : std_logic;
SIGNAL \regFile_1|mem~1911_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[10]~10_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~21\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~22_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~21\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~22_combout\ : std_logic;
SIGNAL \i_wData3[11]~40_combout\ : std_logic;
SIGNAL \i_wData3[11]~41_combout\ : std_logic;
SIGNAL \regFile_1|mem~785_regout\ : std_logic;
SIGNAL \regFile_1|mem~1289_combout\ : std_logic;
SIGNAL \regFile_1|mem~1290_combout\ : std_logic;
SIGNAL \regFile_1|mem~977_regout\ : std_logic;
SIGNAL \regFile_1|mem~721_regout\ : std_logic;
SIGNAL \regFile_1|mem~849_regout\ : std_logic;
SIGNAL \regFile_1|mem~593_regout\ : std_logic;
SIGNAL \regFile_1|mem~1282_combout\ : std_logic;
SIGNAL \regFile_1|mem~1283_combout\ : std_logic;
SIGNAL \regFile_1|mem~1291_combout\ : std_logic;
SIGNAL \regFile_1|mem~1293_combout\ : std_logic;
SIGNAL \regFile_1|mem~497_regout\ : std_logic;
SIGNAL \regFile_1|mem~1299_combout\ : std_logic;
SIGNAL \regFile_1|mem~1300_combout\ : std_logic;
SIGNAL \regFile_1|mem~1301_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[11]~11_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~23\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~24_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~23\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~24_combout\ : std_logic;
SIGNAL \i_wData3[12]~43_combout\ : std_logic;
SIGNAL \i_wData3[12]~44_combout\ : std_logic;
SIGNAL \regFile_1|mem~146_regout\ : std_logic;
SIGNAL \regFile_1|mem~114_regout\ : std_logic;
SIGNAL \regFile_1|mem~82_regout\ : std_logic;
SIGNAL \regFile_1|mem~50feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~50_regout\ : std_logic;
SIGNAL \regFile_1|mem~1316_combout\ : std_logic;
SIGNAL \regFile_1|mem~1317_combout\ : std_logic;
SIGNAL \regFile_1|mem~274feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~274_regout\ : std_logic;
SIGNAL \regFile_1|mem~210_regout\ : std_logic;
SIGNAL \regFile_1|mem~178_regout\ : std_logic;
SIGNAL \regFile_1|mem~242_regout\ : std_logic;
SIGNAL \regFile_1|mem~1314_combout\ : std_logic;
SIGNAL \regFile_1|mem~1315_combout\ : std_logic;
SIGNAL \regFile_1|mem~1318_combout\ : std_logic;
SIGNAL \regFile_1|mem~466feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~466_regout\ : std_logic;
SIGNAL \regFile_1|mem~530feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~530_regout\ : std_logic;
SIGNAL \regFile_1|mem~498_regout\ : std_logic;
SIGNAL \regFile_1|mem~434feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~434_regout\ : std_logic;
SIGNAL \regFile_1|mem~1319_combout\ : std_logic;
SIGNAL \regFile_1|mem~1320_combout\ : std_logic;
SIGNAL \regFile_1|mem~402_regout\ : std_logic;
SIGNAL \regFile_1|mem~338_regout\ : std_logic;
SIGNAL \regFile_1|mem~306_regout\ : std_logic;
SIGNAL \regFile_1|mem~1312_combout\ : std_logic;
SIGNAL \regFile_1|mem~1313_combout\ : std_logic;
SIGNAL \regFile_1|mem~1321_combout\ : std_logic;
SIGNAL \regFile_1|mem~690feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~690_regout\ : std_logic;
SIGNAL \regFile_1|mem~946_regout\ : std_logic;
SIGNAL \regFile_1|mem~818_regout\ : std_logic;
SIGNAL \regFile_1|mem~562_regout\ : std_logic;
SIGNAL \regFile_1|mem~1306_combout\ : std_logic;
SIGNAL \regFile_1|mem~1307_combout\ : std_logic;
SIGNAL \regFile_1|mem~850_regout\ : std_logic;
SIGNAL \regFile_1|mem~978_regout\ : std_logic;
SIGNAL \regFile_1|mem~722_regout\ : std_logic;
SIGNAL \regFile_1|mem~594_regout\ : std_logic;
SIGNAL \regFile_1|mem~1304_combout\ : std_logic;
SIGNAL \regFile_1|mem~1305_combout\ : std_logic;
SIGNAL \regFile_1|mem~1308_combout\ : std_logic;
SIGNAL \regFile_1|mem~754_regout\ : std_logic;
SIGNAL \regFile_1|mem~1010_regout\ : std_logic;
SIGNAL \regFile_1|mem~882_regout\ : std_logic;
SIGNAL \regFile_1|mem~626_regout\ : std_logic;
SIGNAL \regFile_1|mem~1302_combout\ : std_logic;
SIGNAL \regFile_1|mem~1303_combout\ : std_logic;
SIGNAL \regFile_1|mem~1042_regout\ : std_logic;
SIGNAL \regFile_1|mem~914_regout\ : std_logic;
SIGNAL \regFile_1|mem~658_regout\ : std_logic;
SIGNAL \regFile_1|mem~786feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~786_regout\ : std_logic;
SIGNAL \regFile_1|mem~1309_combout\ : std_logic;
SIGNAL \regFile_1|mem~1310_combout\ : std_logic;
SIGNAL \regFile_1|mem~1311_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[12]~12_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~25\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~26_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~25\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~26_combout\ : std_logic;
SIGNAL \i_wData3[13]~46_combout\ : std_logic;
SIGNAL \i_wData3[13]~47_combout\ : std_logic;
SIGNAL \regFile_1|mem~211_regout\ : std_logic;
SIGNAL \regFile_1|mem~179_regout\ : std_logic;
SIGNAL \regFile_1|mem~1972_combout\ : std_logic;
SIGNAL \regFile_1|mem~243_regout\ : std_logic;
SIGNAL \regFile_1|mem~275_regout\ : std_logic;
SIGNAL \regFile_1|mem~1973_combout\ : std_logic;
SIGNAL \regFile_1|mem~115_regout\ : std_logic;
SIGNAL \regFile_1|mem~51_regout\ : std_logic;
SIGNAL \regFile_1|mem~1976_combout\ : std_logic;
SIGNAL \regFile_1|mem~147_regout\ : std_logic;
SIGNAL \regFile_1|mem~83_regout\ : std_logic;
SIGNAL \regFile_1|mem~1977_combout\ : std_logic;
SIGNAL \regFile_1|mem~403feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~403_regout\ : std_logic;
SIGNAL \regFile_1|mem~307_regout\ : std_logic;
SIGNAL \regFile_1|mem~371_regout\ : std_logic;
SIGNAL \regFile_1|mem~1974_combout\ : std_logic;
SIGNAL \regFile_1|mem~339_regout\ : std_logic;
SIGNAL \regFile_1|mem~1975_combout\ : std_logic;
SIGNAL \regFile_1|mem~1978_combout\ : std_logic;
SIGNAL \regFile_1|mem~531_regout\ : std_logic;
SIGNAL \regFile_1|mem~499_regout\ : std_logic;
SIGNAL \regFile_1|mem~435_regout\ : std_logic;
SIGNAL \regFile_1|mem~467_regout\ : std_logic;
SIGNAL \regFile_1|mem~1979_combout\ : std_logic;
SIGNAL \regFile_1|mem~1980_combout\ : std_logic;
SIGNAL \regFile_1|mem~1981_combout\ : std_logic;
SIGNAL \regFile_1|mem~723_regout\ : std_logic;
SIGNAL \regFile_1|mem~979_regout\ : std_logic;
SIGNAL \regFile_1|mem~851_regout\ : std_logic;
SIGNAL \regFile_1|mem~595_regout\ : std_logic;
SIGNAL \regFile_1|mem~1962_combout\ : std_logic;
SIGNAL \regFile_1|mem~1963_combout\ : std_logic;
SIGNAL \regFile_1|mem~819_regout\ : std_logic;
SIGNAL \regFile_1|mem~947_regout\ : std_logic;
SIGNAL \regFile_1|mem~563feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~563_regout\ : std_logic;
SIGNAL \regFile_1|mem~691feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~691_regout\ : std_logic;
SIGNAL \regFile_1|mem~1966_combout\ : std_logic;
SIGNAL \regFile_1|mem~1967_combout\ : std_logic;
SIGNAL \regFile_1|mem~1011_regout\ : std_logic;
SIGNAL \regFile_1|mem~755feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~755_regout\ : std_logic;
SIGNAL \regFile_1|mem~627feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~627_regout\ : std_logic;
SIGNAL \regFile_1|mem~1964_combout\ : std_logic;
SIGNAL \regFile_1|mem~1965_combout\ : std_logic;
SIGNAL \regFile_1|mem~1968_combout\ : std_logic;
SIGNAL \regFile_1|mem~787feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~787_regout\ : std_logic;
SIGNAL \regFile_1|mem~1043_regout\ : std_logic;
SIGNAL \regFile_1|mem~659_regout\ : std_logic;
SIGNAL \regFile_1|mem~915_regout\ : std_logic;
SIGNAL \regFile_1|mem~1969_combout\ : std_logic;
SIGNAL \regFile_1|mem~1970_combout\ : std_logic;
SIGNAL \regFile_1|mem~1971_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[13]~13_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~27\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~28_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~27\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~28_combout\ : std_logic;
SIGNAL \i_wData3[14]~49_combout\ : std_logic;
SIGNAL \i_wData3[14]~50_combout\ : std_logic;
SIGNAL \regFile_1|mem~916feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~916_regout\ : std_logic;
SIGNAL \regFile_1|mem~788_regout\ : std_logic;
SIGNAL \regFile_1|mem~1349_combout\ : std_logic;
SIGNAL \regFile_1|mem~1350_combout\ : std_logic;
SIGNAL \regFile_1|mem~852_regout\ : std_logic;
SIGNAL \regFile_1|mem~1344_combout\ : std_logic;
SIGNAL \regFile_1|mem~1345_combout\ : std_logic;
SIGNAL \regFile_1|mem~1346_combout\ : std_logic;
SIGNAL \regFile_1|mem~692_regout\ : std_logic;
SIGNAL \regFile_1|mem~1347_combout\ : std_logic;
SIGNAL \regFile_1|mem~1348_combout\ : std_logic;
SIGNAL \regFile_1|mem~756feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~756_regout\ : std_logic;
SIGNAL \regFile_1|mem~1342_combout\ : std_logic;
SIGNAL \regFile_1|mem~1343_combout\ : std_logic;
SIGNAL \regFile_1|mem~1351_combout\ : std_logic;
SIGNAL \regFile_1|mem~340_regout\ : std_logic;
SIGNAL \regFile_1|mem~308feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~308_regout\ : std_logic;
SIGNAL \regFile_1|mem~1352_combout\ : std_logic;
SIGNAL \regFile_1|mem~1353_combout\ : std_logic;
SIGNAL \regFile_1|mem~468_regout\ : std_logic;
SIGNAL \regFile_1|mem~1359_combout\ : std_logic;
SIGNAL \regFile_1|mem~1360_combout\ : std_logic;
SIGNAL \regFile_1|mem~1356_combout\ : std_logic;
SIGNAL \regFile_1|mem~1357_combout\ : std_logic;
SIGNAL \regFile_1|mem~1354_combout\ : std_logic;
SIGNAL \regFile_1|mem~1355_combout\ : std_logic;
SIGNAL \regFile_1|mem~1358_combout\ : std_logic;
SIGNAL \regFile_1|mem~1361_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[14]~14_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~29\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~30_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~29\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~30_combout\ : std_logic;
SIGNAL \i_wData3[15]~52_combout\ : std_logic;
SIGNAL \i_wData3[15]~53_combout\ : std_logic;
SIGNAL \regFile_1|mem~725_regout\ : std_logic;
SIGNAL \regFile_1|mem~1363_combout\ : std_logic;
SIGNAL \regFile_1|mem~789feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~789_regout\ : std_logic;
SIGNAL \regFile_1|mem~661feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~661_regout\ : std_logic;
SIGNAL \regFile_1|mem~917_regout\ : std_logic;
SIGNAL \regFile_1|mem~1369_combout\ : std_logic;
SIGNAL \regFile_1|mem~1370_combout\ : std_logic;
SIGNAL \regFile_1|mem~1371_combout\ : std_logic;
SIGNAL \regFile_1|mem~245feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~245_regout\ : std_logic;
SIGNAL \regFile_1|mem~1373_combout\ : std_logic;
SIGNAL \regFile_1|mem~341feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~341_regout\ : std_logic;
SIGNAL \regFile_1|mem~1374_combout\ : std_logic;
SIGNAL \regFile_1|mem~1375_combout\ : std_logic;
SIGNAL \regFile_1|mem~1376_combout\ : std_logic;
SIGNAL \regFile_1|mem~1377_combout\ : std_logic;
SIGNAL \regFile_1|mem~1378_combout\ : std_logic;
SIGNAL \regFile_1|mem~1381_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[15]~15_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~31\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~32_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~31\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~32_combout\ : std_logic;
SIGNAL \i_wData3[16]~55_combout\ : std_logic;
SIGNAL \i_wData3[16]~56_combout\ : std_logic;
SIGNAL \regFile_1|mem~1046feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1046_regout\ : std_logic;
SIGNAL \regFile_1|mem~1389_combout\ : std_logic;
SIGNAL \regFile_1|mem~1390_combout\ : std_logic;
SIGNAL \regFile_1|mem~1382_combout\ : std_logic;
SIGNAL \regFile_1|mem~1383_combout\ : std_logic;
SIGNAL \regFile_1|mem~1384_combout\ : std_logic;
SIGNAL \regFile_1|mem~1385_combout\ : std_logic;
SIGNAL \regFile_1|mem~1386_combout\ : std_logic;
SIGNAL \regFile_1|mem~1387_combout\ : std_logic;
SIGNAL \regFile_1|mem~1388_combout\ : std_logic;
SIGNAL \regFile_1|mem~1391_combout\ : std_logic;
SIGNAL \regFile_1|mem~470_regout\ : std_logic;
SIGNAL \regFile_1|mem~1399_combout\ : std_logic;
SIGNAL \regFile_1|mem~1400_combout\ : std_logic;
SIGNAL \regFile_1|mem~1392_combout\ : std_logic;
SIGNAL \regFile_1|mem~1393_combout\ : std_logic;
SIGNAL \regFile_1|mem~1401_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[16]~16_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~33\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~34_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~33\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~34_combout\ : std_logic;
SIGNAL \i_wData3[17]~58_combout\ : std_logic;
SIGNAL \i_wData3[17]~59_combout\ : std_logic;
SIGNAL \regFile_1|mem~1047_regout\ : std_logic;
SIGNAL \regFile_1|mem~2050_combout\ : std_logic;
SIGNAL \regFile_1|mem~727_regout\ : std_logic;
SIGNAL \regFile_1|mem~983_regout\ : std_logic;
SIGNAL \regFile_1|mem~599_regout\ : std_logic;
SIGNAL \regFile_1|mem~855_regout\ : std_logic;
SIGNAL \regFile_1|mem~2042_combout\ : std_logic;
SIGNAL \regFile_1|mem~2043_combout\ : std_logic;
SIGNAL \regFile_1|mem~2046_combout\ : std_logic;
SIGNAL \regFile_1|mem~2047_combout\ : std_logic;
SIGNAL \regFile_1|mem~887_regout\ : std_logic;
SIGNAL \regFile_1|mem~2044_combout\ : std_logic;
SIGNAL \regFile_1|mem~2045_combout\ : std_logic;
SIGNAL \regFile_1|mem~2048_combout\ : std_logic;
SIGNAL \regFile_1|mem~2051_combout\ : std_logic;
SIGNAL \regFile_1|mem~2059_combout\ : std_logic;
SIGNAL \regFile_1|mem~2060_combout\ : std_logic;
SIGNAL \regFile_1|mem~2052_combout\ : std_logic;
SIGNAL \regFile_1|mem~2053_combout\ : std_logic;
SIGNAL \regFile_1|mem~2054_combout\ : std_logic;
SIGNAL \regFile_1|mem~2055_combout\ : std_logic;
SIGNAL \regFile_1|mem~2056_combout\ : std_logic;
SIGNAL \regFile_1|mem~2057_combout\ : std_logic;
SIGNAL \regFile_1|mem~2058_combout\ : std_logic;
SIGNAL \regFile_1|mem~2061_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[17]~17_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~35\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~36_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~35\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~36_combout\ : std_logic;
SIGNAL \i_wData3[18]~61_combout\ : std_logic;
SIGNAL \i_wData3[18]~62_combout\ : std_logic;
SIGNAL \regFile_1|mem~824feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~824_regout\ : std_logic;
SIGNAL \regFile_1|mem~1426_combout\ : std_logic;
SIGNAL \regFile_1|mem~1427_combout\ : std_logic;
SIGNAL \regFile_1|mem~1424_combout\ : std_logic;
SIGNAL \regFile_1|mem~1425_combout\ : std_logic;
SIGNAL \regFile_1|mem~1428_combout\ : std_logic;
SIGNAL \regFile_1|mem~920feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~920_regout\ : std_logic;
SIGNAL \regFile_1|mem~1429_combout\ : std_logic;
SIGNAL \regFile_1|mem~1430_combout\ : std_logic;
SIGNAL \regFile_1|mem~760feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~760_regout\ : std_logic;
SIGNAL \regFile_1|mem~1422_combout\ : std_logic;
SIGNAL \regFile_1|mem~1423_combout\ : std_logic;
SIGNAL \regFile_1|mem~1431_combout\ : std_logic;
SIGNAL \regFile_1|mem~1436_combout\ : std_logic;
SIGNAL \regFile_1|mem~120_regout\ : std_logic;
SIGNAL \regFile_1|mem~1437_combout\ : std_logic;
SIGNAL \regFile_1|mem~1438_combout\ : std_logic;
SIGNAL \regFile_1|mem~1432_combout\ : std_logic;
SIGNAL \regFile_1|mem~1433_combout\ : std_logic;
SIGNAL \regFile_1|mem~536_regout\ : std_logic;
SIGNAL \regFile_1|mem~1439_combout\ : std_logic;
SIGNAL \regFile_1|mem~1440_combout\ : std_logic;
SIGNAL \regFile_1|mem~1441_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[18]~18_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~37\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~38_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~37\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~38_combout\ : std_logic;
SIGNAL \i_wData3[19]~64_combout\ : std_logic;
SIGNAL \i_wData3[19]~65_combout\ : std_logic;
SIGNAL \regFile_1|mem~985_regout\ : std_logic;
SIGNAL \regFile_1|mem~729_regout\ : std_logic;
SIGNAL \regFile_1|mem~2082_combout\ : std_logic;
SIGNAL \regFile_1|mem~2083_combout\ : std_logic;
SIGNAL \regFile_1|mem~2089_combout\ : std_logic;
SIGNAL \regFile_1|mem~2090_combout\ : std_logic;
SIGNAL \regFile_1|mem~2086_combout\ : std_logic;
SIGNAL \regFile_1|mem~2087_combout\ : std_logic;
SIGNAL \regFile_1|mem~2084_combout\ : std_logic;
SIGNAL \regFile_1|mem~2085_combout\ : std_logic;
SIGNAL \regFile_1|mem~2088_combout\ : std_logic;
SIGNAL \regFile_1|mem~2091_combout\ : std_logic;
SIGNAL \regFile_1|mem~2096_combout\ : std_logic;
SIGNAL \regFile_1|mem~2097_combout\ : std_logic;
SIGNAL \regFile_1|mem~2094_combout\ : std_logic;
SIGNAL \regFile_1|mem~2095_combout\ : std_logic;
SIGNAL \regFile_1|mem~2098_combout\ : std_logic;
SIGNAL \regFile_1|mem~2092_combout\ : std_logic;
SIGNAL \regFile_1|mem~2093_combout\ : std_logic;
SIGNAL \regFile_1|mem~2099_combout\ : std_logic;
SIGNAL \regFile_1|mem~2100_combout\ : std_logic;
SIGNAL \regFile_1|mem~2101_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[19]~19_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~39\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~40_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~39\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~40_combout\ : std_logic;
SIGNAL \i_wData3[20]~67_combout\ : std_logic;
SIGNAL \i_wData3[20]~68_combout\ : std_logic;
SIGNAL \regFile_1|mem~474_regout\ : std_logic;
SIGNAL \regFile_1|mem~442_regout\ : std_logic;
SIGNAL \regFile_1|mem~506feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~506_regout\ : std_logic;
SIGNAL \regFile_1|mem~2119_combout\ : std_logic;
SIGNAL \regFile_1|mem~2120_combout\ : std_logic;
SIGNAL \regFile_1|mem~122_regout\ : std_logic;
SIGNAL \regFile_1|mem~154_regout\ : std_logic;
SIGNAL \regFile_1|mem~2117_combout\ : std_logic;
SIGNAL \regFile_1|mem~186_regout\ : std_logic;
SIGNAL \regFile_1|mem~250feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~250_regout\ : std_logic;
SIGNAL \regFile_1|mem~2114_combout\ : std_logic;
SIGNAL \regFile_1|mem~218_regout\ : std_logic;
SIGNAL \regFile_1|mem~282feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~282_regout\ : std_logic;
SIGNAL \regFile_1|mem~2115_combout\ : std_logic;
SIGNAL \regFile_1|mem~2118_combout\ : std_logic;
SIGNAL \regFile_1|mem~378_regout\ : std_logic;
SIGNAL \regFile_1|mem~314feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~314_regout\ : std_logic;
SIGNAL \regFile_1|mem~346feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~346_regout\ : std_logic;
SIGNAL \regFile_1|mem~2112_combout\ : std_logic;
SIGNAL \regFile_1|mem~2113_combout\ : std_logic;
SIGNAL \regFile_1|mem~2121_combout\ : std_logic;
SIGNAL \regFile_1|mem~954_regout\ : std_logic;
SIGNAL \regFile_1|mem~698_regout\ : std_logic;
SIGNAL \regFile_1|mem~826_regout\ : std_logic;
SIGNAL \regFile_1|mem~570_regout\ : std_logic;
SIGNAL \regFile_1|mem~2106_combout\ : std_logic;
SIGNAL \regFile_1|mem~2107_combout\ : std_logic;
SIGNAL \regFile_1|mem~730_regout\ : std_logic;
SIGNAL \regFile_1|mem~602_regout\ : std_logic;
SIGNAL \regFile_1|mem~2104_combout\ : std_logic;
SIGNAL \regFile_1|mem~986_regout\ : std_logic;
SIGNAL \regFile_1|mem~858_regout\ : std_logic;
SIGNAL \regFile_1|mem~2105_combout\ : std_logic;
SIGNAL \regFile_1|mem~2108_combout\ : std_logic;
SIGNAL \regFile_1|mem~762feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~762_regout\ : std_logic;
SIGNAL \regFile_1|mem~634_regout\ : std_logic;
SIGNAL \regFile_1|mem~890feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~890_regout\ : std_logic;
SIGNAL \regFile_1|mem~2102_combout\ : std_logic;
SIGNAL \regFile_1|mem~2103_combout\ : std_logic;
SIGNAL \regFile_1|mem~666_regout\ : std_logic;
SIGNAL \regFile_1|mem~794feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~794_regout\ : std_logic;
SIGNAL \regFile_1|mem~2109_combout\ : std_logic;
SIGNAL \regFile_1|mem~922_regout\ : std_logic;
SIGNAL \regFile_1|mem~2110_combout\ : std_logic;
SIGNAL \regFile_1|mem~2111_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[20]~20_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~41\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~42_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~41\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~42_combout\ : std_logic;
SIGNAL \i_wData3[21]~70_combout\ : std_logic;
SIGNAL \i_wData3[21]~71_combout\ : std_logic;
SIGNAL \regFile_1|mem~443_regout\ : std_logic;
SIGNAL \regFile_1|mem~475feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~475_regout\ : std_logic;
SIGNAL \regFile_1|mem~2139_combout\ : std_logic;
SIGNAL \regFile_1|mem~2140_combout\ : std_logic;
SIGNAL \regFile_1|mem~59_regout\ : std_logic;
SIGNAL \regFile_1|mem~2136_combout\ : std_logic;
SIGNAL \regFile_1|mem~2137_combout\ : std_logic;
SIGNAL \regFile_1|mem~411_regout\ : std_logic;
SIGNAL \regFile_1|mem~2135_combout\ : std_logic;
SIGNAL \regFile_1|mem~2138_combout\ : std_logic;
SIGNAL \regFile_1|mem~2132_combout\ : std_logic;
SIGNAL \regFile_1|mem~2133_combout\ : std_logic;
SIGNAL \regFile_1|mem~2141_combout\ : std_logic;
SIGNAL \regFile_1|mem~731_regout\ : std_logic;
SIGNAL \regFile_1|mem~2123_combout\ : std_logic;
SIGNAL \regFile_1|mem~635_regout\ : std_logic;
SIGNAL \regFile_1|mem~763_regout\ : std_logic;
SIGNAL \regFile_1|mem~2124_combout\ : std_logic;
SIGNAL \regFile_1|mem~2125_combout\ : std_logic;
SIGNAL \regFile_1|mem~571feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~571_regout\ : std_logic;
SIGNAL \regFile_1|mem~699_regout\ : std_logic;
SIGNAL \regFile_1|mem~2126_combout\ : std_logic;
SIGNAL \regFile_1|mem~2127_combout\ : std_logic;
SIGNAL \regFile_1|mem~2128_combout\ : std_logic;
SIGNAL \regFile_1|mem~2131_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[21]~21_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~43\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~44_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~43\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~44_combout\ : std_logic;
SIGNAL \i_wData3[22]~73_combout\ : std_logic;
SIGNAL \i_wData3[22]~74_combout\ : std_logic;
SIGNAL \regFile_1|mem~188_regout\ : std_logic;
SIGNAL \regFile_1|mem~2154_combout\ : std_logic;
SIGNAL \regFile_1|mem~2155_combout\ : std_logic;
SIGNAL \regFile_1|mem~2158_combout\ : std_logic;
SIGNAL \regFile_1|mem~316_regout\ : std_logic;
SIGNAL \regFile_1|mem~348_regout\ : std_logic;
SIGNAL \regFile_1|mem~2152_combout\ : std_logic;
SIGNAL \regFile_1|mem~2153_combout\ : std_logic;
SIGNAL \regFile_1|mem~2159_combout\ : std_logic;
SIGNAL \regFile_1|mem~2160_combout\ : std_logic;
SIGNAL \regFile_1|mem~2161_combout\ : std_logic;
SIGNAL \regFile_1|mem~1052feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1052_regout\ : std_logic;
SIGNAL \regFile_1|mem~668feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~668_regout\ : std_logic;
SIGNAL \regFile_1|mem~796_regout\ : std_logic;
SIGNAL \regFile_1|mem~2149_combout\ : std_logic;
SIGNAL \regFile_1|mem~924_regout\ : std_logic;
SIGNAL \regFile_1|mem~2150_combout\ : std_logic;
SIGNAL \regFile_1|mem~988_regout\ : std_logic;
SIGNAL \regFile_1|mem~860_regout\ : std_logic;
SIGNAL \regFile_1|mem~2145_combout\ : std_logic;
SIGNAL \regFile_1|mem~700_regout\ : std_logic;
SIGNAL \regFile_1|mem~956_regout\ : std_logic;
SIGNAL \regFile_1|mem~572_regout\ : std_logic;
SIGNAL \regFile_1|mem~2146_combout\ : std_logic;
SIGNAL \regFile_1|mem~2147_combout\ : std_logic;
SIGNAL \regFile_1|mem~2148_combout\ : std_logic;
SIGNAL \regFile_1|mem~636feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~636_regout\ : std_logic;
SIGNAL \regFile_1|mem~892feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~892_regout\ : std_logic;
SIGNAL \regFile_1|mem~2142_combout\ : std_logic;
SIGNAL \regFile_1|mem~1020feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1020_regout\ : std_logic;
SIGNAL \regFile_1|mem~2143_combout\ : std_logic;
SIGNAL \regFile_1|mem~2151_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[22]~22_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~45\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~46_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~45\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~46_combout\ : std_logic;
SIGNAL \i_wData3[23]~76_combout\ : std_logic;
SIGNAL \i_wData3[23]~77_combout\ : std_logic;
SIGNAL \regFile_1|mem~221_regout\ : std_logic;
SIGNAL \regFile_1|mem~189_regout\ : std_logic;
SIGNAL \regFile_1|mem~1532_combout\ : std_logic;
SIGNAL \regFile_1|mem~1533_combout\ : std_logic;
SIGNAL \regFile_1|mem~413_regout\ : std_logic;
SIGNAL \regFile_1|mem~1534_combout\ : std_logic;
SIGNAL \regFile_1|mem~1535_combout\ : std_logic;
SIGNAL \regFile_1|mem~157_regout\ : std_logic;
SIGNAL \regFile_1|mem~1536_combout\ : std_logic;
SIGNAL \regFile_1|mem~1537_combout\ : std_logic;
SIGNAL \regFile_1|mem~1538_combout\ : std_logic;
SIGNAL \regFile_1|mem~1541_combout\ : std_logic;
SIGNAL \regFile_1|mem~989_regout\ : std_logic;
SIGNAL \regFile_1|mem~861_regout\ : std_logic;
SIGNAL \regFile_1|mem~605_regout\ : std_logic;
SIGNAL \regFile_1|mem~1522_combout\ : std_logic;
SIGNAL \regFile_1|mem~1523_combout\ : std_logic;
SIGNAL \regFile_1|mem~1526_combout\ : std_logic;
SIGNAL \regFile_1|mem~1527_combout\ : std_logic;
SIGNAL \regFile_1|mem~637_regout\ : std_logic;
SIGNAL \regFile_1|mem~765_regout\ : std_logic;
SIGNAL \regFile_1|mem~1524_combout\ : std_logic;
SIGNAL \regFile_1|mem~1525_combout\ : std_logic;
SIGNAL \regFile_1|mem~1528_combout\ : std_logic;
SIGNAL \regFile_1|mem~1529_combout\ : std_logic;
SIGNAL \regFile_1|mem~1530_combout\ : std_logic;
SIGNAL \regFile_1|mem~1531_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[23]~23_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~47\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~48_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~47\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~48_combout\ : std_logic;
SIGNAL \i_wData3[24]~79_combout\ : std_logic;
SIGNAL \i_wData3[24]~80_combout\ : std_logic;
SIGNAL \regFile_1|mem~382_regout\ : std_logic;
SIGNAL \regFile_1|mem~414_regout\ : std_logic;
SIGNAL \regFile_1|mem~318_regout\ : std_logic;
SIGNAL \regFile_1|mem~350feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~350_regout\ : std_logic;
SIGNAL \regFile_1|mem~2192_combout\ : std_logic;
SIGNAL \regFile_1|mem~2193_combout\ : std_logic;
SIGNAL \regFile_1|mem~2199_combout\ : std_logic;
SIGNAL \regFile_1|mem~2200_combout\ : std_logic;
SIGNAL \regFile_1|mem~2194_combout\ : std_logic;
SIGNAL \regFile_1|mem~286_regout\ : std_logic;
SIGNAL \regFile_1|mem~2195_combout\ : std_logic;
SIGNAL \regFile_1|mem~2196_combout\ : std_logic;
SIGNAL \regFile_1|mem~2197_combout\ : std_logic;
SIGNAL \regFile_1|mem~2198_combout\ : std_logic;
SIGNAL \regFile_1|mem~2201_combout\ : std_logic;
SIGNAL \regFile_1|mem~2182_combout\ : std_logic;
SIGNAL \regFile_1|mem~2183_combout\ : std_logic;
SIGNAL \regFile_1|mem~2186_combout\ : std_logic;
SIGNAL \regFile_1|mem~2187_combout\ : std_logic;
SIGNAL \regFile_1|mem~734feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~734_regout\ : std_logic;
SIGNAL \regFile_1|mem~606feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~606_regout\ : std_logic;
SIGNAL \regFile_1|mem~2184_combout\ : std_logic;
SIGNAL \regFile_1|mem~2185_combout\ : std_logic;
SIGNAL \regFile_1|mem~2188_combout\ : std_logic;
SIGNAL \regFile_1|mem~670_regout\ : std_logic;
SIGNAL \regFile_1|mem~798_regout\ : std_logic;
SIGNAL \regFile_1|mem~2189_combout\ : std_logic;
SIGNAL \regFile_1|mem~926feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~926_regout\ : std_logic;
SIGNAL \regFile_1|mem~2190_combout\ : std_logic;
SIGNAL \regFile_1|mem~2191_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[24]~24_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~49\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~50_combout\ : std_logic;
SIGNAL \regFile_1|mem~991_regout\ : std_logic;
SIGNAL \regFile_1|mem~735_regout\ : std_logic;
SIGNAL \regFile_1|mem~1563_combout\ : std_logic;
SIGNAL \regFile_1|mem~1055_regout\ : std_logic;
SIGNAL \regFile_1|mem~927_regout\ : std_logic;
SIGNAL \regFile_1|mem~671_regout\ : std_logic;
SIGNAL \regFile_1|mem~1569_combout\ : std_logic;
SIGNAL \regFile_1|mem~1570_combout\ : std_logic;
SIGNAL \regFile_1|mem~895_regout\ : std_logic;
SIGNAL \regFile_1|mem~1023feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1023_regout\ : std_logic;
SIGNAL \regFile_1|mem~1565_combout\ : std_logic;
SIGNAL \regFile_1|mem~959_regout\ : std_logic;
SIGNAL \regFile_1|mem~703_regout\ : std_logic;
SIGNAL \regFile_1|mem~575feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~575_regout\ : std_logic;
SIGNAL \regFile_1|mem~1566_combout\ : std_logic;
SIGNAL \regFile_1|mem~831_regout\ : std_logic;
SIGNAL \regFile_1|mem~1567_combout\ : std_logic;
SIGNAL \regFile_1|mem~1568_combout\ : std_logic;
SIGNAL \regFile_1|mem~1571_combout\ : std_logic;
SIGNAL \regFile_1|mem~191_regout\ : std_logic;
SIGNAL \regFile_1|mem~223_regout\ : std_logic;
SIGNAL \regFile_1|mem~1572_combout\ : std_logic;
SIGNAL \regFile_1|mem~255_regout\ : std_logic;
SIGNAL \regFile_1|mem~287_regout\ : std_logic;
SIGNAL \regFile_1|mem~1573_combout\ : std_logic;
SIGNAL \regFile_1|mem~511_regout\ : std_logic;
SIGNAL \regFile_1|mem~447_regout\ : std_logic;
SIGNAL \regFile_1|mem~479_regout\ : std_logic;
SIGNAL \regFile_1|mem~1579_combout\ : std_logic;
SIGNAL \regFile_1|mem~1580_combout\ : std_logic;
SIGNAL \regFile_1|mem~95feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~95_regout\ : std_logic;
SIGNAL \regFile_1|mem~159_regout\ : std_logic;
SIGNAL \regFile_1|mem~127_regout\ : std_logic;
SIGNAL \regFile_1|mem~63_regout\ : std_logic;
SIGNAL \regFile_1|mem~1576_combout\ : std_logic;
SIGNAL \regFile_1|mem~1577_combout\ : std_logic;
SIGNAL \regFile_1|mem~383_regout\ : std_logic;
SIGNAL \regFile_1|mem~319feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~319_regout\ : std_logic;
SIGNAL \regFile_1|mem~1574_combout\ : std_logic;
SIGNAL \regFile_1|mem~415feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~415_regout\ : std_logic;
SIGNAL \regFile_1|mem~1575_combout\ : std_logic;
SIGNAL \regFile_1|mem~1578_combout\ : std_logic;
SIGNAL \regFile_1|mem~1581_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[25]~25_combout\ : std_logic;
SIGNAL \i_wData3[25]~81_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~49\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~50_combout\ : std_logic;
SIGNAL \i_wData3[25]~82_combout\ : std_logic;
SIGNAL \i_wData3[25]~83_combout\ : std_logic;
SIGNAL \regFile_1|mem~607_regout\ : std_logic;
SIGNAL \regFile_1|mem~863_regout\ : std_logic;
SIGNAL \regFile_1|mem~2202_combout\ : std_logic;
SIGNAL \regFile_1|mem~2203_combout\ : std_logic;
SIGNAL \regFile_1|mem~2206_combout\ : std_logic;
SIGNAL \regFile_1|mem~2207_combout\ : std_logic;
SIGNAL \regFile_1|mem~767feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~767_regout\ : std_logic;
SIGNAL \regFile_1|mem~639_regout\ : std_logic;
SIGNAL \regFile_1|mem~2204_combout\ : std_logic;
SIGNAL \regFile_1|mem~2205_combout\ : std_logic;
SIGNAL \regFile_1|mem~2208_combout\ : std_logic;
SIGNAL \regFile_1|mem~2209_combout\ : std_logic;
SIGNAL \regFile_1|mem~799_regout\ : std_logic;
SIGNAL \regFile_1|mem~2210_combout\ : std_logic;
SIGNAL \regFile_1|mem~2211_combout\ : std_logic;
SIGNAL \regFile_1|mem~543_regout\ : std_logic;
SIGNAL \regFile_1|mem~2219_combout\ : std_logic;
SIGNAL \regFile_1|mem~2220_combout\ : std_logic;
SIGNAL \regFile_1|mem~2213_combout\ : std_logic;
SIGNAL \regFile_1|mem~2214_combout\ : std_logic;
SIGNAL \regFile_1|mem~2215_combout\ : std_logic;
SIGNAL \regFile_1|mem~2216_combout\ : std_logic;
SIGNAL \regFile_1|mem~2217_combout\ : std_logic;
SIGNAL \regFile_1|mem~2218_combout\ : std_logic;
SIGNAL \regFile_1|mem~2221_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[25]~25_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~51\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~52_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~51\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~52_combout\ : std_logic;
SIGNAL \i_wData3[26]~85_combout\ : std_logic;
SIGNAL \i_wData3[26]~86_combout\ : std_logic;
SIGNAL \regFile_1|mem~352_regout\ : std_logic;
SIGNAL \regFile_1|mem~2232_combout\ : std_logic;
SIGNAL \regFile_1|mem~2233_combout\ : std_logic;
SIGNAL \regFile_1|mem~480feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~480_regout\ : std_logic;
SIGNAL \regFile_1|mem~544feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~544_regout\ : std_logic;
SIGNAL \regFile_1|mem~448feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~448_regout\ : std_logic;
SIGNAL \regFile_1|mem~512_regout\ : std_logic;
SIGNAL \regFile_1|mem~2239_combout\ : std_logic;
SIGNAL \regFile_1|mem~2240_combout\ : std_logic;
SIGNAL \regFile_1|mem~2236_combout\ : std_logic;
SIGNAL \regFile_1|mem~2237_combout\ : std_logic;
SIGNAL \regFile_1|mem~2234_combout\ : std_logic;
SIGNAL \regFile_1|mem~2235_combout\ : std_logic;
SIGNAL \regFile_1|mem~2238_combout\ : std_logic;
SIGNAL \regFile_1|mem~2241_combout\ : std_logic;
SIGNAL \regFile_1|mem~1024feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1024_regout\ : std_logic;
SIGNAL \regFile_1|mem~2222_combout\ : std_logic;
SIGNAL \regFile_1|mem~2223_combout\ : std_logic;
SIGNAL \regFile_1|mem~2226_combout\ : std_logic;
SIGNAL \regFile_1|mem~2227_combout\ : std_logic;
SIGNAL \regFile_1|mem~2224_combout\ : std_logic;
SIGNAL \regFile_1|mem~2225_combout\ : std_logic;
SIGNAL \regFile_1|mem~2228_combout\ : std_logic;
SIGNAL \regFile_1|mem~2231_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[26]~26_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~53\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~54_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~53\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~54_combout\ : std_logic;
SIGNAL \i_wData3[27]~88_combout\ : std_logic;
SIGNAL \i_wData3[27]~89_combout\ : std_logic;
SIGNAL \regFile_1|mem~609_regout\ : std_logic;
SIGNAL \regFile_1|mem~865_regout\ : std_logic;
SIGNAL \regFile_1|mem~2242_combout\ : std_logic;
SIGNAL \regFile_1|mem~737feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~737_regout\ : std_logic;
SIGNAL \regFile_1|mem~2243_combout\ : std_logic;
SIGNAL \regFile_1|mem~1025feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1025_regout\ : std_logic;
SIGNAL \regFile_1|mem~769_regout\ : std_logic;
SIGNAL \regFile_1|mem~641feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~641_regout\ : std_logic;
SIGNAL \regFile_1|mem~2244_combout\ : std_logic;
SIGNAL \regFile_1|mem~897_regout\ : std_logic;
SIGNAL \regFile_1|mem~2245_combout\ : std_logic;
SIGNAL \regFile_1|mem~961_regout\ : std_logic;
SIGNAL \regFile_1|mem~577_regout\ : std_logic;
SIGNAL \regFile_1|mem~705_regout\ : std_logic;
SIGNAL \regFile_1|mem~2246_combout\ : std_logic;
SIGNAL \regFile_1|mem~2247_combout\ : std_logic;
SIGNAL \regFile_1|mem~2248_combout\ : std_logic;
SIGNAL \regFile_1|mem~1057_regout\ : std_logic;
SIGNAL \regFile_1|mem~673feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~673_regout\ : std_logic;
SIGNAL \regFile_1|mem~929feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~929_regout\ : std_logic;
SIGNAL \regFile_1|mem~2249_combout\ : std_logic;
SIGNAL \regFile_1|mem~801_regout\ : std_logic;
SIGNAL \regFile_1|mem~2250_combout\ : std_logic;
SIGNAL \regFile_1|mem~2251_combout\ : std_logic;
SIGNAL \regFile_1|mem~257_regout\ : std_logic;
SIGNAL \regFile_1|mem~289_regout\ : std_logic;
SIGNAL \regFile_1|mem~193_regout\ : std_logic;
SIGNAL \regFile_1|mem~225_regout\ : std_logic;
SIGNAL \regFile_1|mem~2252_combout\ : std_logic;
SIGNAL \regFile_1|mem~2253_combout\ : std_logic;
SIGNAL \regFile_1|mem~449feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~449_regout\ : std_logic;
SIGNAL \regFile_1|mem~481_regout\ : std_logic;
SIGNAL \regFile_1|mem~2259_combout\ : std_logic;
SIGNAL \regFile_1|mem~513_regout\ : std_logic;
SIGNAL \regFile_1|mem~2260_combout\ : std_logic;
SIGNAL \regFile_1|mem~417_regout\ : std_logic;
SIGNAL \regFile_1|mem~353_regout\ : std_logic;
SIGNAL \regFile_1|mem~321feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~321_regout\ : std_logic;
SIGNAL \regFile_1|mem~385_regout\ : std_logic;
SIGNAL \regFile_1|mem~2254_combout\ : std_logic;
SIGNAL \regFile_1|mem~2255_combout\ : std_logic;
SIGNAL \regFile_1|mem~161_regout\ : std_logic;
SIGNAL \regFile_1|mem~97_regout\ : std_logic;
SIGNAL \regFile_1|mem~2257_combout\ : std_logic;
SIGNAL \regFile_1|mem~2258_combout\ : std_logic;
SIGNAL \regFile_1|mem~2261_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[27]~27_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~55\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~56_combout\ : std_logic;
SIGNAL \regFile_1|mem~770_regout\ : std_logic;
SIGNAL \regFile_1|mem~898_regout\ : std_logic;
SIGNAL \regFile_1|mem~642feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~642_regout\ : std_logic;
SIGNAL \regFile_1|mem~2262_combout\ : std_logic;
SIGNAL \regFile_1|mem~2263_combout\ : std_logic;
SIGNAL \regFile_1|mem~802_regout\ : std_logic;
SIGNAL \regFile_1|mem~674feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~674_regout\ : std_logic;
SIGNAL \regFile_1|mem~2269_combout\ : std_logic;
SIGNAL \regFile_1|mem~1058feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1058_regout\ : std_logic;
SIGNAL \regFile_1|mem~2270_combout\ : std_logic;
SIGNAL \regFile_1|mem~994feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~994_regout\ : std_logic;
SIGNAL \regFile_1|mem~866_regout\ : std_logic;
SIGNAL \regFile_1|mem~610feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~610_regout\ : std_logic;
SIGNAL \regFile_1|mem~738_regout\ : std_logic;
SIGNAL \regFile_1|mem~2264_combout\ : std_logic;
SIGNAL \regFile_1|mem~2265_combout\ : std_logic;
SIGNAL \regFile_1|mem~834feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~834_regout\ : std_logic;
SIGNAL \regFile_1|mem~578feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~578_regout\ : std_logic;
SIGNAL \regFile_1|mem~2266_combout\ : std_logic;
SIGNAL \regFile_1|mem~706_regout\ : std_logic;
SIGNAL \regFile_1|mem~962_regout\ : std_logic;
SIGNAL \regFile_1|mem~2267_combout\ : std_logic;
SIGNAL \regFile_1|mem~2268_combout\ : std_logic;
SIGNAL \regFile_1|mem~2271_combout\ : std_logic;
SIGNAL \regFile_1|mem~226_regout\ : std_logic;
SIGNAL \regFile_1|mem~258_regout\ : std_logic;
SIGNAL \regFile_1|mem~2274_combout\ : std_logic;
SIGNAL \regFile_1|mem~2275_combout\ : std_logic;
SIGNAL \regFile_1|mem~130_regout\ : std_logic;
SIGNAL \regFile_1|mem~66_regout\ : std_logic;
SIGNAL \regFile_1|mem~98_regout\ : std_logic;
SIGNAL \regFile_1|mem~2276_combout\ : std_logic;
SIGNAL \regFile_1|mem~2277_combout\ : std_logic;
SIGNAL \regFile_1|mem~2278_combout\ : std_logic;
SIGNAL \regFile_1|mem~418_regout\ : std_logic;
SIGNAL \regFile_1|mem~386_regout\ : std_logic;
SIGNAL \regFile_1|mem~322_regout\ : std_logic;
SIGNAL \regFile_1|mem~354_regout\ : std_logic;
SIGNAL \regFile_1|mem~2272_combout\ : std_logic;
SIGNAL \regFile_1|mem~2273_combout\ : std_logic;
SIGNAL \regFile_1|mem~2281_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[28]~28_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~55\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~56_combout\ : std_logic;
SIGNAL \i_wData3[28]~91_combout\ : std_logic;
SIGNAL \i_wData3[28]~92_combout\ : std_logic;
SIGNAL \regFile_1|mem~482_regout\ : std_logic;
SIGNAL \regFile_1|mem~514_regout\ : std_logic;
SIGNAL \regFile_1|mem~450_regout\ : std_logic;
SIGNAL \regFile_1|mem~1639_combout\ : std_logic;
SIGNAL \regFile_1|mem~1640_combout\ : std_logic;
SIGNAL \regFile_1|mem~162_regout\ : std_logic;
SIGNAL \regFile_1|mem~1637_combout\ : std_logic;
SIGNAL \regFile_1|mem~290_regout\ : std_logic;
SIGNAL \regFile_1|mem~194_regout\ : std_logic;
SIGNAL \regFile_1|mem~1634_combout\ : std_logic;
SIGNAL \regFile_1|mem~1635_combout\ : std_logic;
SIGNAL \regFile_1|mem~1638_combout\ : std_logic;
SIGNAL \regFile_1|mem~1632_combout\ : std_logic;
SIGNAL \regFile_1|mem~1633_combout\ : std_logic;
SIGNAL \regFile_1|mem~1641_combout\ : std_logic;
SIGNAL \regFile_1|mem~1629_combout\ : std_logic;
SIGNAL \regFile_1|mem~930_regout\ : std_logic;
SIGNAL \regFile_1|mem~1630_combout\ : std_logic;
SIGNAL \regFile_1|mem~1622_combout\ : std_logic;
SIGNAL \regFile_1|mem~1026feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1026_regout\ : std_logic;
SIGNAL \regFile_1|mem~1623_combout\ : std_logic;
SIGNAL \regFile_1|mem~1624_combout\ : std_logic;
SIGNAL \regFile_1|mem~1625_combout\ : std_logic;
SIGNAL \regFile_1|mem~1626_combout\ : std_logic;
SIGNAL \regFile_1|mem~1627_combout\ : std_logic;
SIGNAL \regFile_1|mem~1628_combout\ : std_logic;
SIGNAL \regFile_1|mem~1631_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[28]~28_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~57\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~58_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~57\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~58_combout\ : std_logic;
SIGNAL \i_wData3[29]~94_combout\ : std_logic;
SIGNAL \i_wData3[29]~95_combout\ : std_logic;
SIGNAL \regFile_1|mem~835_regout\ : std_logic;
SIGNAL \regFile_1|mem~963_regout\ : std_logic;
SIGNAL \regFile_1|mem~707_regout\ : std_logic;
SIGNAL \regFile_1|mem~579_regout\ : std_logic;
SIGNAL \regFile_1|mem~1646_combout\ : std_logic;
SIGNAL \regFile_1|mem~1647_combout\ : std_logic;
SIGNAL \regFile_1|mem~1648_combout\ : std_logic;
SIGNAL \regFile_1|mem~1643_combout\ : std_logic;
SIGNAL \regFile_1|mem~1651_combout\ : std_logic;
SIGNAL \regFile_1|mem~515_regout\ : std_logic;
SIGNAL \regFile_1|mem~483_regout\ : std_logic;
SIGNAL \regFile_1|mem~451_regout\ : std_logic;
SIGNAL \regFile_1|mem~1659_combout\ : std_logic;
SIGNAL \regFile_1|mem~1660_combout\ : std_logic;
SIGNAL \regFile_1|mem~355feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~355_regout\ : std_logic;
SIGNAL \regFile_1|mem~387feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~387_regout\ : std_logic;
SIGNAL \regFile_1|mem~323_regout\ : std_logic;
SIGNAL \regFile_1|mem~1654_combout\ : std_logic;
SIGNAL \regFile_1|mem~1655_combout\ : std_logic;
SIGNAL \regFile_1|mem~67feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~67_regout\ : std_logic;
SIGNAL \regFile_1|mem~1656_combout\ : std_logic;
SIGNAL \regFile_1|mem~1657_combout\ : std_logic;
SIGNAL \regFile_1|mem~1658_combout\ : std_logic;
SIGNAL \regFile_1|mem~259_regout\ : std_logic;
SIGNAL \regFile_1|mem~1652_combout\ : std_logic;
SIGNAL \regFile_1|mem~1653_combout\ : std_logic;
SIGNAL \regFile_1|mem~1661_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[29]~29_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~59\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~60_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~59\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~60_combout\ : std_logic;
SIGNAL \i_wData3[30]~97_combout\ : std_logic;
SIGNAL \i_wData3[30]~98_combout\ : std_logic;
SIGNAL \regFile_1|mem~932_regout\ : std_logic;
SIGNAL \regFile_1|mem~1060_regout\ : std_logic;
SIGNAL \regFile_1|mem~2309_combout\ : std_logic;
SIGNAL \regFile_1|mem~2310_combout\ : std_logic;
SIGNAL \regFile_1|mem~612_regout\ : std_logic;
SIGNAL \regFile_1|mem~740_regout\ : std_logic;
SIGNAL \regFile_1|mem~2304_combout\ : std_logic;
SIGNAL \regFile_1|mem~2305_combout\ : std_logic;
SIGNAL \regFile_1|mem~2306_combout\ : std_logic;
SIGNAL \regFile_1|mem~2307_combout\ : std_logic;
SIGNAL \regFile_1|mem~2308_combout\ : std_logic;
SIGNAL \regFile_1|mem~2311_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[30]~30_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~61\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add0~62_combout\ : std_logic;
SIGNAL \i_wData3[31]~100_combout\ : std_logic;
SIGNAL \i_wData3[31]~102_combout\ : std_logic;
SIGNAL \regFile_1|mem~773feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~773_regout\ : std_logic;
SIGNAL \regFile_1|mem~1684_combout\ : std_logic;
SIGNAL \regFile_1|mem~1685_combout\ : std_logic;
SIGNAL \regFile_1|mem~965_regout\ : std_logic;
SIGNAL \regFile_1|mem~837_regout\ : std_logic;
SIGNAL \regFile_1|mem~709_regout\ : std_logic;
SIGNAL \regFile_1|mem~1686_combout\ : std_logic;
SIGNAL \regFile_1|mem~1687_combout\ : std_logic;
SIGNAL \regFile_1|mem~1688_combout\ : std_logic;
SIGNAL \regFile_1|mem~1682_combout\ : std_logic;
SIGNAL \regFile_1|mem~1683_combout\ : std_logic;
SIGNAL \regFile_1|mem~933_regout\ : std_logic;
SIGNAL \regFile_1|mem~1689_combout\ : std_logic;
SIGNAL \regFile_1|mem~1690_combout\ : std_logic;
SIGNAL \regFile_1|mem~1691_combout\ : std_logic;
SIGNAL \regFile_1|mem~229_regout\ : std_logic;
SIGNAL \regFile_1|mem~1692_combout\ : std_logic;
SIGNAL \regFile_1|mem~1693_combout\ : std_logic;
SIGNAL \regFile_1|mem~69_regout\ : std_logic;
SIGNAL \regFile_1|mem~133feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~133_regout\ : std_logic;
SIGNAL \regFile_1|mem~1696_combout\ : std_logic;
SIGNAL \regFile_1|mem~1697_combout\ : std_logic;
SIGNAL \regFile_1|mem~389feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~389_regout\ : std_logic;
SIGNAL \regFile_1|mem~1694_combout\ : std_logic;
SIGNAL \regFile_1|mem~1695_combout\ : std_logic;
SIGNAL \regFile_1|mem~1698_combout\ : std_logic;
SIGNAL \regFile_1|mem~1701_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[31]~31_combout\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~61\ : std_logic;
SIGNAL \ula_1|ula_1|SS0|Add1~62_combout\ : std_logic;
SIGNAL \ula_1|ula_1|s[0]~0_combout\ : std_logic;
SIGNAL \i_wData3[0]~103_combout\ : std_logic;
SIGNAL \i_wData3[0]~104_combout\ : std_logic;
SIGNAL \regFile_1|mem~390feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~390_regout\ : std_logic;
SIGNAL \regFile_1|mem~358_regout\ : std_logic;
SIGNAL \regFile_1|mem~326_regout\ : std_logic;
SIGNAL \regFile_1|mem~294feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~294_regout\ : std_logic;
SIGNAL \regFile_1|mem~1072_combout\ : std_logic;
SIGNAL \regFile_1|mem~1073_combout\ : std_logic;
SIGNAL \regFile_1|mem~1074_combout\ : std_logic;
SIGNAL \regFile_1|mem~1075_combout\ : std_logic;
SIGNAL \regFile_1|mem~1076_combout\ : std_logic;
SIGNAL \regFile_1|mem~1077_combout\ : std_logic;
SIGNAL \regFile_1|mem~1078_combout\ : std_logic;
SIGNAL \regFile_1|mem~1079_combout\ : std_logic;
SIGNAL \regFile_1|mem~1080_combout\ : std_logic;
SIGNAL \regFile_1|mem~1081_combout\ : std_logic;
SIGNAL \regFile_1|mem~998feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~998_regout\ : std_logic;
SIGNAL \regFile_1|mem~742_regout\ : std_logic;
SIGNAL \regFile_1|mem~1063_combout\ : std_logic;
SIGNAL \regFile_1|mem~1069_combout\ : std_logic;
SIGNAL \regFile_1|mem~1070_combout\ : std_logic;
SIGNAL \regFile_1|mem~966_regout\ : std_logic;
SIGNAL \regFile_1|mem~1064_combout\ : std_logic;
SIGNAL \regFile_1|mem~1065_combout\ : std_logic;
SIGNAL \regFile_1|mem~550_regout\ : std_logic;
SIGNAL \regFile_1|mem~806feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~806_regout\ : std_logic;
SIGNAL \regFile_1|mem~1066_combout\ : std_logic;
SIGNAL \regFile_1|mem~1067_combout\ : std_logic;
SIGNAL \regFile_1|mem~1068_combout\ : std_logic;
SIGNAL \regFile_1|mem~1071_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[0]~0_combout\ : std_logic;
SIGNAL \regFile_1|mem~783_regout\ : std_logic;
SIGNAL \regFile_1|mem~1249_combout\ : std_logic;
SIGNAL \regFile_1|mem~1250_combout\ : std_logic;
SIGNAL \regFile_1|mem~1246_combout\ : std_logic;
SIGNAL \regFile_1|mem~1247_combout\ : std_logic;
SIGNAL \regFile_1|mem~1244_combout\ : std_logic;
SIGNAL \regFile_1|mem~1245_combout\ : std_logic;
SIGNAL \regFile_1|mem~1248_combout\ : std_logic;
SIGNAL \regFile_1|mem~719_regout\ : std_logic;
SIGNAL \regFile_1|mem~975_regout\ : std_logic;
SIGNAL \regFile_1|mem~1243_combout\ : std_logic;
SIGNAL \regFile_1|mem~1251_combout\ : std_logic;
SIGNAL \regFile_1|mem~1259_combout\ : std_logic;
SIGNAL \regFile_1|mem~1260_combout\ : std_logic;
SIGNAL \regFile_1|mem~271feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~271_regout\ : std_logic;
SIGNAL \regFile_1|mem~239_regout\ : std_logic;
SIGNAL \regFile_1|mem~175feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~175_regout\ : std_logic;
SIGNAL \regFile_1|mem~207feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~207_regout\ : std_logic;
SIGNAL \regFile_1|mem~1252_combout\ : std_logic;
SIGNAL \regFile_1|mem~1253_combout\ : std_logic;
SIGNAL \regFile_1|mem~1254_combout\ : std_logic;
SIGNAL \regFile_1|mem~1255_combout\ : std_logic;
SIGNAL \regFile_1|mem~1256_combout\ : std_logic;
SIGNAL \regFile_1|mem~1257_combout\ : std_logic;
SIGNAL \regFile_1|mem~1258_combout\ : std_logic;
SIGNAL \regFile_1|mem~1261_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[9]~9_combout\ : std_logic;
SIGNAL \regFile_1|mem~368_regout\ : std_logic;
SIGNAL \regFile_1|mem~336_regout\ : std_logic;
SIGNAL \regFile_1|mem~304_regout\ : std_logic;
SIGNAL \regFile_1|mem~1272_combout\ : std_logic;
SIGNAL \regFile_1|mem~1273_combout\ : std_logic;
SIGNAL \regFile_1|mem~1276_combout\ : std_logic;
SIGNAL \regFile_1|mem~1277_combout\ : std_logic;
SIGNAL \regFile_1|mem~1274_combout\ : std_logic;
SIGNAL \regFile_1|mem~1275_combout\ : std_logic;
SIGNAL \regFile_1|mem~1278_combout\ : std_logic;
SIGNAL \regFile_1|mem~1279_combout\ : std_logic;
SIGNAL \regFile_1|mem~1280_combout\ : std_logic;
SIGNAL \regFile_1|mem~1281_combout\ : std_logic;
SIGNAL \regFile_1|mem~1262_combout\ : std_logic;
SIGNAL \regFile_1|mem~1263_combout\ : std_logic;
SIGNAL \regFile_1|mem~1264_combout\ : std_logic;
SIGNAL \regFile_1|mem~1265_combout\ : std_logic;
SIGNAL \regFile_1|mem~1266_combout\ : std_logic;
SIGNAL \regFile_1|mem~1267_combout\ : std_logic;
SIGNAL \regFile_1|mem~1268_combout\ : std_logic;
SIGNAL \regFile_1|mem~1271_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[10]~10_combout\ : std_logic;
SIGNAL \regFile_1|mem~1332_combout\ : std_logic;
SIGNAL \regFile_1|mem~1333_combout\ : std_logic;
SIGNAL \regFile_1|mem~1336_combout\ : std_logic;
SIGNAL \regFile_1|mem~1337_combout\ : std_logic;
SIGNAL \regFile_1|mem~1334_combout\ : std_logic;
SIGNAL \regFile_1|mem~1335_combout\ : std_logic;
SIGNAL \regFile_1|mem~1338_combout\ : std_logic;
SIGNAL \regFile_1|mem~1341_combout\ : std_logic;
SIGNAL \regFile_1|mem~883_regout\ : std_logic;
SIGNAL \regFile_1|mem~1324_combout\ : std_logic;
SIGNAL \regFile_1|mem~1325_combout\ : std_logic;
SIGNAL \regFile_1|mem~1326_combout\ : std_logic;
SIGNAL \regFile_1|mem~1327_combout\ : std_logic;
SIGNAL \regFile_1|mem~1328_combout\ : std_logic;
SIGNAL \regFile_1|mem~1329_combout\ : std_logic;
SIGNAL \regFile_1|mem~1330_combout\ : std_logic;
SIGNAL \regFile_1|mem~1322_combout\ : std_logic;
SIGNAL \regFile_1|mem~1323_combout\ : std_logic;
SIGNAL \regFile_1|mem~1331_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[13]~13_combout\ : std_logic;
SIGNAL \regFile_1|mem~1464_combout\ : std_logic;
SIGNAL \regFile_1|mem~1465_combout\ : std_logic;
SIGNAL \regFile_1|mem~1466_combout\ : std_logic;
SIGNAL \regFile_1|mem~1467_combout\ : std_logic;
SIGNAL \regFile_1|mem~1468_combout\ : std_logic;
SIGNAL \regFile_1|mem~1018feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~1018_regout\ : std_logic;
SIGNAL \regFile_1|mem~1462_combout\ : std_logic;
SIGNAL \regFile_1|mem~1463_combout\ : std_logic;
SIGNAL \regFile_1|mem~1469_combout\ : std_logic;
SIGNAL \regFile_1|mem~1470_combout\ : std_logic;
SIGNAL \regFile_1|mem~1471_combout\ : std_logic;
SIGNAL \regFile_1|mem~538feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~538_regout\ : std_logic;
SIGNAL \regFile_1|mem~1479_combout\ : std_logic;
SIGNAL \regFile_1|mem~1480_combout\ : std_logic;
SIGNAL \regFile_1|mem~1474_combout\ : std_logic;
SIGNAL \regFile_1|mem~1475_combout\ : std_logic;
SIGNAL \regFile_1|mem~1477_combout\ : std_logic;
SIGNAL \regFile_1|mem~1478_combout\ : std_logic;
SIGNAL \regFile_1|mem~410feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~410_regout\ : std_logic;
SIGNAL \regFile_1|mem~1472_combout\ : std_logic;
SIGNAL \regFile_1|mem~1473_combout\ : std_logic;
SIGNAL \regFile_1|mem~1481_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[20]~20_combout\ : std_logic;
SIGNAL \regFile_1|mem~993feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~993_regout\ : std_logic;
SIGNAL \regFile_1|mem~1603_combout\ : std_logic;
SIGNAL \regFile_1|mem~833feeder_combout\ : std_logic;
SIGNAL \regFile_1|mem~833_regout\ : std_logic;
SIGNAL \regFile_1|mem~1606_combout\ : std_logic;
SIGNAL \regFile_1|mem~1607_combout\ : std_logic;
SIGNAL \regFile_1|mem~1604_combout\ : std_logic;
SIGNAL \regFile_1|mem~1605_combout\ : std_logic;
SIGNAL \regFile_1|mem~1608_combout\ : std_logic;
SIGNAL \regFile_1|mem~1610_combout\ : std_logic;
SIGNAL \regFile_1|mem~1611_combout\ : std_logic;
SIGNAL \regFile_1|mem~1612_combout\ : std_logic;
SIGNAL \regFile_1|mem~1613_combout\ : std_logic;
SIGNAL \regFile_1|mem~1619_combout\ : std_logic;
SIGNAL \regFile_1|mem~1620_combout\ : std_logic;
SIGNAL \regFile_1|mem~1621_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg1[27]~27_combout\ : std_logic;
SIGNAL \regFile_1|mem~1944_combout\ : std_logic;
SIGNAL \regFile_1|mem~1945_combout\ : std_logic;
SIGNAL \regFile_1|mem~1946_combout\ : std_logic;
SIGNAL \regFile_1|mem~1947_combout\ : std_logic;
SIGNAL \regFile_1|mem~1948_combout\ : std_logic;
SIGNAL \regFile_1|mem~1949_combout\ : std_logic;
SIGNAL \regFile_1|mem~1950_combout\ : std_logic;
SIGNAL \regFile_1|mem~1951_combout\ : std_logic;
SIGNAL \regFile_1|mem~370_regout\ : std_logic;
SIGNAL \regFile_1|mem~1952_combout\ : std_logic;
SIGNAL \regFile_1|mem~1953_combout\ : std_logic;
SIGNAL \regFile_1|mem~1954_combout\ : std_logic;
SIGNAL \regFile_1|mem~1955_combout\ : std_logic;
SIGNAL \regFile_1|mem~1956_combout\ : std_logic;
SIGNAL \regFile_1|mem~1957_combout\ : std_logic;
SIGNAL \regFile_1|mem~1958_combout\ : std_logic;
SIGNAL \regFile_1|mem~1959_combout\ : std_logic;
SIGNAL \regFile_1|mem~1960_combout\ : std_logic;
SIGNAL \regFile_1|mem~1961_combout\ : std_logic;
SIGNAL \regFile_1|o_rReg2[12]~12_combout\ : std_logic;
SIGNAL \loadValue~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_rAddr1~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \i_rAddr2~combout\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \funct~combout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ulaOp~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \i_wAddr3~combout\ : std_logic_vector(4 DOWNTO 0);

BEGIN

ww_clk <= clk;
ww_load_en <= load_en;
ww_loadValue <= loadValue;
ww_i_we3 <= i_we3;
ww_i_rAddr1 <= i_rAddr1;
ww_i_rAddr2 <= i_rAddr2;
ww_i_wAddr3 <= i_wAddr3;
ww_ulaOp <= ulaOp;
ww_funct <= funct;
read1 <= ww_read1;
read2 <= ww_read2;
written1 <= ww_written1;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

-- Location: LCCOMB_X29_Y20_N2
\ula_1|ula_1|SS0|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~2_combout\ = (\regFile_1|o_rReg2[1]~1_combout\ & ((\regFile_1|o_rReg1[1]~1_combout\ & (\ula_1|ula_1|SS0|Add1~1\ & VCC)) # (!\regFile_1|o_rReg1[1]~1_combout\ & (!\ula_1|ula_1|SS0|Add1~1\)))) # (!\regFile_1|o_rReg2[1]~1_combout\ & 
-- ((\regFile_1|o_rReg1[1]~1_combout\ & (!\ula_1|ula_1|SS0|Add1~1\)) # (!\regFile_1|o_rReg1[1]~1_combout\ & ((\ula_1|ula_1|SS0|Add1~1\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~3\ = CARRY((\regFile_1|o_rReg2[1]~1_combout\ & (!\regFile_1|o_rReg1[1]~1_combout\ & !\ula_1|ula_1|SS0|Add1~1\)) # (!\regFile_1|o_rReg2[1]~1_combout\ & ((!\ula_1|ula_1|SS0|Add1~1\) # (!\regFile_1|o_rReg1[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[1]~1_combout\,
	datab => \regFile_1|o_rReg1[1]~1_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~1\,
	combout => \ula_1|ula_1|SS0|Add1~2_combout\,
	cout => \ula_1|ula_1|SS0|Add1~3\);

-- Location: LCCOMB_X29_Y20_N4
\ula_1|ula_1|SS0|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~4_combout\ = ((\regFile_1|o_rReg2[2]~2_combout\ $ (\regFile_1|o_rReg1[2]~2_combout\ $ (!\ula_1|ula_1|SS0|Add1~3\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~5\ = CARRY((\regFile_1|o_rReg2[2]~2_combout\ & ((\regFile_1|o_rReg1[2]~2_combout\) # (!\ula_1|ula_1|SS0|Add1~3\))) # (!\regFile_1|o_rReg2[2]~2_combout\ & (\regFile_1|o_rReg1[2]~2_combout\ & !\ula_1|ula_1|SS0|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[2]~2_combout\,
	datab => \regFile_1|o_rReg1[2]~2_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~3\,
	combout => \ula_1|ula_1|SS0|Add1~4_combout\,
	cout => \ula_1|ula_1|SS0|Add1~5\);

-- Location: LCFF_X24_Y20_N13
\regFile_1|mem~870\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~870feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~870_regout\);

-- Location: LCFF_X28_Y20_N13
\regFile_1|mem~614\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~614_regout\);

-- Location: LCCOMB_X24_Y20_N6
\regFile_1|mem~1062\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1062_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~870_regout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~614_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~614_regout\,
	datad => \regFile_1|mem~870_regout\,
	combout => \regFile_1|mem~1062_combout\);

-- Location: LCFF_X27_Y21_N17
\regFile_1|mem~775\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~775_regout\);

-- Location: LCCOMB_X27_Y18_N4
\regFile_1|mem~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1089_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~903_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~647_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~903_regout\,
	datad => \regFile_1|mem~647_regout\,
	combout => \regFile_1|mem~1089_combout\);

-- Location: LCCOMB_X27_Y21_N16
\regFile_1|mem~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1090_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1089_combout\ & (\regFile_1|mem~1031_regout\)) # (!\regFile_1|mem~1089_combout\ & ((\regFile_1|mem~775_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1031_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~775_regout\,
	datad => \regFile_1|mem~1089_combout\,
	combout => \regFile_1|mem~1090_combout\);

-- Location: LCFF_X25_Y16_N13
\regFile_1|mem~904\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~904_regout\);

-- Location: LCCOMB_X23_Y17_N16
\regFile_1|mem~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1112_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~328_regout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~296_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~296_regout\,
	datad => \regFile_1|mem~328_regout\,
	combout => \regFile_1|mem~1112_combout\);

-- Location: LCCOMB_X24_Y17_N4
\regFile_1|mem~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1113_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1112_combout\ & (\regFile_1|mem~392_regout\)) # (!\regFile_1|mem~1112_combout\ & ((\regFile_1|mem~360_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~392_regout\,
	datac => \regFile_1|mem~360_regout\,
	datad => \regFile_1|mem~1112_combout\,
	combout => \regFile_1|mem~1113_combout\);

-- Location: LCCOMB_X24_Y23_N8
\regFile_1|mem~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1122_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~841_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~585_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~585_regout\,
	datad => \regFile_1|mem~841_regout\,
	combout => \regFile_1|mem~1122_combout\);

-- Location: LCCOMB_X25_Y23_N8
\regFile_1|mem~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1123_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1122_combout\ & ((\regFile_1|mem~969_regout\))) # (!\regFile_1|mem~1122_combout\ & (\regFile_1|mem~713_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~713_regout\,
	datac => \regFile_1|mem~969_regout\,
	datad => \regFile_1|mem~1122_combout\,
	combout => \regFile_1|mem~1123_combout\);

-- Location: LCCOMB_X28_Y16_N12
\regFile_1|mem~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1149_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~778_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~650_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~650_regout\,
	datad => \regFile_1|mem~778_regout\,
	combout => \regFile_1|mem~1149_combout\);

-- Location: LCCOMB_X23_Y18_N14
\regFile_1|mem~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1159_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~490_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~426_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~490_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~426_regout\,
	combout => \regFile_1|mem~1159_combout\);

-- Location: LCFF_X23_Y18_N13
\regFile_1|mem~522\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~522feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~522_regout\);

-- Location: LCCOMB_X24_Y18_N4
\regFile_1|mem~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1160_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1159_combout\ & (\regFile_1|mem~522_regout\)) # (!\regFile_1|mem~1159_combout\ & ((\regFile_1|mem~458_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~522_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~458_regout\,
	datad => \regFile_1|mem~1159_combout\,
	combout => \regFile_1|mem~1160_combout\);

-- Location: LCFF_X28_Y21_N31
\regFile_1|mem~1004\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1004_regout\);

-- Location: LCCOMB_X36_Y21_N30
\regFile_1|mem~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1189_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~780_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~652_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~780_regout\,
	datad => \regFile_1|mem~652_regout\,
	combout => \regFile_1|mem~1189_combout\);

-- Location: LCFF_X36_Y20_N11
\regFile_1|mem~1036\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1036feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1036_regout\);

-- Location: LCCOMB_X27_Y17_N30
\regFile_1|mem~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1190_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1189_combout\ & ((\regFile_1|mem~1036_regout\))) # (!\regFile_1|mem~1189_combout\ & (\regFile_1|mem~908_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~908_regout\,
	datac => \regFile_1|mem~1036_regout\,
	datad => \regFile_1|mem~1189_combout\,
	combout => \regFile_1|mem~1190_combout\);

-- Location: LCCOMB_X28_Y22_N28
\regFile_1|mem~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1192_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~332_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~300_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~332_regout\,
	datad => \regFile_1|mem~300_regout\,
	combout => \regFile_1|mem~1192_combout\);

-- Location: LCFF_X31_Y23_N7
\regFile_1|mem~396\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~396_regout\);

-- Location: LCCOMB_X31_Y23_N6
\regFile_1|mem~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1193_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1192_combout\ & ((\regFile_1|mem~396_regout\))) # (!\regFile_1|mem~1192_combout\ & (\regFile_1|mem~364_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~364_regout\,
	datac => \regFile_1|mem~396_regout\,
	datad => \regFile_1|mem~1192_combout\,
	combout => \regFile_1|mem~1193_combout\);

-- Location: LCCOMB_X24_Y18_N12
\regFile_1|mem~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1219_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~461_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~429_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~461_regout\,
	datad => \regFile_1|mem~429_regout\,
	combout => \regFile_1|mem~1219_combout\);

-- Location: LCFF_X25_Y18_N17
\regFile_1|mem~525\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~525_regout\);

-- Location: LCCOMB_X25_Y18_N16
\regFile_1|mem~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1220_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1219_combout\ & ((\regFile_1|mem~525_regout\))) # (!\regFile_1|mem~1219_combout\ & (\regFile_1|mem~493_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~493_regout\,
	datac => \regFile_1|mem~525_regout\,
	datad => \regFile_1|mem~1219_combout\,
	combout => \regFile_1|mem~1220_combout\);

-- Location: LCFF_X27_Y22_N3
\regFile_1|mem~462\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~462_regout\);

-- Location: LCFF_X29_Y22_N5
\regFile_1|mem~494\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~494_regout\);

-- Location: LCFF_X28_Y25_N21
\regFile_1|mem~430\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~430feeder_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~430_regout\);

-- Location: LCCOMB_X28_Y22_N4
\regFile_1|mem~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1239_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~494_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~430_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~494_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~430_regout\,
	combout => \regFile_1|mem~1239_combout\);

-- Location: LCFF_X27_Y22_N5
\regFile_1|mem~526\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~526_regout\);

-- Location: LCCOMB_X27_Y22_N2
\regFile_1|mem~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1240_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1239_combout\ & (\regFile_1|mem~526_regout\)) # (!\regFile_1|mem~1239_combout\ & ((\regFile_1|mem~462_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~526_regout\,
	datac => \regFile_1|mem~462_regout\,
	datad => \regFile_1|mem~1239_combout\,
	combout => \regFile_1|mem~1240_combout\);

-- Location: LCFF_X29_Y23_N25
\regFile_1|mem~847\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~847_regout\);

-- Location: LCFF_X28_Y23_N9
\regFile_1|mem~591\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~591_regout\);

-- Location: LCCOMB_X29_Y23_N24
\regFile_1|mem~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1242_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~847_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~591_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~847_regout\,
	datad => \regFile_1|mem~591_regout\,
	combout => \regFile_1|mem~1242_combout\);

-- Location: LCFF_X32_Y20_N7
\regFile_1|mem~335\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~335_regout\);

-- Location: LCFF_X36_Y24_N17
\regFile_1|mem~912\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~912_regout\);

-- Location: LCCOMB_X34_Y24_N30
\regFile_1|mem~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1269_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~784_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~656_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~784_regout\,
	datad => \regFile_1|mem~656_regout\,
	combout => \regFile_1|mem~1269_combout\);

-- Location: LCCOMB_X33_Y24_N6
\regFile_1|mem~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1270_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1269_combout\ & (\regFile_1|mem~1040_regout\)) # (!\regFile_1|mem~1269_combout\ & ((\regFile_1|mem~912_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1040_regout\,
	datac => \regFile_1|mem~912_regout\,
	datad => \regFile_1|mem~1269_combout\,
	combout => \regFile_1|mem~1270_combout\);

-- Location: LCFF_X30_Y24_N31
\regFile_1|mem~400\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~400_regout\);

-- Location: LCCOMB_X32_Y25_N18
\regFile_1|mem~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1284_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~753_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~625_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~625_regout\,
	datad => \regFile_1|mem~753_regout\,
	combout => \regFile_1|mem~1284_combout\);

-- Location: LCCOMB_X29_Y25_N26
\regFile_1|mem~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1285_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1284_combout\ & (\regFile_1|mem~1009_regout\)) # (!\regFile_1|mem~1284_combout\ & ((\regFile_1|mem~881_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1009_regout\,
	datac => \regFile_1|mem~1284_combout\,
	datad => \regFile_1|mem~881_regout\,
	combout => \regFile_1|mem~1285_combout\);

-- Location: LCCOMB_X36_Y23_N10
\regFile_1|mem~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1286_combout\ = (\i_rAddr1~combout\(3) & (((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~689_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~561_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~561_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~689_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1286_combout\);

-- Location: LCCOMB_X33_Y23_N14
\regFile_1|mem~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1287_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1286_combout\ & ((\regFile_1|mem~945_regout\))) # (!\regFile_1|mem~1286_combout\ & (\regFile_1|mem~817_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~817_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~945_regout\,
	datad => \regFile_1|mem~1286_combout\,
	combout => \regFile_1|mem~1287_combout\);

-- Location: LCCOMB_X31_Y23_N12
\regFile_1|mem~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1288_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~1285_combout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1287_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1287_combout\,
	datad => \regFile_1|mem~1285_combout\,
	combout => \regFile_1|mem~1288_combout\);

-- Location: LCCOMB_X29_Y14_N4
\regFile_1|mem~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1292_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~209_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~177_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~209_regout\,
	datad => \regFile_1|mem~177_regout\,
	combout => \regFile_1|mem~1292_combout\);

-- Location: LCFF_X31_Y26_N29
\regFile_1|mem~337\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~337feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~337_regout\);

-- Location: LCFF_X31_Y23_N1
\regFile_1|mem~369\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~369_regout\);

-- Location: LCFF_X31_Y26_N15
\regFile_1|mem~305\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~305feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~305_regout\);

-- Location: LCCOMB_X31_Y23_N0
\regFile_1|mem~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1294_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~369_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~305_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~369_regout\,
	datad => \regFile_1|mem~305_regout\,
	combout => \regFile_1|mem~1294_combout\);

-- Location: LCFF_X31_Y23_N11
\regFile_1|mem~401\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~401_regout\);

-- Location: LCCOMB_X31_Y23_N10
\regFile_1|mem~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1295_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1294_combout\ & ((\regFile_1|mem~401_regout\))) # (!\regFile_1|mem~1294_combout\ & (\regFile_1|mem~337_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~337_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~401_regout\,
	datad => \regFile_1|mem~1294_combout\,
	combout => \regFile_1|mem~1295_combout\);

-- Location: LCFF_X30_Y25_N21
\regFile_1|mem~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~81_regout\);

-- Location: LCFF_X30_Y25_N27
\regFile_1|mem~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~113_regout\);

-- Location: LCFF_X31_Y25_N15
\regFile_1|mem~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~49_regout\);

-- Location: LCCOMB_X30_Y25_N26
\regFile_1|mem~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1296_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~113_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~49_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~49_regout\,
	datac => \regFile_1|mem~113_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1296_combout\);

-- Location: LCFF_X31_Y25_N29
\regFile_1|mem~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~145_regout\);

-- Location: LCCOMB_X30_Y25_N20
\regFile_1|mem~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1297_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1296_combout\ & (\regFile_1|mem~145_regout\)) # (!\regFile_1|mem~1296_combout\ & ((\regFile_1|mem~81_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~145_regout\,
	datac => \regFile_1|mem~81_regout\,
	datad => \regFile_1|mem~1296_combout\,
	combout => \regFile_1|mem~1297_combout\);

-- Location: LCCOMB_X31_Y23_N24
\regFile_1|mem~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1298_combout\ = (\i_rAddr1~combout\(2) & (((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~1295_combout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1297_combout\,
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~1295_combout\,
	combout => \regFile_1|mem~1298_combout\);

-- Location: LCCOMB_X29_Y15_N30
\regFile_1|mem~1339\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1339_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~467_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~435_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~467_regout\,
	datad => \regFile_1|mem~435_regout\,
	combout => \regFile_1|mem~1339_combout\);

-- Location: LCCOMB_X29_Y15_N16
\regFile_1|mem~1340\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1340_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1339_combout\ & (\regFile_1|mem~531_regout\)) # (!\regFile_1|mem~1339_combout\ & ((\regFile_1|mem~499_regout\))))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1339_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1339_combout\,
	datac => \regFile_1|mem~531_regout\,
	datad => \regFile_1|mem~499_regout\,
	combout => \regFile_1|mem~1340_combout\);

-- Location: LCCOMB_X31_Y16_N18
\regFile_1|mem~1362\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1362_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~853_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~597_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~853_regout\,
	datad => \regFile_1|mem~597_regout\,
	combout => \regFile_1|mem~1362_combout\);

-- Location: LCCOMB_X32_Y18_N12
\regFile_1|mem~1364\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1364_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~757_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~629_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~757_regout\,
	datad => \regFile_1|mem~629_regout\,
	combout => \regFile_1|mem~1364_combout\);

-- Location: LCCOMB_X33_Y18_N0
\regFile_1|mem~1365\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1365_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1364_combout\ & ((\regFile_1|mem~1013_regout\))) # (!\regFile_1|mem~1364_combout\ & (\regFile_1|mem~885_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~885_regout\,
	datac => \regFile_1|mem~1013_regout\,
	datad => \regFile_1|mem~1364_combout\,
	combout => \regFile_1|mem~1365_combout\);

-- Location: LCFF_X36_Y23_N9
\regFile_1|mem~693\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~693_regout\);

-- Location: LCFF_X36_Y23_N7
\regFile_1|mem~565\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~565_regout\);

-- Location: LCCOMB_X36_Y23_N8
\regFile_1|mem~1366\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1366_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~693_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~565_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~693_regout\,
	datad => \regFile_1|mem~565_regout\,
	combout => \regFile_1|mem~1366_combout\);

-- Location: LCCOMB_X33_Y20_N4
\regFile_1|mem~1367\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1367_combout\ = (\regFile_1|mem~1366_combout\ & (((\regFile_1|mem~949_regout\)) # (!\i_rAddr1~combout\(3)))) # (!\regFile_1|mem~1366_combout\ & (\i_rAddr1~combout\(3) & (\regFile_1|mem~821_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1366_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~821_regout\,
	datad => \regFile_1|mem~949_regout\,
	combout => \regFile_1|mem~1367_combout\);

-- Location: LCCOMB_X33_Y20_N10
\regFile_1|mem~1368\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1368_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~1365_combout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1367_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1367_combout\,
	datad => \regFile_1|mem~1365_combout\,
	combout => \regFile_1|mem~1368_combout\);

-- Location: LCFF_X36_Y20_N21
\regFile_1|mem~1045\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1045feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1045_regout\);

-- Location: LCCOMB_X31_Y22_N30
\regFile_1|mem~1372\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1372_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~213_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~181_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~213_regout\,
	datad => \regFile_1|mem~181_regout\,
	combout => \regFile_1|mem~1372_combout\);

-- Location: LCCOMB_X24_Y18_N0
\regFile_1|mem~1379\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1379_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~469_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~437_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~469_regout\,
	datad => \regFile_1|mem~437_regout\,
	combout => \regFile_1|mem~1379_combout\);

-- Location: LCFF_X25_Y18_N21
\regFile_1|mem~533\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~533_regout\);

-- Location: LCCOMB_X25_Y18_N20
\regFile_1|mem~1380\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1380_combout\ = (\regFile_1|mem~1379_combout\ & (((\regFile_1|mem~533_regout\)) # (!\i_rAddr1~combout\(1)))) # (!\regFile_1|mem~1379_combout\ & (\i_rAddr1~combout\(1) & ((\regFile_1|mem~501_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1379_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~533_regout\,
	datad => \regFile_1|mem~501_regout\,
	combout => \regFile_1|mem~1380_combout\);

-- Location: LCFF_X30_Y14_N3
\regFile_1|mem~246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~246_regout\);

-- Location: LCFF_X29_Y14_N11
\regFile_1|mem~182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~182_regout\);

-- Location: LCCOMB_X30_Y14_N2
\regFile_1|mem~1394\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1394_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~246_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~182_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~246_regout\,
	datad => \regFile_1|mem~182_regout\,
	combout => \regFile_1|mem~1394_combout\);

-- Location: LCCOMB_X29_Y14_N8
\regFile_1|mem~1395\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1395_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1394_combout\ & (\regFile_1|mem~278_regout\)) # (!\regFile_1|mem~1394_combout\ & ((\regFile_1|mem~214_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~278_regout\,
	datac => \regFile_1|mem~214_regout\,
	datad => \regFile_1|mem~1394_combout\,
	combout => \regFile_1|mem~1395_combout\);

-- Location: LCFF_X33_Y16_N21
\regFile_1|mem~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~118_regout\);

-- Location: LCFF_X32_Y16_N17
\regFile_1|mem~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~86_regout\);

-- Location: LCCOMB_X32_Y16_N16
\regFile_1|mem~1396\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1396_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~86_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~54_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~86_regout\,
	datad => \regFile_1|mem~54_regout\,
	combout => \regFile_1|mem~1396_combout\);

-- Location: LCCOMB_X33_Y16_N20
\regFile_1|mem~1397\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1397_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1396_combout\ & (\regFile_1|mem~150_regout\)) # (!\regFile_1|mem~1396_combout\ & ((\regFile_1|mem~118_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~150_regout\,
	datac => \regFile_1|mem~118_regout\,
	datad => \regFile_1|mem~1396_combout\,
	combout => \regFile_1|mem~1397_combout\);

-- Location: LCCOMB_X33_Y20_N20
\regFile_1|mem~1398\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1398_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~1395_combout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1397_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1397_combout\,
	datad => \regFile_1|mem~1395_combout\,
	combout => \regFile_1|mem~1398_combout\);

-- Location: LCCOMB_X30_Y16_N0
\regFile_1|mem~1402\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1402_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~855_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~599_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~855_regout\,
	datad => \regFile_1|mem~599_regout\,
	combout => \regFile_1|mem~1402_combout\);

-- Location: LCCOMB_X34_Y16_N28
\regFile_1|mem~1403\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1403_combout\ = (\regFile_1|mem~1402_combout\ & (((\regFile_1|mem~983_regout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1402_combout\ & (\i_rAddr1~combout\(2) & (\regFile_1|mem~727_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1402_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~727_regout\,
	datad => \regFile_1|mem~983_regout\,
	combout => \regFile_1|mem~1403_combout\);

-- Location: LCFF_X29_Y17_N9
\regFile_1|mem~919\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~919_regout\);

-- Location: LCFF_X29_Y17_N19
\regFile_1|mem~663\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~663_regout\);

-- Location: LCCOMB_X29_Y17_N8
\regFile_1|mem~1409\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1409_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~919_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~663_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~919_regout\,
	datad => \regFile_1|mem~663_regout\,
	combout => \regFile_1|mem~1409_combout\);

-- Location: LCCOMB_X30_Y21_N6
\regFile_1|mem~1434\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1434_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~248_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~184_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~184_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~248_regout\,
	combout => \regFile_1|mem~1434_combout\);

-- Location: LCCOMB_X30_Y21_N16
\regFile_1|mem~1435\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1435_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1434_combout\ & ((\regFile_1|mem~280_regout\))) # (!\regFile_1|mem~1434_combout\ & (\regFile_1|mem~216_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~216_regout\,
	datac => \regFile_1|mem~280_regout\,
	datad => \regFile_1|mem~1434_combout\,
	combout => \regFile_1|mem~1435_combout\);

-- Location: LCFF_X34_Y15_N17
\regFile_1|mem~505\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~505_regout\);

-- Location: LCFF_X36_Y18_N25
\regFile_1|mem~1050\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1050feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1050_regout\);

-- Location: LCFF_X32_Y16_N9
\regFile_1|mem~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~90_regout\);

-- Location: LCFF_X32_Y16_N31
\regFile_1|mem~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~58_regout\);

-- Location: LCCOMB_X32_Y16_N8
\regFile_1|mem~1476\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1476_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~90_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~58_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~90_regout\,
	datad => \regFile_1|mem~58_regout\,
	combout => \regFile_1|mem~1476_combout\);

-- Location: LCCOMB_X32_Y18_N30
\regFile_1|mem~1484\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1484_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~763_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~635_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~763_regout\,
	datad => \regFile_1|mem~635_regout\,
	combout => \regFile_1|mem~1484_combout\);

-- Location: LCCOMB_X34_Y18_N20
\regFile_1|mem~1486\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1486_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~699_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~571_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~571_regout\,
	datad => \regFile_1|mem~699_regout\,
	combout => \regFile_1|mem~1486_combout\);

-- Location: LCFF_X36_Y19_N11
\regFile_1|mem~923\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~923feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~923_regout\);

-- Location: LCFF_X33_Y17_N17
\regFile_1|mem~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~123_regout\);

-- Location: LCCOMB_X33_Y17_N16
\regFile_1|mem~1496\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1496_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~123_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~59_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~123_regout\,
	datad => \regFile_1|mem~59_regout\,
	combout => \regFile_1|mem~1496_combout\);

-- Location: LCCOMB_X29_Y15_N8
\regFile_1|mem~1499\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1499_combout\ = (\i_rAddr1~combout\(1) & (((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~475_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~443_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~475_regout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~443_regout\,
	combout => \regFile_1|mem~1499_combout\);

-- Location: LCFF_X31_Y14_N21
\regFile_1|mem~764\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~764_regout\);

-- Location: LCCOMB_X35_Y17_N18
\regFile_1|mem~1502\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1502_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~892_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~636_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~892_regout\,
	datad => \regFile_1|mem~636_regout\,
	combout => \regFile_1|mem~1502_combout\);

-- Location: LCCOMB_X35_Y17_N6
\regFile_1|mem~1503\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1503_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1502_combout\ & (\regFile_1|mem~1020_regout\)) # (!\regFile_1|mem~1502_combout\ & ((\regFile_1|mem~764_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1020_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~764_regout\,
	datad => \regFile_1|mem~1502_combout\,
	combout => \regFile_1|mem~1503_combout\);

-- Location: LCFF_X31_Y17_N27
\regFile_1|mem~732\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~732_regout\);

-- Location: LCFF_X32_Y17_N27
\regFile_1|mem~604\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~604_regout\);

-- Location: LCCOMB_X31_Y17_N26
\regFile_1|mem~1504\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1504_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~732_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~604_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~732_regout\,
	datad => \regFile_1|mem~604_regout\,
	combout => \regFile_1|mem~1504_combout\);

-- Location: LCCOMB_X31_Y17_N30
\regFile_1|mem~1505\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1505_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1504_combout\ & (\regFile_1|mem~988_regout\)) # (!\regFile_1|mem~1504_combout\ & ((\regFile_1|mem~860_regout\))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1504_combout\,
	datac => \regFile_1|mem~988_regout\,
	datad => \regFile_1|mem~860_regout\,
	combout => \regFile_1|mem~1505_combout\);

-- Location: LCFF_X35_Y19_N21
\regFile_1|mem~828\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~828_regout\);

-- Location: LCCOMB_X35_Y19_N20
\regFile_1|mem~1506\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1506_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~828_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~572_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~828_regout\,
	datad => \regFile_1|mem~572_regout\,
	combout => \regFile_1|mem~1506_combout\);

-- Location: LCCOMB_X36_Y17_N28
\regFile_1|mem~1507\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1507_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1506_combout\ & (\regFile_1|mem~956_regout\)) # (!\regFile_1|mem~1506_combout\ & ((\regFile_1|mem~700_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~956_regout\,
	datac => \regFile_1|mem~700_regout\,
	datad => \regFile_1|mem~1506_combout\,
	combout => \regFile_1|mem~1507_combout\);

-- Location: LCCOMB_X35_Y19_N16
\regFile_1|mem~1508\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1508_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~1505_combout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1507_combout\,
	datad => \regFile_1|mem~1505_combout\,
	combout => \regFile_1|mem~1508_combout\);

-- Location: LCCOMB_X36_Y19_N20
\regFile_1|mem~1509\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1509_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~796_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~668_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~796_regout\,
	datad => \regFile_1|mem~668_regout\,
	combout => \regFile_1|mem~1509_combout\);

-- Location: LCCOMB_X36_Y19_N30
\regFile_1|mem~1510\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1510_combout\ = (\regFile_1|mem~1509_combout\ & (((\regFile_1|mem~1052_regout\)) # (!\i_rAddr1~combout\(3)))) # (!\regFile_1|mem~1509_combout\ & (\i_rAddr1~combout\(3) & (\regFile_1|mem~924_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1509_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~924_regout\,
	datad => \regFile_1|mem~1052_regout\,
	combout => \regFile_1|mem~1510_combout\);

-- Location: LCCOMB_X35_Y19_N10
\regFile_1|mem~1511\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1511_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1508_combout\ & (\regFile_1|mem~1510_combout\)) # (!\regFile_1|mem~1508_combout\ & ((\regFile_1|mem~1503_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1510_combout\,
	datac => \regFile_1|mem~1508_combout\,
	datad => \regFile_1|mem~1503_combout\,
	combout => \regFile_1|mem~1511_combout\);

-- Location: LCCOMB_X34_Y19_N20
\regFile_1|mem~1512\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1512_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~348_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~316_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~348_regout\,
	datad => \regFile_1|mem~316_regout\,
	combout => \regFile_1|mem~1512_combout\);

-- Location: LCFF_X34_Y17_N27
\regFile_1|mem~156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~156feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~156_regout\);

-- Location: LCFF_X34_Y16_N25
\regFile_1|mem~733\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~733_regout\);

-- Location: LCFF_X34_Y15_N7
\regFile_1|mem~509\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~509_regout\);

-- Location: LCCOMB_X27_Y22_N12
\regFile_1|mem~1539\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1539_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~477_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~445_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~445_regout\,
	datad => \regFile_1|mem~477_regout\,
	combout => \regFile_1|mem~1539_combout\);

-- Location: LCCOMB_X27_Y22_N0
\regFile_1|mem~1540\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1540_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1539_combout\ & (\regFile_1|mem~541_regout\)) # (!\regFile_1|mem~1539_combout\ & ((\regFile_1|mem~509_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~541_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~509_regout\,
	datad => \regFile_1|mem~1539_combout\,
	combout => \regFile_1|mem~1540_combout\);

-- Location: LCCOMB_X27_Y15_N14
\regFile_1|mem~1544\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1544_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~734_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~606_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~734_regout\,
	datad => \regFile_1|mem~606_regout\,
	combout => \regFile_1|mem~1544_combout\);

-- Location: LCCOMB_X32_Y15_N0
\regFile_1|mem~1549\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1549_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~798_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~670_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~798_regout\,
	datad => \regFile_1|mem~670_regout\,
	combout => \regFile_1|mem~1549_combout\);

-- Location: LCFF_X36_Y18_N13
\regFile_1|mem~1054\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1054_regout\);

-- Location: LCCOMB_X35_Y16_N10
\regFile_1|mem~1550\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1550_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1549_combout\ & ((\regFile_1|mem~1054_regout\))) # (!\regFile_1|mem~1549_combout\ & (\regFile_1|mem~926_regout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1549_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1549_combout\,
	datac => \regFile_1|mem~926_regout\,
	datad => \regFile_1|mem~1054_regout\,
	combout => \regFile_1|mem~1550_combout\);

-- Location: LCCOMB_X31_Y15_N30
\regFile_1|mem~1552\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1552_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~350_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~318_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~350_regout\,
	datad => \regFile_1|mem~318_regout\,
	combout => \regFile_1|mem~1552_combout\);

-- Location: LCCOMB_X31_Y15_N6
\regFile_1|mem~1553\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1553_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1552_combout\ & (\regFile_1|mem~414_regout\)) # (!\regFile_1|mem~1552_combout\ & ((\regFile_1|mem~382_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~414_regout\,
	datac => \regFile_1|mem~382_regout\,
	datad => \regFile_1|mem~1552_combout\,
	combout => \regFile_1|mem~1553_combout\);

-- Location: LCCOMB_X31_Y16_N30
\regFile_1|mem~1562\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1562_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~863_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~607_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~863_regout\,
	datad => \regFile_1|mem~607_regout\,
	combout => \regFile_1|mem~1562_combout\);

-- Location: LCCOMB_X34_Y14_N20
\regFile_1|mem~1564\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1564_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~767_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~639_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~639_regout\,
	datad => \regFile_1|mem~767_regout\,
	combout => \regFile_1|mem~1564_combout\);

-- Location: LCFF_X31_Y15_N13
\regFile_1|mem~351\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~351_regout\);

-- Location: LCFF_X36_Y21_N7
\regFile_1|mem~928\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~928feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~928_regout\);

-- Location: LCFF_X32_Y15_N5
\regFile_1|mem~800\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~800_regout\);

-- Location: LCFF_X32_Y15_N19
\regFile_1|mem~672\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~672_regout\);

-- Location: LCCOMB_X32_Y15_N4
\regFile_1|mem~1589\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1589_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~800_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~672_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~800_regout\,
	datad => \regFile_1|mem~672_regout\,
	combout => \regFile_1|mem~1589_combout\);

-- Location: LCFF_X36_Y18_N5
\regFile_1|mem~1056\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1056feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1056_regout\);

-- Location: LCCOMB_X36_Y18_N18
\regFile_1|mem~1590\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1590_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1589_combout\ & ((\regFile_1|mem~1056_regout\))) # (!\regFile_1|mem~1589_combout\ & (\regFile_1|mem~928_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~928_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1056_regout\,
	datad => \regFile_1|mem~1589_combout\,
	combout => \regFile_1|mem~1590_combout\);

-- Location: LCCOMB_X37_Y19_N18
\regFile_1|mem~1599\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1599_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~512_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~448_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~448_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~512_regout\,
	combout => \regFile_1|mem~1599_combout\);

-- Location: LCCOMB_X37_Y19_N6
\regFile_1|mem~1600\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1600_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1599_combout\ & (\regFile_1|mem~544_regout\)) # (!\regFile_1|mem~1599_combout\ & ((\regFile_1|mem~480_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~544_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~480_regout\,
	datad => \regFile_1|mem~1599_combout\,
	combout => \regFile_1|mem~1600_combout\);

-- Location: LCCOMB_X31_Y16_N2
\regFile_1|mem~1602\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1602_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~865_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~609_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~865_regout\,
	datad => \regFile_1|mem~609_regout\,
	combout => \regFile_1|mem~1602_combout\);

-- Location: LCCOMB_X35_Y15_N12
\regFile_1|mem~1609\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1609_combout\ = (\i_rAddr1~combout\(2) & (((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~929_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~673_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~929_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~673_regout\,
	combout => \regFile_1|mem~1609_combout\);

-- Location: LCCOMB_X27_Y16_N0
\regFile_1|mem~1614\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1614_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~385_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~321_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~321_regout\,
	datad => \regFile_1|mem~385_regout\,
	combout => \regFile_1|mem~1614_combout\);

-- Location: LCCOMB_X27_Y16_N8
\regFile_1|mem~1615\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1615_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1614_combout\ & ((\regFile_1|mem~417_regout\))) # (!\regFile_1|mem~1614_combout\ & (\regFile_1|mem~353_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~353_regout\,
	datab => \regFile_1|mem~417_regout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~1614_combout\,
	combout => \regFile_1|mem~1615_combout\);

-- Location: LCFF_X33_Y16_N31
\regFile_1|mem~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~129_regout\);

-- Location: LCFF_X32_Y16_N5
\regFile_1|mem~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~65_regout\);

-- Location: LCCOMB_X33_Y16_N30
\regFile_1|mem~1616\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1616_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~129_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~65_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~129_regout\,
	datad => \regFile_1|mem~65_regout\,
	combout => \regFile_1|mem~1616_combout\);

-- Location: LCCOMB_X33_Y16_N4
\regFile_1|mem~1617\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1617_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1616_combout\ & ((\regFile_1|mem~161_regout\))) # (!\regFile_1|mem~1616_combout\ & (\regFile_1|mem~97_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~97_regout\,
	datac => \regFile_1|mem~161_regout\,
	datad => \regFile_1|mem~1616_combout\,
	combout => \regFile_1|mem~1617_combout\);

-- Location: LCCOMB_X30_Y16_N20
\regFile_1|mem~1618\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1618_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~1615_combout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1615_combout\,
	datad => \regFile_1|mem~1617_combout\,
	combout => \regFile_1|mem~1618_combout\);

-- Location: LCFF_X33_Y15_N5
\regFile_1|mem~545\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~545feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~545_regout\);

-- Location: LCCOMB_X32_Y16_N10
\regFile_1|mem~1636\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1636_combout\ = (\i_rAddr1~combout\(1) & (((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~98_regout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~66_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~66_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~98_regout\,
	datad => \i_rAddr1~combout\(0),
	combout => \regFile_1|mem~1636_combout\);

-- Location: LCFF_X33_Y15_N9
\regFile_1|mem~546\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~546_regout\);

-- Location: LCFF_X31_Y16_N17
\regFile_1|mem~867\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~867_regout\);

-- Location: LCFF_X31_Y16_N11
\regFile_1|mem~611\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~611_regout\);

-- Location: LCCOMB_X31_Y16_N16
\regFile_1|mem~1642\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1642_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~867_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~611_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~867_regout\,
	datad => \regFile_1|mem~611_regout\,
	combout => \regFile_1|mem~1642_combout\);

-- Location: LCFF_X32_Y14_N25
\regFile_1|mem~899\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~899_regout\);

-- Location: LCFF_X32_Y14_N31
\regFile_1|mem~771\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~771_regout\);

-- Location: LCFF_X31_Y18_N9
\regFile_1|mem~643\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~643_regout\);

-- Location: LCCOMB_X32_Y14_N30
\regFile_1|mem~1644\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1644_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~771_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~643_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~771_regout\,
	datad => \regFile_1|mem~643_regout\,
	combout => \regFile_1|mem~1644_combout\);

-- Location: LCFF_X31_Y18_N3
\regFile_1|mem~1027\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1027_regout\);

-- Location: LCCOMB_X32_Y14_N24
\regFile_1|mem~1645\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1645_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1644_combout\ & (\regFile_1|mem~1027_regout\)) # (!\regFile_1|mem~1644_combout\ & ((\regFile_1|mem~899_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1027_regout\,
	datac => \regFile_1|mem~899_regout\,
	datad => \regFile_1|mem~1644_combout\,
	combout => \regFile_1|mem~1645_combout\);

-- Location: LCCOMB_X35_Y15_N30
\regFile_1|mem~1649\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1649_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~931_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~675_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~931_regout\,
	datad => \regFile_1|mem~675_regout\,
	combout => \regFile_1|mem~1649_combout\);

-- Location: LCCOMB_X35_Y15_N16
\regFile_1|mem~1650\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1650_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1649_combout\ & ((\regFile_1|mem~1059_regout\))) # (!\regFile_1|mem~1649_combout\ & (\regFile_1|mem~803_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~803_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1059_regout\,
	datad => \regFile_1|mem~1649_combout\,
	combout => \regFile_1|mem~1650_combout\);

-- Location: LCFF_X27_Y19_N27
\regFile_1|mem~419\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~419_regout\);

-- Location: LCFF_X33_Y15_N1
\regFile_1|mem~547\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~547_regout\);

-- Location: LCCOMB_X31_Y17_N6
\regFile_1|mem~1664\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1664_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~740_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~612_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~740_regout\,
	datad => \regFile_1|mem~612_regout\,
	combout => \regFile_1|mem~1664_combout\);

-- Location: LCFF_X30_Y17_N31
\regFile_1|mem~388\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~388_regout\);

-- Location: LCFF_X34_Y20_N25
\regFile_1|mem~581\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~581_regout\);

-- Location: LCFF_X27_Y19_N3
\regFile_1|mem~325\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~325_regout\);

-- Location: LCFF_X28_Y15_N15
\regFile_1|mem~517\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~517_regout\);

-- Location: LCFF_X29_Y15_N5
\regFile_1|mem~485\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~485_regout\);

-- Location: LCFF_X28_Y15_N21
\regFile_1|mem~453\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~453_regout\);

-- Location: LCCOMB_X29_Y15_N4
\regFile_1|mem~1699\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1699_combout\ = (\i_rAddr1~combout\(0) & (((\regFile_1|mem~485_regout\) # (\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~453_regout\ & ((!\i_rAddr1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~453_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~485_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1699_combout\);

-- Location: LCFF_X28_Y19_N1
\regFile_1|mem~549\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[31]~102_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~549_regout\);

-- Location: LCCOMB_X28_Y15_N14
\regFile_1|mem~1700\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1700_combout\ = (\regFile_1|mem~1699_combout\ & (((\regFile_1|mem~549_regout\)) # (!\i_rAddr1~combout\(1)))) # (!\regFile_1|mem~1699_combout\ & (\i_rAddr1~combout\(1) & (\regFile_1|mem~517_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1699_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~517_regout\,
	datad => \regFile_1|mem~549_regout\,
	combout => \regFile_1|mem~1700_combout\);

-- Location: LCCOMB_X28_Y20_N12
\regFile_1|mem~1702\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1702_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~870_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~614_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~614_regout\,
	datad => \regFile_1|mem~870_regout\,
	combout => \regFile_1|mem~1702_combout\);

-- Location: LCCOMB_X28_Y19_N24
\regFile_1|mem~1703\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1703_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1702_combout\ & (\regFile_1|mem~998_regout\)) # (!\regFile_1|mem~1702_combout\ & ((\regFile_1|mem~742_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~998_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~742_regout\,
	datad => \regFile_1|mem~1702_combout\,
	combout => \regFile_1|mem~1703_combout\);

-- Location: LCCOMB_X25_Y21_N10
\regFile_1|mem~1706\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1706_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~806_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~550_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~550_regout\,
	datad => \regFile_1|mem~806_regout\,
	combout => \regFile_1|mem~1706_combout\);

-- Location: LCCOMB_X24_Y19_N16
\regFile_1|mem~1712\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1712_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~326_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~294_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~326_regout\,
	datad => \regFile_1|mem~294_regout\,
	combout => \regFile_1|mem~1712_combout\);

-- Location: LCCOMB_X24_Y19_N18
\regFile_1|mem~1713\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1713_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1712_combout\ & ((\regFile_1|mem~390_regout\))) # (!\regFile_1|mem~1712_combout\ & (\regFile_1|mem~358_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~358_regout\,
	datac => \regFile_1|mem~1712_combout\,
	datad => \regFile_1|mem~390_regout\,
	combout => \regFile_1|mem~1713_combout\);

-- Location: LCCOMB_X25_Y23_N28
\regFile_1|mem~1722\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1722_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~839_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~583_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~583_regout\,
	datad => \regFile_1|mem~839_regout\,
	combout => \regFile_1|mem~1722_combout\);

-- Location: LCCOMB_X27_Y23_N6
\regFile_1|mem~1723\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1723_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1722_combout\ & (\regFile_1|mem~967_regout\)) # (!\regFile_1|mem~1722_combout\ & ((\regFile_1|mem~711_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~967_regout\,
	datac => \regFile_1|mem~711_regout\,
	datad => \regFile_1|mem~1722_combout\,
	combout => \regFile_1|mem~1723_combout\);

-- Location: LCCOMB_X27_Y18_N24
\regFile_1|mem~1749\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1749_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~776_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~648_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~648_regout\,
	datad => \regFile_1|mem~776_regout\,
	combout => \regFile_1|mem~1749_combout\);

-- Location: LCCOMB_X28_Y16_N16
\regFile_1|mem~1750\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1750_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1749_combout\ & ((\regFile_1|mem~1032_regout\))) # (!\regFile_1|mem~1749_combout\ & (\regFile_1|mem~904_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~904_regout\,
	datac => \regFile_1|mem~1032_regout\,
	datad => \regFile_1|mem~1749_combout\,
	combout => \regFile_1|mem~1750_combout\);

-- Location: LCCOMB_X28_Y21_N20
\regFile_1|mem~1804\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1804_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~747_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~619_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~619_regout\,
	datad => \regFile_1|mem~747_regout\,
	combout => \regFile_1|mem~1804_combout\);

-- Location: LCCOMB_X24_Y18_N2
\regFile_1|mem~1819\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1819_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~459_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~427_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~427_regout\,
	datad => \regFile_1|mem~459_regout\,
	combout => \regFile_1|mem~1819_combout\);

-- Location: LCCOMB_X25_Y18_N4
\regFile_1|mem~1820\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1820_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1819_combout\ & ((\regFile_1|mem~523_regout\))) # (!\regFile_1|mem~1819_combout\ & (\regFile_1|mem~491_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~491_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~523_regout\,
	datad => \regFile_1|mem~1819_combout\,
	combout => \regFile_1|mem~1820_combout\);

-- Location: LCCOMB_X28_Y21_N12
\regFile_1|mem~1822\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1822_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~876_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~620_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~620_regout\,
	datad => \regFile_1|mem~876_regout\,
	combout => \regFile_1|mem~1822_combout\);

-- Location: LCCOMB_X28_Y21_N30
\regFile_1|mem~1823\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1823_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1822_combout\ & ((\regFile_1|mem~1004_regout\))) # (!\regFile_1|mem~1822_combout\ & (\regFile_1|mem~748_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~748_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1004_regout\,
	datad => \regFile_1|mem~1822_combout\,
	combout => \regFile_1|mem~1823_combout\);

-- Location: LCCOMB_X23_Y23_N2
\regFile_1|mem~1876\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1876_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~78_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~46_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~46_regout\,
	datad => \regFile_1|mem~78_regout\,
	combout => \regFile_1|mem~1876_combout\);

-- Location: LCCOMB_X28_Y25_N24
\regFile_1|mem~1879\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1879_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~494_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~430_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~430_regout\,
	datad => \regFile_1|mem~494_regout\,
	combout => \regFile_1|mem~1879_combout\);

-- Location: LCCOMB_X27_Y22_N4
\regFile_1|mem~1880\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1880_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1879_combout\ & ((\regFile_1|mem~526_regout\))) # (!\regFile_1|mem~1879_combout\ & (\regFile_1|mem~462_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~462_regout\,
	datac => \regFile_1|mem~526_regout\,
	datad => \regFile_1|mem~1879_combout\,
	combout => \regFile_1|mem~1880_combout\);

-- Location: LCCOMB_X28_Y23_N8
\regFile_1|mem~1882\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1882_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~847_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~591_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~591_regout\,
	datad => \regFile_1|mem~847_regout\,
	combout => \regFile_1|mem~1882_combout\);

-- Location: LCCOMB_X28_Y23_N26
\regFile_1|mem~1883\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1883_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1882_combout\ & (\regFile_1|mem~975_regout\)) # (!\regFile_1|mem~1882_combout\ & ((\regFile_1|mem~719_regout\))))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~1882_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1882_combout\,
	datac => \regFile_1|mem~975_regout\,
	datad => \regFile_1|mem~719_regout\,
	combout => \regFile_1|mem~1883_combout\);

-- Location: LCCOMB_X29_Y24_N30
\regFile_1|mem~1892\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1892_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~207_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~175_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~175_regout\,
	datad => \regFile_1|mem~207_regout\,
	combout => \regFile_1|mem~1892_combout\);

-- Location: LCCOMB_X29_Y24_N4
\regFile_1|mem~1893\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1893_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1892_combout\ & (\regFile_1|mem~271_regout\)) # (!\regFile_1|mem~1892_combout\ & ((\regFile_1|mem~239_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~271_regout\,
	datac => \regFile_1|mem~239_regout\,
	datad => \regFile_1|mem~1892_combout\,
	combout => \regFile_1|mem~1893_combout\);

-- Location: LCCOMB_X30_Y24_N8
\regFile_1|mem~1912\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1912_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~336_regout\) # ((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~304_regout\ & !\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~336_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~304_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~1912_combout\);

-- Location: LCCOMB_X30_Y24_N30
\regFile_1|mem~1913\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1913_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1912_combout\ & (\regFile_1|mem~400_regout\)) # (!\regFile_1|mem~1912_combout\ & ((\regFile_1|mem~368_regout\))))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~1912_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1912_combout\,
	datac => \regFile_1|mem~400_regout\,
	datad => \regFile_1|mem~368_regout\,
	combout => \regFile_1|mem~1913_combout\);

-- Location: LCCOMB_X28_Y23_N16
\regFile_1|mem~1922\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1922_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~849_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~593_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~593_regout\,
	datad => \regFile_1|mem~849_regout\,
	combout => \regFile_1|mem~1922_combout\);

-- Location: LCCOMB_X28_Y23_N6
\regFile_1|mem~1923\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1923_combout\ = (\regFile_1|mem~1922_combout\ & (((\regFile_1|mem~977_regout\)) # (!\i_rAddr2~combout\(2)))) # (!\regFile_1|mem~1922_combout\ & (\i_rAddr2~combout\(2) & ((\regFile_1|mem~721_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1922_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~977_regout\,
	datad => \regFile_1|mem~721_regout\,
	combout => \regFile_1|mem~1923_combout\);

-- Location: LCCOMB_X31_Y26_N20
\regFile_1|mem~1934\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1934_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~369_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~305_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~305_regout\,
	datad => \regFile_1|mem~369_regout\,
	combout => \regFile_1|mem~1934_combout\);

-- Location: LCCOMB_X31_Y26_N18
\regFile_1|mem~1935\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1935_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1934_combout\ & ((\regFile_1|mem~401_regout\))) # (!\regFile_1|mem~1934_combout\ & (\regFile_1|mem~337_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~337_regout\,
	datac => \regFile_1|mem~1934_combout\,
	datad => \regFile_1|mem~401_regout\,
	combout => \regFile_1|mem~1935_combout\);

-- Location: LCCOMB_X31_Y25_N10
\regFile_1|mem~1936\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1936_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~113_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~49_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~49_regout\,
	datad => \regFile_1|mem~113_regout\,
	combout => \regFile_1|mem~1936_combout\);

-- Location: LCCOMB_X31_Y25_N0
\regFile_1|mem~1937\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1937_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1936_combout\ & (\regFile_1|mem~145_regout\)) # (!\regFile_1|mem~1936_combout\ & ((\regFile_1|mem~81_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~145_regout\,
	datac => \regFile_1|mem~81_regout\,
	datad => \regFile_1|mem~1936_combout\,
	combout => \regFile_1|mem~1937_combout\);

-- Location: LCCOMB_X28_Y23_N24
\regFile_1|mem~1938\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1938_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~1935_combout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~1937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1935_combout\,
	datad => \regFile_1|mem~1937_combout\,
	combout => \regFile_1|mem~1938_combout\);

-- Location: LCCOMB_X32_Y25_N6
\regFile_1|mem~1942\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1942_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~882_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~626_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~626_regout\,
	datad => \regFile_1|mem~882_regout\,
	combout => \regFile_1|mem~1942_combout\);

-- Location: LCCOMB_X32_Y25_N4
\regFile_1|mem~1943\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1943_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1942_combout\ & (\regFile_1|mem~1010_regout\)) # (!\regFile_1|mem~1942_combout\ & ((\regFile_1|mem~754_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1010_regout\,
	datac => \regFile_1|mem~754_regout\,
	datad => \regFile_1|mem~1942_combout\,
	combout => \regFile_1|mem~1943_combout\);

-- Location: LCCOMB_X24_Y24_N12
\regFile_1|mem~1992\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1992_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~340_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~308_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~340_regout\,
	datad => \regFile_1|mem~308_regout\,
	combout => \regFile_1|mem~1992_combout\);

-- Location: LCCOMB_X36_Y23_N6
\regFile_1|mem~2006\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2006_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~693_regout\) # ((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~565_regout\ & !\i_rAddr2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~693_regout\,
	datac => \regFile_1|mem~565_regout\,
	datad => \i_rAddr2~combout\(3),
	combout => \regFile_1|mem~2006_combout\);

-- Location: LCCOMB_X36_Y20_N28
\regFile_1|mem~2009\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2009_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~917_regout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((!\i_rAddr2~combout\(2) & \regFile_1|mem~661_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~917_regout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~661_regout\,
	combout => \regFile_1|mem~2009_combout\);

-- Location: LCCOMB_X36_Y20_N2
\regFile_1|mem~2010\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2010_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2009_combout\ & ((\regFile_1|mem~1045_regout\))) # (!\regFile_1|mem~2009_combout\ & (\regFile_1|mem~789_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~789_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1045_regout\,
	datad => \regFile_1|mem~2009_combout\,
	combout => \regFile_1|mem~2010_combout\);

-- Location: LCCOMB_X29_Y14_N10
\regFile_1|mem~2034\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2034_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~246_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~182_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~182_regout\,
	datad => \regFile_1|mem~246_regout\,
	combout => \regFile_1|mem~2034_combout\);

-- Location: LCCOMB_X29_Y17_N18
\regFile_1|mem~2049\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2049_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~919_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~663_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~919_regout\,
	datac => \regFile_1|mem~663_regout\,
	datad => \i_rAddr2~combout\(3),
	combout => \regFile_1|mem~2049_combout\);

-- Location: LCCOMB_X32_Y16_N30
\regFile_1|mem~2116\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2116_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~90_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~58_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~58_regout\,
	datad => \regFile_1|mem~90_regout\,
	combout => \regFile_1|mem~2116_combout\);

-- Location: LCCOMB_X30_Y16_N26
\regFile_1|mem~2122\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2122_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~859_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~603_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~603_regout\,
	datad => \regFile_1|mem~859_regout\,
	combout => \regFile_1|mem~2122_combout\);

-- Location: LCCOMB_X36_Y19_N4
\regFile_1|mem~2129\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2129_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~923_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~667_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~667_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~923_regout\,
	combout => \regFile_1|mem~2129_combout\);

-- Location: LCCOMB_X36_Y19_N2
\regFile_1|mem~2130\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2130_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2129_combout\ & ((\regFile_1|mem~1051_regout\))) # (!\regFile_1|mem~2129_combout\ & (\regFile_1|mem~795_regout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2129_combout\,
	datac => \regFile_1|mem~795_regout\,
	datad => \regFile_1|mem~1051_regout\,
	combout => \regFile_1|mem~2130_combout\);

-- Location: LCCOMB_X30_Y17_N6
\regFile_1|mem~2134\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2134_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~379_regout\) # ((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~315_regout\ & !\i_rAddr2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~379_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~315_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2134_combout\);

-- Location: LCCOMB_X32_Y17_N26
\regFile_1|mem~2144\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2144_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~732_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~604_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~604_regout\,
	datad => \regFile_1|mem~732_regout\,
	combout => \regFile_1|mem~2144_combout\);

-- Location: LCCOMB_X34_Y17_N14
\regFile_1|mem~2156\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2156_combout\ = (\i_rAddr2~combout\(0) & (((\regFile_1|mem~92_regout\) # (\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~60_regout\ & ((!\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~60_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~92_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2156_combout\);

-- Location: LCCOMB_X34_Y17_N6
\regFile_1|mem~2157\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2157_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2156_combout\ & ((\regFile_1|mem~156_regout\))) # (!\regFile_1|mem~2156_combout\ & (\regFile_1|mem~124_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~124_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2156_combout\,
	datad => \regFile_1|mem~156_regout\,
	combout => \regFile_1|mem~2157_combout\);

-- Location: LCCOMB_X30_Y16_N30
\regFile_1|mem~2162\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2162_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~861_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~605_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~605_regout\,
	datad => \regFile_1|mem~861_regout\,
	combout => \regFile_1|mem~2162_combout\);

-- Location: LCCOMB_X34_Y16_N24
\regFile_1|mem~2163\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2163_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2162_combout\ & (\regFile_1|mem~989_regout\)) # (!\regFile_1|mem~2162_combout\ & ((\regFile_1|mem~733_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~989_regout\,
	datac => \regFile_1|mem~733_regout\,
	datad => \regFile_1|mem~2162_combout\,
	combout => \regFile_1|mem~2163_combout\);

-- Location: LCCOMB_X31_Y18_N24
\regFile_1|mem~2164\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2164_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~765_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~637_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~637_regout\,
	datad => \regFile_1|mem~765_regout\,
	combout => \regFile_1|mem~2164_combout\);

-- Location: LCCOMB_X29_Y14_N14
\regFile_1|mem~2172\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2172_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~221_regout\) # ((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~189_regout\ & !\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~221_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~189_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2172_combout\);

-- Location: LCCOMB_X35_Y21_N24
\regFile_1|mem~2212\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2212_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~223_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~191_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~191_regout\,
	datad => \regFile_1|mem~223_regout\,
	combout => \regFile_1|mem~2212_combout\);

-- Location: LCCOMB_X32_Y15_N18
\regFile_1|mem~2229\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2229_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~800_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~672_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~800_regout\,
	datac => \regFile_1|mem~672_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2229_combout\);

-- Location: LCCOMB_X32_Y15_N10
\regFile_1|mem~2230\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2230_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2229_combout\ & ((\regFile_1|mem~1056_regout\))) # (!\regFile_1|mem~2229_combout\ & (\regFile_1|mem~928_regout\)))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2229_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2229_combout\,
	datac => \regFile_1|mem~928_regout\,
	datad => \regFile_1|mem~1056_regout\,
	combout => \regFile_1|mem~2230_combout\);

-- Location: LCCOMB_X32_Y16_N4
\regFile_1|mem~2256\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2256_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~129_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~65_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~65_regout\,
	datad => \regFile_1|mem~129_regout\,
	combout => \regFile_1|mem~2256_combout\);

-- Location: LCCOMB_X33_Y15_N2
\regFile_1|mem~2279\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2279_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~514_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~450_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~450_regout\,
	datad => \regFile_1|mem~514_regout\,
	combout => \regFile_1|mem~2279_combout\);

-- Location: LCCOMB_X33_Y15_N8
\regFile_1|mem~2280\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2280_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2279_combout\ & (\regFile_1|mem~546_regout\)) # (!\regFile_1|mem~2279_combout\ & ((\regFile_1|mem~482_regout\))))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2279_combout\,
	datac => \regFile_1|mem~546_regout\,
	datad => \regFile_1|mem~482_regout\,
	combout => \regFile_1|mem~2280_combout\);

-- Location: LCCOMB_X31_Y16_N10
\regFile_1|mem~2282\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2282_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~867_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~611_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~611_regout\,
	datad => \regFile_1|mem~867_regout\,
	combout => \regFile_1|mem~2282_combout\);

-- Location: LCCOMB_X31_Y18_N8
\regFile_1|mem~2284\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2284_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~771_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~643_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~643_regout\,
	datad => \regFile_1|mem~771_regout\,
	combout => \regFile_1|mem~2284_combout\);

-- Location: LCCOMB_X31_Y18_N2
\regFile_1|mem~2285\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2285_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2284_combout\ & (\regFile_1|mem~1027_regout\)) # (!\regFile_1|mem~2284_combout\ & ((\regFile_1|mem~899_regout\))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2284_combout\,
	datac => \regFile_1|mem~1027_regout\,
	datad => \regFile_1|mem~899_regout\,
	combout => \regFile_1|mem~2285_combout\);

-- Location: LCCOMB_X35_Y19_N6
\regFile_1|mem~2286\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2286_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~707_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~579_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~707_regout\,
	datac => \regFile_1|mem~579_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2286_combout\);

-- Location: LCCOMB_X35_Y19_N4
\regFile_1|mem~2287\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2287_combout\ = (\regFile_1|mem~2286_combout\ & (((\regFile_1|mem~963_regout\)) # (!\i_rAddr2~combout\(3)))) # (!\regFile_1|mem~2286_combout\ & (\i_rAddr2~combout\(3) & (\regFile_1|mem~835_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2286_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~835_regout\,
	datad => \regFile_1|mem~963_regout\,
	combout => \regFile_1|mem~2287_combout\);

-- Location: LCCOMB_X32_Y19_N16
\regFile_1|mem~2288\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2288_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~2285_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2287_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2287_combout\,
	datad => \regFile_1|mem~2285_combout\,
	combout => \regFile_1|mem~2288_combout\);

-- Location: LCCOMB_X27_Y19_N14
\regFile_1|mem~2294\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2294_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~387_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~323_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~323_regout\,
	datad => \regFile_1|mem~387_regout\,
	combout => \regFile_1|mem~2294_combout\);

-- Location: LCCOMB_X27_Y19_N8
\regFile_1|mem~2295\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2295_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2294_combout\ & ((\regFile_1|mem~419_regout\))) # (!\regFile_1|mem~2294_combout\ & (\regFile_1|mem~355_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~355_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2294_combout\,
	datad => \regFile_1|mem~419_regout\,
	combout => \regFile_1|mem~2295_combout\);

-- Location: LCCOMB_X33_Y15_N14
\regFile_1|mem~2299\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2299_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~483_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~451_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~451_regout\,
	datad => \regFile_1|mem~483_regout\,
	combout => \regFile_1|mem~2299_combout\);

-- Location: LCCOMB_X33_Y15_N0
\regFile_1|mem~2300\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2300_combout\ = (\regFile_1|mem~2299_combout\ & (((\regFile_1|mem~547_regout\) # (!\i_rAddr2~combout\(1))))) # (!\regFile_1|mem~2299_combout\ & (\regFile_1|mem~515_regout\ & ((\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~515_regout\,
	datab => \regFile_1|mem~2299_combout\,
	datac => \regFile_1|mem~547_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2300_combout\);

-- Location: LCCOMB_X32_Y18_N22
\regFile_1|mem~2302\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2302_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~900_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~644_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~644_regout\,
	datad => \regFile_1|mem~900_regout\,
	combout => \regFile_1|mem~2302_combout\);

-- Location: LCCOMB_X33_Y21_N18
\regFile_1|mem~2303\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2303_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2302_combout\ & (\regFile_1|mem~1028_regout\)) # (!\regFile_1|mem~2302_combout\ & ((\regFile_1|mem~772_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1028_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2302_combout\,
	datad => \regFile_1|mem~772_regout\,
	combout => \regFile_1|mem~2303_combout\);

-- Location: LCCOMB_X30_Y17_N28
\regFile_1|mem~2312\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2312_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~356_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~324_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~324_regout\,
	datad => \regFile_1|mem~356_regout\,
	combout => \regFile_1|mem~2312_combout\);

-- Location: LCCOMB_X30_Y17_N30
\regFile_1|mem~2313\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2313_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2312_combout\ & ((\regFile_1|mem~420_regout\))) # (!\regFile_1|mem~2312_combout\ & (\regFile_1|mem~388_regout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2312_combout\,
	datac => \regFile_1|mem~388_regout\,
	datad => \regFile_1|mem~420_regout\,
	combout => \regFile_1|mem~2313_combout\);

-- Location: LCCOMB_X31_Y21_N30
\regFile_1|mem~2314\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2314_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~260_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~196_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~196_regout\,
	datad => \regFile_1|mem~260_regout\,
	combout => \regFile_1|mem~2314_combout\);

-- Location: LCCOMB_X31_Y21_N0
\regFile_1|mem~2315\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2315_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2314_combout\ & ((\regFile_1|mem~292_regout\))) # (!\regFile_1|mem~2314_combout\ & (\regFile_1|mem~228_regout\)))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2314_combout\,
	datac => \regFile_1|mem~228_regout\,
	datad => \regFile_1|mem~292_regout\,
	combout => \regFile_1|mem~2315_combout\);

-- Location: LCCOMB_X33_Y17_N18
\regFile_1|mem~2316\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2316_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~100_regout\) # ((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~68_regout\ & !\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~100_regout\,
	datac => \regFile_1|mem~68_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2316_combout\);

-- Location: LCCOMB_X33_Y17_N4
\regFile_1|mem~2317\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2317_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2316_combout\ & ((\regFile_1|mem~164_regout\))) # (!\regFile_1|mem~2316_combout\ & (\regFile_1|mem~132_regout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2316_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2316_combout\,
	datac => \regFile_1|mem~132_regout\,
	datad => \regFile_1|mem~164_regout\,
	combout => \regFile_1|mem~2317_combout\);

-- Location: LCCOMB_X33_Y19_N12
\regFile_1|mem~2318\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2318_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3)) # (\regFile_1|mem~2315_combout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2317_combout\ & (!\i_rAddr2~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2317_combout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~2315_combout\,
	combout => \regFile_1|mem~2318_combout\);

-- Location: LCCOMB_X29_Y18_N12
\regFile_1|mem~2319\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2319_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~516_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~452_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~452_regout\,
	datad => \regFile_1|mem~516_regout\,
	combout => \regFile_1|mem~2319_combout\);

-- Location: LCCOMB_X29_Y18_N18
\regFile_1|mem~2320\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2320_combout\ = (\regFile_1|mem~2319_combout\ & (((\regFile_1|mem~548_regout\)) # (!\i_rAddr2~combout\(0)))) # (!\regFile_1|mem~2319_combout\ & (\i_rAddr2~combout\(0) & (\regFile_1|mem~484_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2319_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~484_regout\,
	datad => \regFile_1|mem~548_regout\,
	combout => \regFile_1|mem~2320_combout\);

-- Location: LCCOMB_X33_Y19_N10
\regFile_1|mem~2321\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2321_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2318_combout\ & (\regFile_1|mem~2320_combout\)) # (!\regFile_1|mem~2318_combout\ & ((\regFile_1|mem~2313_combout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2320_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2313_combout\,
	datad => \regFile_1|mem~2318_combout\,
	combout => \regFile_1|mem~2321_combout\);

-- Location: LCCOMB_X34_Y20_N24
\regFile_1|mem~2326\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2326_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~709_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~581_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~581_regout\,
	datad => \regFile_1|mem~709_regout\,
	combout => \regFile_1|mem~2326_combout\);

-- Location: LCCOMB_X34_Y20_N0
\regFile_1|mem~2327\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2327_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2326_combout\ & ((\regFile_1|mem~965_regout\))) # (!\regFile_1|mem~2326_combout\ & (\regFile_1|mem~837_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~837_regout\,
	datac => \regFile_1|mem~965_regout\,
	datad => \regFile_1|mem~2326_combout\,
	combout => \regFile_1|mem~2327_combout\);

-- Location: LCCOMB_X27_Y19_N10
\regFile_1|mem~2334\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2334_combout\ = (\i_rAddr2~combout\(0) & (((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~389_regout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~325_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~389_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~325_regout\,
	combout => \regFile_1|mem~2334_combout\);

-- Location: LCCOMB_X35_Y18_N16
\regFile_1|mem~2336\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2336_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~133_regout\) # ((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~69_regout\ & !\i_rAddr2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~133_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~69_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2336_combout\);

-- Location: LCCOMB_X28_Y15_N20
\regFile_1|mem~2339\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2339_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~485_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~453_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~453_regout\,
	datad => \regFile_1|mem~485_regout\,
	combout => \regFile_1|mem~2339_combout\);

-- Location: LCCOMB_X28_Y15_N10
\regFile_1|mem~2340\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2340_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2339_combout\ & ((\regFile_1|mem~549_regout\))) # (!\regFile_1|mem~2339_combout\ & (\regFile_1|mem~517_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~517_regout\,
	datac => \regFile_1|mem~2339_combout\,
	datad => \regFile_1|mem~549_regout\,
	combout => \regFile_1|mem~2340_combout\);

-- Location: LCCOMB_X27_Y24_N6
\ula_1|ula_ctrl_1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_ctrl_1|Mux2~0_combout\ = (\funct~combout\(3)) # ((\funct~combout\(0)) # ((\funct~combout\(2) & \funct~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \funct~combout\(2),
	datab => \funct~combout\(3),
	datac => \funct~combout\(0),
	datad => \funct~combout\(1),
	combout => \ula_1|ula_ctrl_1|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y21_N30
\i_wData3[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[4]~18_combout\ = (\regFile_1|o_rReg2[4]~4_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg1[4]~4_combout\)))) # (!\regFile_1|o_rReg2[4]~4_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg1[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[4]~4_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[4]~4_combout\,
	datad => \i_wData3[4]~8_combout\,
	combout => \i_wData3[4]~18_combout\);

-- Location: LCCOMB_X27_Y24_N2
\i_wData3[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[6]~24_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[6]~6_combout\) # (\regFile_1|o_rReg2[6]~6_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[6]~6_combout\ & \regFile_1|o_rReg2[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[6]~6_combout\,
	datad => \regFile_1|o_rReg2[6]~6_combout\,
	combout => \i_wData3[6]~24_combout\);

-- Location: LCCOMB_X30_Y18_N16
\i_wData3[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[7]~27_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[7]~7_combout\) # (\regFile_1|o_rReg2[7]~7_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[7]~7_combout\ & \regFile_1|o_rReg2[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[7]~7_combout\,
	datad => \regFile_1|o_rReg2[7]~7_combout\,
	combout => \i_wData3[7]~27_combout\);

-- Location: LCCOMB_X27_Y24_N12
\i_wData3[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[8]~30_combout\ = (\regFile_1|o_rReg2[8]~8_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg1[8]~8_combout\)))) # (!\regFile_1|o_rReg2[8]~8_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg1[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[8]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \i_wData3[4]~8_combout\,
	datad => \regFile_1|o_rReg1[8]~8_combout\,
	combout => \i_wData3[8]~30_combout\);

-- Location: LCCOMB_X32_Y20_N10
\i_wData3[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[9]~33_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\i_wData3[4]~8_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[9]~9_combout\) # (\regFile_1|o_rReg1[9]~9_combout\))) # 
-- (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[9]~9_combout\ & \regFile_1|o_rReg1[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \regFile_1|o_rReg2[9]~9_combout\,
	datad => \regFile_1|o_rReg1[9]~9_combout\,
	combout => \i_wData3[9]~33_combout\);

-- Location: LCCOMB_X27_Y24_N30
\i_wData3[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[12]~42_combout\ = (\regFile_1|o_rReg1[12]~12_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg2[12]~12_combout\)))) # (!\regFile_1|o_rReg1[12]~12_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg2[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[12]~12_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \i_wData3[4]~8_combout\,
	datad => \regFile_1|o_rReg2[12]~12_combout\,
	combout => \i_wData3[12]~42_combout\);

-- Location: LCCOMB_X30_Y22_N20
\i_wData3[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[13]~45_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg2[13]~13_combout\) # (\regFile_1|o_rReg1[13]~13_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg2[13]~13_combout\ & \regFile_1|o_rReg1[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg2[13]~13_combout\,
	datad => \regFile_1|o_rReg1[13]~13_combout\,
	combout => \i_wData3[13]~45_combout\);

-- Location: LCCOMB_X32_Y16_N20
\i_wData3[27]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[27]~87_combout\ = (\regFile_1|o_rReg2[27]~27_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg1[27]~27_combout\)))) # (!\regFile_1|o_rReg2[27]~27_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg1[27]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[27]~27_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \regFile_1|o_rReg1[27]~27_combout\,
	combout => \i_wData3[27]~87_combout\);

-- Location: LCCOMB_X30_Y19_N10
\i_wData3[28]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[28]~90_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[28]~28_combout\) # (\regFile_1|o_rReg2[28]~28_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[28]~28_combout\ & \regFile_1|o_rReg2[28]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[28]~28_combout\,
	datad => \regFile_1|o_rReg2[28]~28_combout\,
	combout => \i_wData3[28]~90_combout\);

-- Location: LCCOMB_X34_Y14_N6
\regFile_1|mem~2350\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2350_combout\ = (\i_wAddr3~combout\(0) & (!\i_wAddr3~combout\(1) & (\i_wAddr3~combout\(3) & !\i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2350_combout\);

-- Location: LCCOMB_X35_Y14_N24
\regFile_1|mem~2362\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2362_combout\ = (!\i_wAddr3~combout\(2) & (!\i_wAddr3~combout\(3) & (!\i_wAddr3~combout\(0) & !\i_wAddr3~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(2),
	datab => \i_wAddr3~combout\(3),
	datac => \i_wAddr3~combout\(0),
	datad => \i_wAddr3~combout\(1),
	combout => \regFile_1|mem~2362_combout\);

-- Location: LCCOMB_X35_Y14_N18
\regFile_1|mem~2366\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2366_combout\ = (!\i_wAddr3~combout\(2) & (\i_wAddr3~combout\(3) & (\i_wAddr3~combout\(0) & \i_wAddr3~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(2),
	datab => \i_wAddr3~combout\(3),
	datac => \i_wAddr3~combout\(0),
	datad => \i_wAddr3~combout\(1),
	combout => \regFile_1|mem~2366_combout\);

-- Location: LCCOMB_X35_Y14_N20
\regFile_1|mem~2368\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2368_combout\ = (\i_wAddr3~combout\(2) & (!\i_wAddr3~combout\(3) & (\i_wAddr3~combout\(0) & \i_wAddr3~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(2),
	datab => \i_wAddr3~combout\(3),
	datac => \i_wAddr3~combout\(0),
	datad => \i_wAddr3~combout\(1),
	combout => \regFile_1|mem~2368_combout\);

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ulaOp[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ulaOp(0),
	combout => \ulaOp~combout\(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\funct[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_funct(2),
	combout => \funct~combout\(2));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(9),
	combout => \loadValue~combout\(9));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(10),
	combout => \loadValue~combout\(10));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(13),
	combout => \loadValue~combout\(13));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(14),
	combout => \loadValue~combout\(14));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(15),
	combout => \loadValue~combout\(15));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(17),
	combout => \loadValue~combout\(17));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(19),
	combout => \loadValue~combout\(19));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(21),
	combout => \loadValue~combout\(21));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(24),
	combout => \loadValue~combout\(24));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(25),
	combout => \loadValue~combout\(25));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(28),
	combout => \loadValue~combout\(28));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y18_N12
\regFile_1|mem~522feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~522feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~522feeder_combout\);

-- Location: LCCOMB_X36_Y20_N10
\regFile_1|mem~1036feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1036feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~1036feeder_combout\);

-- Location: LCCOMB_X28_Y25_N20
\regFile_1|mem~430feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~430feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~430feeder_combout\);

-- Location: LCCOMB_X31_Y26_N28
\regFile_1|mem~337feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~337feeder_combout\ = \i_wData3[11]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[11]~41_combout\,
	combout => \regFile_1|mem~337feeder_combout\);

-- Location: LCCOMB_X31_Y26_N14
\regFile_1|mem~305feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~305feeder_combout\ = \i_wData3[11]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[11]~41_combout\,
	combout => \regFile_1|mem~305feeder_combout\);

-- Location: LCCOMB_X36_Y20_N20
\regFile_1|mem~1045feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1045feeder_combout\ = \i_wData3[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[15]~53_combout\,
	combout => \regFile_1|mem~1045feeder_combout\);

-- Location: LCCOMB_X36_Y18_N24
\regFile_1|mem~1050feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1050feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~1050feeder_combout\);

-- Location: LCCOMB_X36_Y19_N10
\regFile_1|mem~923feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~923feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~923feeder_combout\);

-- Location: LCCOMB_X34_Y17_N26
\regFile_1|mem~156feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~156feeder_combout\ = \i_wData3[22]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[22]~74_combout\,
	combout => \regFile_1|mem~156feeder_combout\);

-- Location: LCCOMB_X36_Y21_N6
\regFile_1|mem~928feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~928feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~928feeder_combout\);

-- Location: LCCOMB_X36_Y18_N4
\regFile_1|mem~1056feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1056feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~1056feeder_combout\);

-- Location: LCCOMB_X33_Y15_N4
\regFile_1|mem~545feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~545feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~545feeder_combout\);

-- Location: LCCOMB_X24_Y20_N12
\regFile_1|mem~870feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~870feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~870feeder_combout\);

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr1(0),
	combout => \i_rAddr1~combout\(0));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr1(1),
	combout => \i_rAddr1~combout\(1));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr1(3),
	combout => \i_rAddr1~combout\(3));

-- Location: LCCOMB_X33_Y20_N24
\regFile_1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|Equal0~0_combout\ = (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & !\i_rAddr1~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(0),
	datac => \i_rAddr1~combout\(1),
	datad => \i_rAddr1~combout\(3),
	combout => \regFile_1|Equal0~0_combout\);

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr1(4),
	combout => \i_rAddr1~combout\(4));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ulaOp[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ulaOp(1),
	combout => \ulaOp~combout\(1));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\funct[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_funct(4),
	combout => \funct~combout\(4));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\funct[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_funct(5),
	combout => \funct~combout\(5));

-- Location: LCCOMB_X27_Y23_N28
\i_wData3[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[1]~0_combout\ = (!\ulaOp~combout\(0) & (!\funct~combout\(4) & \funct~combout\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaOp~combout\(0),
	datab => \funct~combout\(4),
	datad => \funct~combout\(5),
	combout => \i_wData3[1]~0_combout\);

-- Location: LCCOMB_X27_Y24_N20
\ula_1|ula_ctrl_1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_ctrl_1|Mux5~0_combout\ = (\ulaOp~combout\(1) & ((\ula_1|ula_ctrl_1|Mux2~0_combout\) # (!\i_wData3[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux2~0_combout\,
	datab => \ulaOp~combout\(1),
	datad => \i_wData3[1]~0_combout\,
	combout => \ula_1|ula_ctrl_1|Mux5~0_combout\);

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr2(4),
	combout => \i_rAddr2~combout\(4));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr2(3),
	combout => \i_rAddr2~combout\(3));

-- Location: LCCOMB_X28_Y17_N28
\regFile_1|mem~198feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~198feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~198feeder_combout\);

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_wAddr3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_wAddr3(4),
	combout => \i_wAddr3~combout\(4));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_wAddr3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_wAddr3(1),
	combout => \i_wAddr3~combout\(1));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_wAddr3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_wAddr3(3),
	combout => \i_wAddr3~combout\(3));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_wAddr3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_wAddr3(2),
	combout => \i_wAddr3~combout\(2));

-- Location: LCCOMB_X34_Y14_N16
\regFile_1|mem~2352\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2352_combout\ = (\i_wAddr3~combout\(0) & (!\i_wAddr3~combout\(1) & (!\i_wAddr3~combout\(3) & \i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2352_combout\);

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_we3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_we3,
	combout => \i_we3~combout\);

-- Location: LCCOMB_X30_Y15_N20
\regFile_1|mem~2378\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2378_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2352_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_wAddr3~combout\(4),
	datac => \regFile_1|mem~2352_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2378_combout\);

-- Location: LCFF_X28_Y17_N29
\regFile_1|mem~198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~198feeder_combout\,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~198_regout\);

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr2(1),
	combout => \i_rAddr2~combout\(1));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_wAddr3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_wAddr3(0),
	combout => \i_wAddr3~combout\(0));

-- Location: LCCOMB_X31_Y14_N4
\regFile_1|mem~2342\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2342_combout\ = (\i_wAddr3~combout\(2) & (!\i_wAddr3~combout\(3) & (!\i_wAddr3~combout\(0) & \i_wAddr3~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(2),
	datab => \i_wAddr3~combout\(3),
	datac => \i_wAddr3~combout\(0),
	datad => \i_wAddr3~combout\(1),
	combout => \regFile_1|mem~2342_combout\);

-- Location: LCCOMB_X31_Y14_N8
\regFile_1|mem~2379\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2379_combout\ = (!\i_wAddr3~combout\(4) & (\i_we3~combout\ & \regFile_1|mem~2342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \i_we3~combout\,
	datac => \regFile_1|mem~2342_combout\,
	combout => \regFile_1|mem~2379_combout\);

-- Location: LCFF_X27_Y17_N21
\regFile_1|mem~230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~230_regout\);

-- Location: LCCOMB_X28_Y17_N30
\regFile_1|mem~166feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~166feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~166feeder_combout\);

-- Location: LCCOMB_X34_Y14_N14
\regFile_1|mem~2358\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2358_combout\ = (!\i_wAddr3~combout\(0) & (!\i_wAddr3~combout\(1) & (!\i_wAddr3~combout\(3) & \i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2358_combout\);

-- Location: LCCOMB_X31_Y14_N10
\regFile_1|mem~2380\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2380_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2358_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datac => \regFile_1|mem~2358_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2380_combout\);

-- Location: LCFF_X28_Y17_N31
\regFile_1|mem~166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~166feeder_combout\,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~166_regout\);

-- Location: LCCOMB_X28_Y17_N20
\regFile_1|mem~1714\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1714_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~230_regout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~166_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~230_regout\,
	datad => \regFile_1|mem~166_regout\,
	combout => \regFile_1|mem~1714_combout\);

-- Location: LCCOMB_X35_Y24_N30
\regFile_1|mem~2381\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2381_combout\ = (\regFile_1|mem~2368_combout\ & (!\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2368_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2381_combout\);

-- Location: LCFF_X27_Y17_N17
\regFile_1|mem~262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~262_regout\);

-- Location: LCCOMB_X28_Y17_N10
\regFile_1|mem~1715\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1715_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1714_combout\ & ((\regFile_1|mem~262_regout\))) # (!\regFile_1|mem~1714_combout\ & (\regFile_1|mem~198_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~198_regout\,
	datac => \regFile_1|mem~1714_combout\,
	datad => \regFile_1|mem~262_regout\,
	combout => \regFile_1|mem~1715_combout\);

-- Location: LCCOMB_X23_Y19_N28
\regFile_1|mem~102feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~102feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~102feeder_combout\);

-- Location: LCCOMB_X34_Y14_N10
\regFile_1|mem~2346\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2346_combout\ = (!\i_wAddr3~combout\(0) & (\i_wAddr3~combout\(1) & (!\i_wAddr3~combout\(3) & !\i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2346_combout\);

-- Location: LCCOMB_X31_Y14_N28
\regFile_1|mem~2382\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2382_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2346_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datac => \regFile_1|mem~2346_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2382_combout\);

-- Location: LCFF_X23_Y19_N29
\regFile_1|mem~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~102feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~102_regout\);

-- Location: LCCOMB_X23_Y19_N14
\regFile_1|mem~134feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~134feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~134feeder_combout\);

-- Location: LCCOMB_X34_Y14_N22
\regFile_1|mem~2370\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2370_combout\ = (\i_wAddr3~combout\(0) & (\i_wAddr3~combout\(1) & (!\i_wAddr3~combout\(3) & !\i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2370_combout\);

-- Location: LCCOMB_X31_Y14_N22
\regFile_1|mem~2385\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2385_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2370_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2370_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2385_combout\);

-- Location: LCFF_X23_Y19_N15
\regFile_1|mem~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~134feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~134_regout\);

-- Location: LCCOMB_X35_Y24_N6
\regFile_1|mem~2384\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2384_combout\ = (\regFile_1|mem~2362_combout\ & (!\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2362_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2384_combout\);

-- Location: LCFF_X24_Y22_N5
\regFile_1|mem~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~38_regout\);

-- Location: LCCOMB_X25_Y22_N28
\regFile_1|mem~70feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~70feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~70feeder_combout\);

-- Location: LCCOMB_X34_Y14_N2
\regFile_1|mem~2354\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2354_combout\ = (\i_wAddr3~combout\(0) & (!\i_wAddr3~combout\(1) & (!\i_wAddr3~combout\(3) & !\i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2354_combout\);

-- Location: LCCOMB_X31_Y16_N6
\regFile_1|mem~2383\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2383_combout\ = (\i_we3~combout\ & (!\i_wAddr3~combout\(4) & \regFile_1|mem~2354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_we3~combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \regFile_1|mem~2354_combout\,
	combout => \regFile_1|mem~2383_combout\);

-- Location: LCFF_X25_Y22_N29
\regFile_1|mem~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~70feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~70_regout\);

-- Location: LCCOMB_X24_Y22_N4
\regFile_1|mem~1716\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1716_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~70_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~38_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~38_regout\,
	datad => \regFile_1|mem~70_regout\,
	combout => \regFile_1|mem~1716_combout\);

-- Location: LCCOMB_X23_Y19_N18
\regFile_1|mem~1717\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1717_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1716_combout\ & ((\regFile_1|mem~134_regout\))) # (!\regFile_1|mem~1716_combout\ & (\regFile_1|mem~102_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~102_regout\,
	datac => \regFile_1|mem~134_regout\,
	datad => \regFile_1|mem~1716_combout\,
	combout => \regFile_1|mem~1717_combout\);

-- Location: LCCOMB_X28_Y19_N14
\regFile_1|mem~1718\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1718_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~1715_combout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~1717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1715_combout\,
	datad => \regFile_1|mem~1717_combout\,
	combout => \regFile_1|mem~1718_combout\);

-- Location: LCCOMB_X35_Y14_N30
\regFile_1|mem~2372\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2372_combout\ = (\i_wAddr3~combout\(2) & (\i_wAddr3~combout\(3) & (\i_wAddr3~combout\(0) & \i_wAddr3~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(2),
	datab => \i_wAddr3~combout\(3),
	datac => \i_wAddr3~combout\(0),
	datad => \i_wAddr3~combout\(1),
	combout => \regFile_1|mem~2372_combout\);

-- Location: LCCOMB_X37_Y19_N22
\regFile_1|mem~2389\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2389_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2372_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2372_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2389_combout\);

-- Location: LCFF_X28_Y19_N23
\regFile_1|mem~518\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~518_regout\);

-- Location: LCCOMB_X34_Y14_N0
\regFile_1|mem~2356\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2356_combout\ = (\i_wAddr3~combout\(0) & (!\i_wAddr3~combout\(1) & (\i_wAddr3~combout\(3) & \i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2356_combout\);

-- Location: LCCOMB_X34_Y15_N16
\regFile_1|mem~2386\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2386_combout\ = (\i_we3~combout\ & (!\i_wAddr3~combout\(4) & \regFile_1|mem~2356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_we3~combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \regFile_1|mem~2356_combout\,
	combout => \regFile_1|mem~2386_combout\);

-- Location: LCFF_X29_Y18_N25
\regFile_1|mem~454\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~454_regout\);

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr2(0),
	combout => \i_rAddr2~combout\(0));

-- Location: LCCOMB_X25_Y22_N26
\regFile_1|mem~486feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~486feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~486feeder_combout\);

-- Location: LCCOMB_X34_Y14_N24
\regFile_1|mem~2348\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2348_combout\ = (!\i_wAddr3~combout\(0) & (\i_wAddr3~combout\(1) & (\i_wAddr3~combout\(3) & \i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2348_combout\);

-- Location: LCCOMB_X34_Y15_N22
\regFile_1|mem~2387\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2387_combout\ = (\i_we3~combout\ & (\regFile_1|mem~2348_combout\ & !\i_wAddr3~combout\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_we3~combout\,
	datab => \regFile_1|mem~2348_combout\,
	datad => \i_wAddr3~combout\(4),
	combout => \regFile_1|mem~2387_combout\);

-- Location: LCFF_X25_Y22_N27
\regFile_1|mem~486\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~486feeder_combout\,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~486_regout\);

-- Location: LCCOMB_X29_Y18_N10
\regFile_1|mem~422feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~422feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~422feeder_combout\);

-- Location: LCCOMB_X34_Y14_N4
\regFile_1|mem~2364\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2364_combout\ = (!\i_wAddr3~combout\(0) & (!\i_wAddr3~combout\(1) & (\i_wAddr3~combout\(3) & \i_wAddr3~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(0),
	datab => \i_wAddr3~combout\(1),
	datac => \i_wAddr3~combout\(3),
	datad => \i_wAddr3~combout\(2),
	combout => \regFile_1|mem~2364_combout\);

-- Location: LCCOMB_X33_Y15_N22
\regFile_1|mem~2388\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2388_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2364_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2364_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2388_combout\);

-- Location: LCFF_X29_Y18_N11
\regFile_1|mem~422\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~422feeder_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~422_regout\);

-- Location: LCCOMB_X29_Y18_N30
\regFile_1|mem~1719\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1719_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~486_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~422_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~486_regout\,
	datad => \regFile_1|mem~422_regout\,
	combout => \regFile_1|mem~1719_combout\);

-- Location: LCCOMB_X29_Y18_N24
\regFile_1|mem~1720\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1720_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1719_combout\ & (\regFile_1|mem~518_regout\)) # (!\regFile_1|mem~1719_combout\ & ((\regFile_1|mem~454_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~518_regout\,
	datac => \regFile_1|mem~454_regout\,
	datad => \regFile_1|mem~1719_combout\,
	combout => \regFile_1|mem~1720_combout\);

-- Location: LCCOMB_X28_Y19_N4
\regFile_1|mem~1721\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1721_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1718_combout\ & ((\regFile_1|mem~1720_combout\))) # (!\regFile_1|mem~1718_combout\ & (\regFile_1|mem~1713_combout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1713_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1718_combout\,
	datad => \regFile_1|mem~1720_combout\,
	combout => \regFile_1|mem~1721_combout\);

-- Location: LCCOMB_X28_Y16_N24
\regFile_1|mem~1030feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1030feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~1030feeder_combout\);

-- Location: LCCOMB_X37_Y19_N20
\regFile_1|mem~2373\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2373_combout\ = (\i_wAddr3~combout\(4) & (\regFile_1|mem~2372_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2372_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2373_combout\);

-- Location: LCFF_X28_Y16_N25
\regFile_1|mem~1030\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1030feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1030_regout\);

-- Location: LCCOMB_X35_Y24_N22
\regFile_1|mem~2367\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2367_combout\ = (\regFile_1|mem~2366_combout\ & (\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2366_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2367_combout\);

-- Location: LCFF_X27_Y18_N17
\regFile_1|mem~902\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~902_regout\);

-- Location: LCCOMB_X31_Y14_N24
\regFile_1|mem~2371\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2371_combout\ = (\i_wAddr3~combout\(4) & (\regFile_1|mem~2370_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2370_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2371_combout\);

-- Location: LCFF_X27_Y18_N19
\regFile_1|mem~646\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~646_regout\);

-- Location: LCCOMB_X28_Y16_N0
\regFile_1|mem~774feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~774feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~774feeder_combout\);

-- Location: LCCOMB_X35_Y24_N16
\regFile_1|mem~2369\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2369_combout\ = (\regFile_1|mem~2368_combout\ & (\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2368_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2369_combout\);

-- Location: LCFF_X28_Y16_N1
\regFile_1|mem~774\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~774feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~774_regout\);

-- Location: LCCOMB_X27_Y18_N18
\regFile_1|mem~1709\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1709_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~774_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~646_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~646_regout\,
	datad => \regFile_1|mem~774_regout\,
	combout => \regFile_1|mem~1709_combout\);

-- Location: LCCOMB_X27_Y18_N16
\regFile_1|mem~1710\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1710_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1709_combout\ & (\regFile_1|mem~1030_regout\)) # (!\regFile_1|mem~1709_combout\ & ((\regFile_1|mem~902_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1030_regout\,
	datac => \regFile_1|mem~902_regout\,
	datad => \regFile_1|mem~1709_combout\,
	combout => \regFile_1|mem~1710_combout\);

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr2(2),
	combout => \i_rAddr2~combout\(2));

-- Location: LCCOMB_X31_Y14_N16
\regFile_1|mem~2359\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2359_combout\ = (\i_wAddr3~combout\(4) & (\regFile_1|mem~2358_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datac => \regFile_1|mem~2358_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2359_combout\);

-- Location: LCFF_X25_Y21_N17
\regFile_1|mem~678\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~678_regout\);

-- Location: LCCOMB_X34_Y15_N6
\regFile_1|mem~2365\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2365_combout\ = (\i_we3~combout\ & (\regFile_1|mem~2364_combout\ & \i_wAddr3~combout\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_we3~combout\,
	datab => \regFile_1|mem~2364_combout\,
	datad => \i_wAddr3~combout\(4),
	combout => \regFile_1|mem~2365_combout\);

-- Location: LCFF_X25_Y20_N21
\regFile_1|mem~934\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~934_regout\);

-- Location: LCCOMB_X25_Y21_N16
\regFile_1|mem~1707\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1707_combout\ = (\regFile_1|mem~1706_combout\ & (((\regFile_1|mem~934_regout\)) # (!\i_rAddr2~combout\(2)))) # (!\regFile_1|mem~1706_combout\ & (\i_rAddr2~combout\(2) & (\regFile_1|mem~678_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1706_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~678_regout\,
	datad => \regFile_1|mem~934_regout\,
	combout => \regFile_1|mem~1707_combout\);

-- Location: LCCOMB_X30_Y15_N26
\regFile_1|mem~2351\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2351_combout\ = (\regFile_1|mem~2350_combout\ & (\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2350_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2351_combout\);

-- Location: LCFF_X27_Y23_N29
\regFile_1|mem~838\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~838_regout\);

-- Location: LCCOMB_X28_Y20_N2
\regFile_1|mem~582feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~582feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~582feeder_combout\);

-- Location: LCCOMB_X31_Y16_N8
\regFile_1|mem~2355\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2355_combout\ = (\i_we3~combout\ & (\i_wAddr3~combout\(4) & \regFile_1|mem~2354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_we3~combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \regFile_1|mem~2354_combout\,
	combout => \regFile_1|mem~2355_combout\);

-- Location: LCFF_X28_Y20_N3
\regFile_1|mem~582\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~582feeder_combout\,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~582_regout\);

-- Location: LCCOMB_X30_Y15_N4
\regFile_1|mem~2353\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2353_combout\ = (\regFile_1|mem~2352_combout\ & (\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2352_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2353_combout\);

-- Location: LCFF_X27_Y23_N3
\regFile_1|mem~710\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~710_regout\);

-- Location: LCCOMB_X28_Y20_N24
\regFile_1|mem~1704\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1704_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~710_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~582_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~582_regout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~710_regout\,
	combout => \regFile_1|mem~1704_combout\);

-- Location: LCCOMB_X27_Y20_N18
\regFile_1|mem~1705\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1705_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1704_combout\ & (\regFile_1|mem~966_regout\)) # (!\regFile_1|mem~1704_combout\ & ((\regFile_1|mem~838_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~966_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~838_regout\,
	datad => \regFile_1|mem~1704_combout\,
	combout => \regFile_1|mem~1705_combout\);

-- Location: LCCOMB_X28_Y19_N10
\regFile_1|mem~1708\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1708_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~1705_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~1707_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1707_combout\,
	datad => \regFile_1|mem~1705_combout\,
	combout => \regFile_1|mem~1708_combout\);

-- Location: LCCOMB_X28_Y19_N16
\regFile_1|mem~1711\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1711_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1708_combout\ & ((\regFile_1|mem~1710_combout\))) # (!\regFile_1|mem~1708_combout\ & (\regFile_1|mem~1703_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1703_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1710_combout\,
	datad => \regFile_1|mem~1708_combout\,
	combout => \regFile_1|mem~1711_combout\);

-- Location: LCCOMB_X28_Y19_N6
\regFile_1|o_rReg2[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[0]~0_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1711_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1721_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1721_combout\,
	datad => \regFile_1|mem~1711_combout\,
	combout => \regFile_1|o_rReg2[0]~0_combout\);

-- Location: LCCOMB_X28_Y19_N30
\i_wData3[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[0]~3_combout\ = (\i_wData3[0]~2_combout\ & ((\ula_1|ula_ctrl_1|Mux5~0_combout\ & ((\regFile_1|o_rReg1[0]~0_combout\) # (\regFile_1|o_rReg2[0]~0_combout\))) # (!\ula_1|ula_ctrl_1|Mux5~0_combout\ & (\regFile_1|o_rReg1[0]~0_combout\ & 
-- \regFile_1|o_rReg2[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[0]~2_combout\,
	datab => \ula_1|ula_ctrl_1|Mux5~0_combout\,
	datac => \regFile_1|o_rReg1[0]~0_combout\,
	datad => \regFile_1|o_rReg2[0]~0_combout\,
	combout => \i_wData3[0]~3_combout\);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(0),
	combout => \loadValue~combout\(0));

-- Location: LCCOMB_X31_Y20_N0
\ula_1|ula_1|SS0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~0_combout\ = (\regFile_1|o_rReg2[0]~0_combout\ & (\regFile_1|o_rReg1[0]~0_combout\ $ (VCC))) # (!\regFile_1|o_rReg2[0]~0_combout\ & ((\regFile_1|o_rReg1[0]~0_combout\) # (GND)))
-- \ula_1|ula_1|SS0|Add0~1\ = CARRY((\regFile_1|o_rReg1[0]~0_combout\) # (!\regFile_1|o_rReg2[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[0]~0_combout\,
	datab => \regFile_1|o_rReg1[0]~0_combout\,
	datad => VCC,
	combout => \ula_1|ula_1|SS0|Add0~0_combout\,
	cout => \ula_1|ula_1|SS0|Add0~1\);

-- Location: LCCOMB_X29_Y20_N0
\ula_1|ula_1|SS0|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~0_combout\ = (\regFile_1|o_rReg2[0]~0_combout\ & (\regFile_1|o_rReg1[0]~0_combout\ $ (VCC))) # (!\regFile_1|o_rReg2[0]~0_combout\ & (\regFile_1|o_rReg1[0]~0_combout\ & VCC))
-- \ula_1|ula_1|SS0|Add1~1\ = CARRY((\regFile_1|o_rReg2[0]~0_combout\ & \regFile_1|o_rReg1[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[0]~0_combout\,
	datab => \regFile_1|o_rReg1[0]~0_combout\,
	datad => VCC,
	combout => \ula_1|ula_1|SS0|Add1~0_combout\,
	cout => \ula_1|ula_1|SS0|Add1~1\);

-- Location: LCCOMB_X28_Y19_N18
\i_wData3[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[0]~5_combout\ = (\ula_1|ula_ctrl_1|Mux3~1_combout\ & (!\ula_1|ula_ctrl_1|Mux5~0_combout\ & (\ula_1|ula_1|SS0|Add0~0_combout\))) # (!\ula_1|ula_ctrl_1|Mux3~1_combout\ & (((\ula_1|ula_1|SS0|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux3~1_combout\,
	datab => \ula_1|ula_ctrl_1|Mux5~0_combout\,
	datac => \ula_1|ula_1|SS0|Add0~0_combout\,
	datad => \ula_1|ula_1|SS0|Add1~0_combout\,
	combout => \i_wData3[0]~5_combout\);

-- Location: LCCOMB_X27_Y23_N24
\ula_1|ula_ctrl_1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_ctrl_1|Mux3~0_combout\ = (!\funct~combout\(4) & \funct~combout\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \funct~combout\(4),
	datad => \funct~combout\(5),
	combout => \ula_1|ula_ctrl_1|Mux3~0_combout\);

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\funct[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_funct(3),
	combout => \funct~combout\(3));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\funct[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_funct(0),
	combout => \funct~combout\(0));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\funct[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_funct(1),
	combout => \funct~combout\(1));

-- Location: LCCOMB_X27_Y24_N28
\ula_1|ula_ctrl_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_ctrl_1|Mux0~0_combout\ = (\funct~combout\(3)) # ((\funct~combout\(1)) # ((!\funct~combout\(2) & \funct~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \funct~combout\(2),
	datab => \funct~combout\(3),
	datac => \funct~combout\(0),
	datad => \funct~combout\(1),
	combout => \ula_1|ula_ctrl_1|Mux0~0_combout\);

-- Location: LCCOMB_X27_Y23_N30
\ula_1|ula_ctrl_1|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_ctrl_1|Mux3~1_combout\ = (\ulaOp~combout\(0)) # ((\ulaOp~combout\(1) & ((\ula_1|ula_ctrl_1|Mux0~0_combout\) # (!\ula_1|ula_ctrl_1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ulaOp~combout\(0),
	datab => \ulaOp~combout\(1),
	datac => \ula_1|ula_ctrl_1|Mux3~0_combout\,
	datad => \ula_1|ula_ctrl_1|Mux0~0_combout\,
	combout => \ula_1|ula_ctrl_1|Mux3~1_combout\);

-- Location: LCCOMB_X28_Y19_N20
\i_wData3[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[0]~4_combout\ = ((\i_wData3[0]~3_combout\) # ((\ula_1|ula_ctrl_1|Mux5~0_combout\ & \ula_1|ula_ctrl_1|Mux3~1_combout\))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \ula_1|ula_ctrl_1|Mux5~0_combout\,
	datac => \ula_1|ula_ctrl_1|Mux3~1_combout\,
	datad => \i_wData3[0]~3_combout\,
	combout => \i_wData3[0]~4_combout\);

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(31),
	combout => \loadValue~combout\(31));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\load_en~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_load_en,
	combout => \load_en~combout\);

-- Location: LCCOMB_X27_Y24_N8
\i_wData3[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[0]~2_combout\ = (\i_wData3[1]~1_combout\ & (!\load_en~combout\ & (\ulaOp~combout\(1) & \i_wData3[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[1]~1_combout\,
	datab => \load_en~combout\,
	datac => \ulaOp~combout\(1),
	datad => \i_wData3[1]~0_combout\,
	combout => \i_wData3[0]~2_combout\);

-- Location: LCCOMB_X27_Y21_N4
\regFile_1|mem~805feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~805feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~805feeder_combout\);

-- Location: LCFF_X27_Y21_N5
\regFile_1|mem~805\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~805feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~805_regout\);

-- Location: LCFF_X27_Y21_N23
\regFile_1|mem~1061\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1061_regout\);

-- Location: LCFF_X29_Y17_N11
\regFile_1|mem~677\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~677_regout\);

-- Location: LCCOMB_X29_Y17_N10
\regFile_1|mem~2329\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2329_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~933_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~677_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~933_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~677_regout\,
	datad => \i_rAddr2~combout\(3),
	combout => \regFile_1|mem~2329_combout\);

-- Location: LCCOMB_X27_Y21_N22
\regFile_1|mem~2330\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2330_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2329_combout\ & ((\regFile_1|mem~1061_regout\))) # (!\regFile_1|mem~2329_combout\ & (\regFile_1|mem~805_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~805_regout\,
	datac => \regFile_1|mem~1061_regout\,
	datad => \regFile_1|mem~2329_combout\,
	combout => \regFile_1|mem~2330_combout\);

-- Location: LCCOMB_X31_Y14_N20
\regFile_1|mem~2347\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2347_combout\ = (\i_wAddr3~combout\(4) & (\regFile_1|mem~2346_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2346_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2347_combout\);

-- Location: LCFF_X31_Y18_N29
\regFile_1|mem~645\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~645_regout\);

-- Location: LCCOMB_X31_Y18_N28
\regFile_1|mem~2324\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2324_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~773_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~645_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~645_regout\,
	datad => \regFile_1|mem~773_regout\,
	combout => \regFile_1|mem~2324_combout\);

-- Location: LCCOMB_X34_Y15_N10
\regFile_1|mem~2349\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2349_combout\ = (\i_we3~combout\ & (\regFile_1|mem~2348_combout\ & \i_wAddr3~combout\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_we3~combout\,
	datab => \regFile_1|mem~2348_combout\,
	datad => \i_wAddr3~combout\(4),
	combout => \regFile_1|mem~2349_combout\);

-- Location: LCFF_X31_Y18_N7
\regFile_1|mem~1029\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1029_regout\);

-- Location: LCCOMB_X28_Y18_N18
\regFile_1|mem~901feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~901feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~901feeder_combout\);

-- Location: LCCOMB_X31_Y14_N26
\regFile_1|mem~2344\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2344_combout\ = (!\i_wAddr3~combout\(2) & (\i_wAddr3~combout\(3) & (!\i_wAddr3~combout\(0) & \i_wAddr3~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(2),
	datab => \i_wAddr3~combout\(3),
	datac => \i_wAddr3~combout\(0),
	datad => \i_wAddr3~combout\(1),
	combout => \regFile_1|mem~2344_combout\);

-- Location: LCCOMB_X31_Y14_N2
\regFile_1|mem~2345\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2345_combout\ = (\i_wAddr3~combout\(4) & (\regFile_1|mem~2344_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2344_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2345_combout\);

-- Location: LCFF_X28_Y18_N19
\regFile_1|mem~901\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~901feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~901_regout\);

-- Location: LCCOMB_X31_Y18_N6
\regFile_1|mem~2325\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2325_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2324_combout\ & (\regFile_1|mem~1029_regout\)) # (!\regFile_1|mem~2324_combout\ & ((\regFile_1|mem~901_regout\))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2324_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2324_combout\,
	datac => \regFile_1|mem~1029_regout\,
	datad => \regFile_1|mem~901_regout\,
	combout => \regFile_1|mem~2325_combout\);

-- Location: LCCOMB_X31_Y21_N4
\regFile_1|mem~2328\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2328_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0)) # (\regFile_1|mem~2325_combout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2327_combout\ & (!\i_rAddr2~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2327_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \i_rAddr2~combout\(0),
	datad => \regFile_1|mem~2325_combout\,
	combout => \regFile_1|mem~2328_combout\);

-- Location: LCCOMB_X27_Y15_N26
\regFile_1|mem~997feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~997feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~997feeder_combout\);

-- Location: LCCOMB_X34_Y15_N8
\regFile_1|mem~2357\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2357_combout\ = (\i_we3~combout\ & (\i_wAddr3~combout\(4) & \regFile_1|mem~2356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_we3~combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \regFile_1|mem~2356_combout\,
	combout => \regFile_1|mem~2357_combout\);

-- Location: LCFF_X27_Y15_N27
\regFile_1|mem~997\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~997feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~997_regout\);

-- Location: LCFF_X30_Y16_N5
\regFile_1|mem~613\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~613_regout\);

-- Location: LCFF_X30_Y16_N19
\regFile_1|mem~869\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~869_regout\);

-- Location: LCCOMB_X30_Y16_N4
\regFile_1|mem~2322\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2322_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~869_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~613_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~613_regout\,
	datad => \regFile_1|mem~869_regout\,
	combout => \regFile_1|mem~2322_combout\);

-- Location: LCCOMB_X27_Y15_N12
\regFile_1|mem~741feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~741feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~741feeder_combout\);

-- Location: LCFF_X27_Y15_N13
\regFile_1|mem~741\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~741feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~741_regout\);

-- Location: LCCOMB_X27_Y15_N22
\regFile_1|mem~2323\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2323_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2322_combout\ & (\regFile_1|mem~997_regout\)) # (!\regFile_1|mem~2322_combout\ & ((\regFile_1|mem~741_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~997_regout\,
	datac => \regFile_1|mem~2322_combout\,
	datad => \regFile_1|mem~741_regout\,
	combout => \regFile_1|mem~2323_combout\);

-- Location: LCCOMB_X31_Y21_N6
\regFile_1|mem~2331\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2331_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2328_combout\ & (\regFile_1|mem~2330_combout\)) # (!\regFile_1|mem~2328_combout\ & ((\regFile_1|mem~2323_combout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2330_combout\,
	datac => \regFile_1|mem~2328_combout\,
	datad => \regFile_1|mem~2323_combout\,
	combout => \regFile_1|mem~2331_combout\);

-- Location: LCCOMB_X28_Y14_N0
\regFile_1|mem~261feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~261feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~261feeder_combout\);

-- Location: LCFF_X28_Y14_N1
\regFile_1|mem~261\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~261feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~261_regout\);

-- Location: LCFF_X28_Y17_N19
\regFile_1|mem~197\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~197_regout\);

-- Location: LCCOMB_X28_Y17_N18
\regFile_1|mem~2332\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2332_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~229_regout\) # ((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~197_regout\ & !\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~229_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~197_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2332_combout\);

-- Location: LCCOMB_X28_Y14_N10
\regFile_1|mem~293feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~293feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~293feeder_combout\);

-- Location: LCFF_X28_Y14_N11
\regFile_1|mem~293\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~293feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~293_regout\);

-- Location: LCCOMB_X28_Y15_N4
\regFile_1|mem~2333\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2333_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2332_combout\ & ((\regFile_1|mem~293_regout\))) # (!\regFile_1|mem~2332_combout\ & (\regFile_1|mem~261_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~261_regout\,
	datac => \regFile_1|mem~2332_combout\,
	datad => \regFile_1|mem~293_regout\,
	combout => \regFile_1|mem~2333_combout\);

-- Location: LCCOMB_X35_Y24_N10
\regFile_1|mem~2377\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2377_combout\ = (\regFile_1|mem~2366_combout\ & (!\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2366_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2377_combout\);

-- Location: LCFF_X27_Y19_N5
\regFile_1|mem~421\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~421_regout\);

-- Location: LCCOMB_X35_Y22_N18
\regFile_1|mem~357feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~357feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~357feeder_combout\);

-- Location: LCCOMB_X30_Y15_N18
\regFile_1|mem~2375\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2375_combout\ = (\regFile_1|mem~2350_combout\ & (!\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2350_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2375_combout\);

-- Location: LCFF_X35_Y22_N19
\regFile_1|mem~357\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~357feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~357_regout\);

-- Location: LCCOMB_X27_Y19_N4
\regFile_1|mem~2335\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2335_combout\ = (\regFile_1|mem~2334_combout\ & (((\regFile_1|mem~421_regout\)) # (!\i_rAddr2~combout\(0)))) # (!\regFile_1|mem~2334_combout\ & (\i_rAddr2~combout\(0) & ((\regFile_1|mem~357_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2334_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~421_regout\,
	datad => \regFile_1|mem~357_regout\,
	combout => \regFile_1|mem~2335_combout\);

-- Location: LCFF_X35_Y18_N27
\regFile_1|mem~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~101_regout\);

-- Location: LCCOMB_X34_Y22_N16
\regFile_1|mem~165feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~165feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~165feeder_combout\);

-- Location: LCFF_X34_Y22_N17
\regFile_1|mem~165\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~165feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~165_regout\);

-- Location: LCCOMB_X35_Y18_N26
\regFile_1|mem~2337\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2337_combout\ = (\regFile_1|mem~2336_combout\ & (((\regFile_1|mem~165_regout\)) # (!\i_rAddr2~combout\(0)))) # (!\regFile_1|mem~2336_combout\ & (\i_rAddr2~combout\(0) & (\regFile_1|mem~101_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2336_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~101_regout\,
	datad => \regFile_1|mem~165_regout\,
	combout => \regFile_1|mem~2337_combout\);

-- Location: LCCOMB_X31_Y18_N12
\regFile_1|mem~2338\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2338_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~2335_combout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~2337_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2335_combout\,
	datad => \regFile_1|mem~2337_combout\,
	combout => \regFile_1|mem~2338_combout\);

-- Location: LCCOMB_X31_Y18_N30
\regFile_1|mem~2341\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2341_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2338_combout\ & (\regFile_1|mem~2340_combout\)) # (!\regFile_1|mem~2338_combout\ & ((\regFile_1|mem~2333_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2340_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2333_combout\,
	datad => \regFile_1|mem~2338_combout\,
	combout => \regFile_1|mem~2341_combout\);

-- Location: LCCOMB_X32_Y19_N6
\regFile_1|o_rReg2[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[31]~31_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2331_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2331_combout\,
	datad => \regFile_1|mem~2341_combout\,
	combout => \regFile_1|o_rReg2[31]~31_combout\);

-- Location: LCCOMB_X30_Y15_N8
\i_wData3[31]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[31]~101_combout\ = (\i_wData3[0]~2_combout\ & ((\ula_1|ula_ctrl_1|Mux5~0_combout\ & ((\regFile_1|o_rReg2[31]~31_combout\) # (\regFile_1|o_rReg1[31]~31_combout\))) # (!\ula_1|ula_ctrl_1|Mux5~0_combout\ & (\regFile_1|o_rReg2[31]~31_combout\ & 
-- \regFile_1|o_rReg1[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux5~0_combout\,
	datab => \i_wData3[0]~2_combout\,
	datac => \regFile_1|o_rReg2[31]~31_combout\,
	datad => \regFile_1|o_rReg1[31]~31_combout\,
	combout => \i_wData3[31]~101_combout\);

-- Location: LCCOMB_X28_Y19_N8
\i_wData3[31]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[31]~99_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (!\load_en~combout\ & ((!\ula_1|ula_ctrl_1|Mux3~1_combout\) # (!\ula_1|ula_ctrl_1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \ula_1|ula_ctrl_1|Mux5~0_combout\,
	datac => \ula_1|ula_ctrl_1|Mux3~1_combout\,
	datad => \load_en~combout\,
	combout => \i_wData3[31]~99_combout\);

-- Location: LCCOMB_X28_Y20_N6
\regFile_1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|Equal1~0_combout\ = (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(1) & !\i_rAddr2~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \i_rAddr2~combout\(1),
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|Equal1~0_combout\);

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(30),
	combout => \loadValue~combout\(30));

-- Location: LCCOMB_X27_Y24_N26
\ula_1|ula_ctrl_1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_ctrl_1|Mux4~0_combout\ = ((!\i_wData3[1]~0_combout\) # (!\ulaOp~combout\(1))) # (!\i_wData3[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[1]~1_combout\,
	datab => \ulaOp~combout\(1),
	datad => \i_wData3[1]~0_combout\,
	combout => \ula_1|ula_ctrl_1|Mux4~0_combout\);

-- Location: LCFF_X36_Y19_N7
\regFile_1|mem~804\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~804_regout\);

-- Location: LCCOMB_X36_Y20_N18
\regFile_1|mem~676feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~676feeder_combout\ = \i_wData3[30]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[30]~98_combout\,
	combout => \regFile_1|mem~676feeder_combout\);

-- Location: LCFF_X36_Y20_N19
\regFile_1|mem~676\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~676feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~676_regout\);

-- Location: LCCOMB_X36_Y19_N6
\regFile_1|mem~1669\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1669_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~804_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~676_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~804_regout\,
	datad => \regFile_1|mem~676_regout\,
	combout => \regFile_1|mem~1669_combout\);

-- Location: LCCOMB_X36_Y19_N28
\regFile_1|mem~1670\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1670_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1669_combout\ & (\regFile_1|mem~1060_regout\)) # (!\regFile_1|mem~1669_combout\ & ((\regFile_1|mem~932_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1060_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~932_regout\,
	datad => \regFile_1|mem~1669_combout\,
	combout => \regFile_1|mem~1670_combout\);

-- Location: LCFF_X32_Y17_N9
\regFile_1|mem~868\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~868_regout\);

-- Location: LCFF_X31_Y17_N13
\regFile_1|mem~996\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~996_regout\);

-- Location: LCCOMB_X31_Y17_N12
\regFile_1|mem~1665\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1665_combout\ = (\regFile_1|mem~1664_combout\ & (((\regFile_1|mem~996_regout\) # (!\i_rAddr1~combout\(3))))) # (!\regFile_1|mem~1664_combout\ & (\regFile_1|mem~868_regout\ & ((\i_rAddr1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1664_combout\,
	datab => \regFile_1|mem~868_regout\,
	datac => \regFile_1|mem~996_regout\,
	datad => \i_rAddr1~combout\(3),
	combout => \regFile_1|mem~1665_combout\);

-- Location: LCFF_X34_Y18_N31
\regFile_1|mem~964\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~964_regout\);

-- Location: LCFF_X34_Y18_N15
\regFile_1|mem~708\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~708_regout\);

-- Location: LCCOMB_X33_Y19_N6
\regFile_1|mem~580feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~580feeder_combout\ = \i_wData3[30]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[30]~98_combout\,
	combout => \regFile_1|mem~580feeder_combout\);

-- Location: LCCOMB_X35_Y24_N4
\regFile_1|mem~2363\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2363_combout\ = (\regFile_1|mem~2362_combout\ & (\i_wAddr3~combout\(4) & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2362_combout\,
	datab => \i_wAddr3~combout\(4),
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2363_combout\);

-- Location: LCFF_X33_Y19_N7
\regFile_1|mem~580\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~580feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~580_regout\);

-- Location: LCCOMB_X33_Y19_N8
\regFile_1|mem~836feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~836feeder_combout\ = \i_wData3[30]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[30]~98_combout\,
	combout => \regFile_1|mem~836feeder_combout\);

-- Location: LCCOMB_X31_Y14_N6
\regFile_1|mem~2360\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2360_combout\ = (!\i_wAddr3~combout\(2) & (\i_wAddr3~combout\(3) & (!\i_wAddr3~combout\(0) & !\i_wAddr3~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(2),
	datab => \i_wAddr3~combout\(3),
	datac => \i_wAddr3~combout\(0),
	datad => \i_wAddr3~combout\(1),
	combout => \regFile_1|mem~2360_combout\);

-- Location: LCCOMB_X24_Y19_N24
\regFile_1|mem~2361\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2361_combout\ = (\i_wAddr3~combout\(4) & (\regFile_1|mem~2360_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datac => \regFile_1|mem~2360_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2361_combout\);

-- Location: LCFF_X33_Y19_N9
\regFile_1|mem~836\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~836feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~836_regout\);

-- Location: LCCOMB_X34_Y18_N0
\regFile_1|mem~1666\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1666_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~836_regout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~580_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~580_regout\,
	datad => \regFile_1|mem~836_regout\,
	combout => \regFile_1|mem~1666_combout\);

-- Location: LCCOMB_X34_Y18_N14
\regFile_1|mem~1667\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1667_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1666_combout\ & (\regFile_1|mem~964_regout\)) # (!\regFile_1|mem~1666_combout\ & ((\regFile_1|mem~708_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~964_regout\,
	datac => \regFile_1|mem~708_regout\,
	datad => \regFile_1|mem~1666_combout\,
	combout => \regFile_1|mem~1667_combout\);

-- Location: LCCOMB_X35_Y17_N4
\regFile_1|mem~1668\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1668_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1665_combout\) # ((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1667_combout\ & !\i_rAddr1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1665_combout\,
	datac => \regFile_1|mem~1667_combout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1668_combout\);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\i_rAddr1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_i_rAddr1(2),
	combout => \i_rAddr1~combout\(2));

-- Location: LCFF_X33_Y18_N5
\regFile_1|mem~900\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~900_regout\);

-- Location: LCFF_X32_Y18_N23
\regFile_1|mem~644\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~644_regout\);

-- Location: LCCOMB_X33_Y18_N4
\regFile_1|mem~1662\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1662_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~900_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~644_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~900_regout\,
	datad => \regFile_1|mem~644_regout\,
	combout => \regFile_1|mem~1662_combout\);

-- Location: LCFF_X33_Y18_N11
\regFile_1|mem~1028\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1028_regout\);

-- Location: LCCOMB_X33_Y21_N30
\regFile_1|mem~772feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~772feeder_combout\ = \i_wData3[30]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[30]~98_combout\,
	combout => \regFile_1|mem~772feeder_combout\);

-- Location: LCCOMB_X31_Y14_N12
\regFile_1|mem~2343\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2343_combout\ = (\i_wAddr3~combout\(4) & (\regFile_1|mem~2342_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2342_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2343_combout\);

-- Location: LCFF_X33_Y21_N31
\regFile_1|mem~772\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~772feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~772_regout\);

-- Location: LCCOMB_X33_Y18_N10
\regFile_1|mem~1663\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1663_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1662_combout\ & (\regFile_1|mem~1028_regout\)) # (!\regFile_1|mem~1662_combout\ & ((\regFile_1|mem~772_regout\))))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1662_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1662_combout\,
	datac => \regFile_1|mem~1028_regout\,
	datad => \regFile_1|mem~772_regout\,
	combout => \regFile_1|mem~1663_combout\);

-- Location: LCCOMB_X35_Y17_N26
\regFile_1|mem~1671\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1671_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1668_combout\ & (\regFile_1|mem~1670_combout\)) # (!\regFile_1|mem~1668_combout\ & ((\regFile_1|mem~1663_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1670_combout\,
	datac => \regFile_1|mem~1668_combout\,
	datad => \regFile_1|mem~1663_combout\,
	combout => \regFile_1|mem~1671_combout\);

-- Location: LCFF_X34_Y19_N7
\regFile_1|mem~420\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~420_regout\);

-- Location: LCFF_X34_Y19_N29
\regFile_1|mem~356\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~356_regout\);

-- Location: LCCOMB_X24_Y19_N22
\regFile_1|mem~2376\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2376_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2360_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datac => \regFile_1|mem~2360_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2376_combout\);

-- Location: LCFF_X30_Y17_N29
\regFile_1|mem~324\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~324_regout\);

-- Location: LCCOMB_X34_Y19_N28
\regFile_1|mem~1672\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1672_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~356_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~324_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~356_regout\,
	datad => \regFile_1|mem~324_regout\,
	combout => \regFile_1|mem~1672_combout\);

-- Location: LCCOMB_X34_Y19_N6
\regFile_1|mem~1673\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1673_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1672_combout\ & ((\regFile_1|mem~420_regout\))) # (!\regFile_1|mem~1672_combout\ & (\regFile_1|mem~388_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~388_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~420_regout\,
	datad => \regFile_1|mem~1672_combout\,
	combout => \regFile_1|mem~1673_combout\);

-- Location: LCFF_X31_Y21_N1
\regFile_1|mem~228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~228_regout\);

-- Location: LCFF_X30_Y21_N15
\regFile_1|mem~292\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~292_regout\);

-- Location: LCFF_X30_Y21_N29
\regFile_1|mem~260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~260_regout\);

-- Location: LCFF_X31_Y21_N31
\regFile_1|mem~196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~196_regout\);

-- Location: LCCOMB_X30_Y21_N28
\regFile_1|mem~1674\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1674_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~260_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~196_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~260_regout\,
	datad => \regFile_1|mem~196_regout\,
	combout => \regFile_1|mem~1674_combout\);

-- Location: LCCOMB_X30_Y21_N14
\regFile_1|mem~1675\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1675_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1674_combout\ & ((\regFile_1|mem~292_regout\))) # (!\regFile_1|mem~1674_combout\ & (\regFile_1|mem~228_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~228_regout\,
	datac => \regFile_1|mem~292_regout\,
	datad => \regFile_1|mem~1674_combout\,
	combout => \regFile_1|mem~1675_combout\);

-- Location: LCFF_X33_Y17_N5
\regFile_1|mem~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~132_regout\);

-- Location: LCFF_X34_Y17_N29
\regFile_1|mem~164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~164_regout\);

-- Location: LCFF_X33_Y17_N19
\regFile_1|mem~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~68_regout\);

-- Location: LCFF_X34_Y17_N19
\regFile_1|mem~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~100_regout\);

-- Location: LCCOMB_X34_Y17_N18
\regFile_1|mem~1676\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1676_combout\ = (\i_rAddr1~combout\(0) & (((\regFile_1|mem~100_regout\) # (\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~68_regout\ & ((!\i_rAddr1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~68_regout\,
	datac => \regFile_1|mem~100_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1676_combout\);

-- Location: LCCOMB_X34_Y17_N28
\regFile_1|mem~1677\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1677_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1676_combout\ & ((\regFile_1|mem~164_regout\))) # (!\regFile_1|mem~1676_combout\ & (\regFile_1|mem~132_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~132_regout\,
	datac => \regFile_1|mem~164_regout\,
	datad => \regFile_1|mem~1676_combout\,
	combout => \regFile_1|mem~1677_combout\);

-- Location: LCCOMB_X35_Y17_N8
\regFile_1|mem~1678\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1678_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~1675_combout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1677_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1675_combout\,
	datad => \regFile_1|mem~1677_combout\,
	combout => \regFile_1|mem~1678_combout\);

-- Location: LCCOMB_X37_Y19_N26
\regFile_1|mem~548feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~548feeder_combout\ = \i_wData3[30]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[30]~98_combout\,
	combout => \regFile_1|mem~548feeder_combout\);

-- Location: LCFF_X37_Y19_N27
\regFile_1|mem~548\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~548feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~548_regout\);

-- Location: LCFF_X29_Y18_N19
\regFile_1|mem~484\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~484_regout\);

-- Location: LCFF_X37_Y19_N23
\regFile_1|mem~516\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~516_regout\);

-- Location: LCFF_X29_Y18_N13
\regFile_1|mem~452\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~452_regout\);

-- Location: LCCOMB_X37_Y19_N12
\regFile_1|mem~1679\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1679_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~516_regout\) # ((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & (((!\i_rAddr1~combout\(0) & \regFile_1|mem~452_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~516_regout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~452_regout\,
	combout => \regFile_1|mem~1679_combout\);

-- Location: LCCOMB_X37_Y19_N28
\regFile_1|mem~1680\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1680_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1679_combout\ & (\regFile_1|mem~548_regout\)) # (!\regFile_1|mem~1679_combout\ & ((\regFile_1|mem~484_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~548_regout\,
	datac => \regFile_1|mem~484_regout\,
	datad => \regFile_1|mem~1679_combout\,
	combout => \regFile_1|mem~1680_combout\);

-- Location: LCCOMB_X35_Y17_N2
\regFile_1|mem~1681\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1681_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1678_combout\ & ((\regFile_1|mem~1680_combout\))) # (!\regFile_1|mem~1678_combout\ & (\regFile_1|mem~1673_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1673_combout\,
	datac => \regFile_1|mem~1678_combout\,
	datad => \regFile_1|mem~1680_combout\,
	combout => \regFile_1|mem~1681_combout\);

-- Location: LCCOMB_X35_Y17_N20
\regFile_1|o_rReg1[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[30]~30_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1671_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \regFile_1|mem~1671_combout\,
	datac => \i_rAddr1~combout\(4),
	datad => \regFile_1|mem~1681_combout\,
	combout => \regFile_1|o_rReg1[30]~30_combout\);

-- Location: LCCOMB_X33_Y19_N18
\i_wData3[30]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[30]~96_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg2[30]~30_combout\) # (\regFile_1|o_rReg1[30]~30_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg2[30]~30_combout\ & \regFile_1|o_rReg1[30]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg2[30]~30_combout\,
	datad => \regFile_1|o_rReg1[30]~30_combout\,
	combout => \i_wData3[30]~96_combout\);

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(29),
	combout => \loadValue~combout\(29));

-- Location: LCCOMB_X27_Y24_N10
\i_wData3[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[1]~1_combout\ = (\funct~combout\(2) & (!\funct~combout\(3) & !\funct~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \funct~combout\(2),
	datac => \funct~combout\(3),
	datad => \funct~combout\(1),
	combout => \i_wData3[1]~1_combout\);

-- Location: LCCOMB_X27_Y24_N18
\i_wData3[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[1]~6_combout\ = (\i_wData3[1]~0_combout\ & (((\i_wData3[1]~1_combout\) # (!\ula_1|ula_ctrl_1|Mux0~0_combout\)) # (!\ula_1|ula_ctrl_1|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux2~0_combout\,
	datab => \i_wData3[1]~0_combout\,
	datac => \ula_1|ula_ctrl_1|Mux0~0_combout\,
	datad => \i_wData3[1]~1_combout\,
	combout => \i_wData3[1]~6_combout\);

-- Location: LCCOMB_X27_Y24_N24
\i_wData3[30]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[30]~7_combout\ = (!\load_en~combout\ & ((\i_wData3[1]~6_combout\) # (!\ulaOp~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_wData3[1]~6_combout\,
	datac => \ulaOp~combout\(1),
	datad => \load_en~combout\,
	combout => \i_wData3[30]~7_combout\);

-- Location: LCFF_X35_Y15_N17
\regFile_1|mem~1059\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1059_regout\);

-- Location: LCFF_X32_Y15_N9
\regFile_1|mem~803\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~803_regout\);

-- Location: LCFF_X35_Y15_N31
\regFile_1|mem~931\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~931_regout\);

-- Location: LCFF_X32_Y15_N31
\regFile_1|mem~675\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~675_regout\);

-- Location: LCCOMB_X32_Y15_N30
\regFile_1|mem~2289\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2289_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~931_regout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~675_regout\ & !\i_rAddr2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~931_regout\,
	datac => \regFile_1|mem~675_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2289_combout\);

-- Location: LCCOMB_X32_Y15_N8
\regFile_1|mem~2290\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2290_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2289_combout\ & (\regFile_1|mem~1059_regout\)) # (!\regFile_1|mem~2289_combout\ & ((\regFile_1|mem~803_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1059_regout\,
	datac => \regFile_1|mem~803_regout\,
	datad => \regFile_1|mem~2289_combout\,
	combout => \regFile_1|mem~2290_combout\);

-- Location: LCCOMB_X32_Y19_N20
\regFile_1|mem~995feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~995feeder_combout\ = \i_wData3[29]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[29]~95_combout\,
	combout => \regFile_1|mem~995feeder_combout\);

-- Location: LCFF_X32_Y19_N21
\regFile_1|mem~995\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~995feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~995_regout\);

-- Location: LCCOMB_X32_Y19_N22
\regFile_1|mem~739feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~739feeder_combout\ = \i_wData3[29]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[29]~95_combout\,
	combout => \regFile_1|mem~739feeder_combout\);

-- Location: LCFF_X32_Y19_N23
\regFile_1|mem~739\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~739feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~739_regout\);

-- Location: LCCOMB_X32_Y19_N26
\regFile_1|mem~2283\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2283_combout\ = (\regFile_1|mem~2282_combout\ & (((\regFile_1|mem~995_regout\)) # (!\i_rAddr2~combout\(2)))) # (!\regFile_1|mem~2282_combout\ & (\i_rAddr2~combout\(2) & ((\regFile_1|mem~739_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2282_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~995_regout\,
	datad => \regFile_1|mem~739_regout\,
	combout => \regFile_1|mem~2283_combout\);

-- Location: LCCOMB_X32_Y19_N14
\regFile_1|mem~2291\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2291_combout\ = (\regFile_1|mem~2288_combout\ & (((\regFile_1|mem~2290_combout\)) # (!\i_rAddr2~combout\(0)))) # (!\regFile_1|mem~2288_combout\ & (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2288_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2290_combout\,
	datad => \regFile_1|mem~2283_combout\,
	combout => \regFile_1|mem~2291_combout\);

-- Location: LCFF_X35_Y21_N17
\regFile_1|mem~291\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~291_regout\);

-- Location: LCFF_X35_Y21_N23
\regFile_1|mem~195\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~195_regout\);

-- Location: LCFF_X34_Y21_N3
\regFile_1|mem~227\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~227_regout\);

-- Location: LCCOMB_X35_Y21_N22
\regFile_1|mem~2292\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2292_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~227_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~195_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~195_regout\,
	datad => \regFile_1|mem~227_regout\,
	combout => \regFile_1|mem~2292_combout\);

-- Location: LCCOMB_X35_Y21_N16
\regFile_1|mem~2293\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2293_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2292_combout\ & ((\regFile_1|mem~291_regout\))) # (!\regFile_1|mem~2292_combout\ & (\regFile_1|mem~259_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~259_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~291_regout\,
	datad => \regFile_1|mem~2292_combout\,
	combout => \regFile_1|mem~2293_combout\);

-- Location: LCFF_X35_Y16_N13
\regFile_1|mem~163\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~163_regout\);

-- Location: LCFF_X35_Y18_N19
\regFile_1|mem~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~99_regout\);

-- Location: LCFF_X35_Y16_N1
\regFile_1|mem~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~131_regout\);

-- Location: LCCOMB_X35_Y18_N2
\regFile_1|mem~2296\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2296_combout\ = (\i_rAddr2~combout\(1) & (((\regFile_1|mem~131_regout\) # (\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~67_regout\ & ((!\i_rAddr2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~67_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~131_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2296_combout\);

-- Location: LCCOMB_X35_Y18_N18
\regFile_1|mem~2297\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2297_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2296_combout\ & (\regFile_1|mem~163_regout\)) # (!\regFile_1|mem~2296_combout\ & ((\regFile_1|mem~99_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~163_regout\,
	datac => \regFile_1|mem~99_regout\,
	datad => \regFile_1|mem~2296_combout\,
	combout => \regFile_1|mem~2297_combout\);

-- Location: LCCOMB_X33_Y18_N28
\regFile_1|mem~2298\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2298_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2295_combout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((!\i_rAddr2~combout\(2) & \regFile_1|mem~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2295_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~2297_combout\,
	combout => \regFile_1|mem~2298_combout\);

-- Location: LCCOMB_X33_Y18_N2
\regFile_1|mem~2301\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2301_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2298_combout\ & (\regFile_1|mem~2300_combout\)) # (!\regFile_1|mem~2298_combout\ & ((\regFile_1|mem~2293_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2300_combout\,
	datab => \regFile_1|mem~2293_combout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~2298_combout\,
	combout => \regFile_1|mem~2301_combout\);

-- Location: LCCOMB_X32_Y19_N4
\regFile_1|o_rReg2[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[29]~29_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2291_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2291_combout\,
	datad => \regFile_1|mem~2301_combout\,
	combout => \regFile_1|o_rReg2[29]~29_combout\);

-- Location: LCCOMB_X32_Y19_N30
\i_wData3[29]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[29]~93_combout\ = (\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[29]~29_combout\) # ((\regFile_1|o_rReg1[29]~29_combout\) # (\ula_1|ula_ctrl_1|Mux4~0_combout\)))) # (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[29]~29_combout\ & 
-- (\regFile_1|o_rReg1[29]~29_combout\ & !\ula_1|ula_ctrl_1|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \regFile_1|o_rReg2[29]~29_combout\,
	datac => \regFile_1|o_rReg1[29]~29_combout\,
	datad => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	combout => \i_wData3[29]~93_combout\);

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(27),
	combout => \loadValue~combout\(27));

-- Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(26),
	combout => \loadValue~combout\(26));

-- Location: LCCOMB_X31_Y14_N18
\regFile_1|mem~2374\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2374_combout\ = (!\i_wAddr3~combout\(4) & (\regFile_1|mem~2344_combout\ & \i_we3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wAddr3~combout\(4),
	datab => \regFile_1|mem~2344_combout\,
	datad => \i_we3~combout\,
	combout => \regFile_1|mem~2374_combout\);

-- Location: LCFF_X31_Y15_N25
\regFile_1|mem~384\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~384_regout\);

-- Location: LCFF_X31_Y19_N25
\regFile_1|mem~416\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~416_regout\);

-- Location: LCFF_X38_Y19_N3
\regFile_1|mem~320\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~320_regout\);

-- Location: LCCOMB_X38_Y19_N4
\regFile_1|mem~1592\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1592_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1)) # (\regFile_1|mem~352_regout\)))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~320_regout\ & (!\i_rAddr1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~320_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~352_regout\,
	combout => \regFile_1|mem~1592_combout\);

-- Location: LCCOMB_X37_Y19_N4
\regFile_1|mem~1593\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1593_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1592_combout\ & ((\regFile_1|mem~416_regout\))) # (!\regFile_1|mem~1592_combout\ & (\regFile_1|mem~384_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~384_regout\,
	datac => \regFile_1|mem~416_regout\,
	datad => \regFile_1|mem~1592_combout\,
	combout => \regFile_1|mem~1593_combout\);

-- Location: LCFF_X34_Y21_N5
\regFile_1|mem~224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~224_regout\);

-- Location: LCFF_X35_Y21_N29
\regFile_1|mem~288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~288_regout\);

-- Location: LCFF_X35_Y21_N21
\regFile_1|mem~192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~192_regout\);

-- Location: LCFF_X34_Y21_N11
\regFile_1|mem~256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~256_regout\);

-- Location: LCCOMB_X35_Y21_N10
\regFile_1|mem~1594\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1594_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~256_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~192_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~192_regout\,
	datad => \regFile_1|mem~256_regout\,
	combout => \regFile_1|mem~1594_combout\);

-- Location: LCCOMB_X35_Y21_N28
\regFile_1|mem~1595\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1595_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1594_combout\ & ((\regFile_1|mem~288_regout\))) # (!\regFile_1|mem~1594_combout\ & (\regFile_1|mem~224_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~224_regout\,
	datac => \regFile_1|mem~288_regout\,
	datad => \regFile_1|mem~1594_combout\,
	combout => \regFile_1|mem~1595_combout\);

-- Location: LCFF_X32_Y16_N27
\regFile_1|mem~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~96_regout\);

-- Location: LCFF_X32_Y16_N1
\regFile_1|mem~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~64_regout\);

-- Location: LCCOMB_X32_Y16_N26
\regFile_1|mem~1596\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1596_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~96_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~64_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~96_regout\,
	datad => \regFile_1|mem~64_regout\,
	combout => \regFile_1|mem~1596_combout\);

-- Location: LCFF_X33_Y16_N29
\regFile_1|mem~160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~160_regout\);

-- Location: LCCOMB_X33_Y16_N10
\regFile_1|mem~128feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~128feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~128feeder_combout\);

-- Location: LCFF_X33_Y16_N11
\regFile_1|mem~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~128feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~128_regout\);

-- Location: LCCOMB_X33_Y16_N28
\regFile_1|mem~1597\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1597_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1596_combout\ & (\regFile_1|mem~160_regout\)) # (!\regFile_1|mem~1596_combout\ & ((\regFile_1|mem~128_regout\))))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1596_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1596_combout\,
	datac => \regFile_1|mem~160_regout\,
	datad => \regFile_1|mem~128_regout\,
	combout => \regFile_1|mem~1597_combout\);

-- Location: LCCOMB_X37_Y19_N10
\regFile_1|mem~1598\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1598_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~1595_combout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1595_combout\,
	datad => \regFile_1|mem~1597_combout\,
	combout => \regFile_1|mem~1598_combout\);

-- Location: LCCOMB_X37_Y19_N0
\regFile_1|mem~1601\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1601_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1598_combout\ & (\regFile_1|mem~1600_combout\)) # (!\regFile_1|mem~1598_combout\ & ((\regFile_1|mem~1593_combout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1600_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1593_combout\,
	datad => \regFile_1|mem~1598_combout\,
	combout => \regFile_1|mem~1601_combout\);

-- Location: LCFF_X32_Y14_N23
\regFile_1|mem~768\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~768_regout\);

-- Location: LCFF_X32_Y14_N17
\regFile_1|mem~896\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~896_regout\);

-- Location: LCCOMB_X33_Y14_N30
\regFile_1|mem~640feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~640feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~640feeder_combout\);

-- Location: LCFF_X33_Y14_N31
\regFile_1|mem~640\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~640feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~640_regout\);

-- Location: LCCOMB_X32_Y14_N2
\regFile_1|mem~1582\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1582_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~896_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~640_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~896_regout\,
	datad => \regFile_1|mem~640_regout\,
	combout => \regFile_1|mem~1582_combout\);

-- Location: LCCOMB_X33_Y14_N6
\regFile_1|mem~1583\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1583_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1582_combout\ & (\regFile_1|mem~1024_regout\)) # (!\regFile_1|mem~1582_combout\ & ((\regFile_1|mem~768_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1024_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~768_regout\,
	datad => \regFile_1|mem~1582_combout\,
	combout => \regFile_1|mem~1583_combout\);

-- Location: LCFF_X36_Y17_N19
\regFile_1|mem~704\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~704_regout\);

-- Location: LCFF_X36_Y17_N9
\regFile_1|mem~960\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~960_regout\);

-- Location: LCCOMB_X37_Y17_N28
\regFile_1|mem~576feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~576feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~576feeder_combout\);

-- Location: LCFF_X37_Y17_N29
\regFile_1|mem~576\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~576feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~576_regout\);

-- Location: LCCOMB_X37_Y17_N2
\regFile_1|mem~832feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~832feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~832feeder_combout\);

-- Location: LCFF_X37_Y17_N3
\regFile_1|mem~832\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~832feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~832_regout\);

-- Location: LCCOMB_X37_Y17_N18
\regFile_1|mem~1586\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1586_combout\ = (\i_rAddr1~combout\(3) & (((\i_rAddr1~combout\(2)) # (\regFile_1|mem~832_regout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~576_regout\ & (!\i_rAddr1~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~576_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~832_regout\,
	combout => \regFile_1|mem~1586_combout\);

-- Location: LCCOMB_X36_Y17_N8
\regFile_1|mem~1587\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1587_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1586_combout\ & ((\regFile_1|mem~960_regout\))) # (!\regFile_1|mem~1586_combout\ & (\regFile_1|mem~704_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~704_regout\,
	datac => \regFile_1|mem~960_regout\,
	datad => \regFile_1|mem~1586_combout\,
	combout => \regFile_1|mem~1587_combout\);

-- Location: LCCOMB_X24_Y23_N22
\regFile_1|mem~864feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~864feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~864feeder_combout\);

-- Location: LCFF_X24_Y23_N23
\regFile_1|mem~864\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~864feeder_combout\,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~864_regout\);

-- Location: LCCOMB_X25_Y23_N24
\regFile_1|mem~992feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~992feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~992feeder_combout\);

-- Location: LCFF_X25_Y23_N25
\regFile_1|mem~992\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~992feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~992_regout\);

-- Location: LCCOMB_X25_Y23_N4
\regFile_1|mem~608feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~608feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~608feeder_combout\);

-- Location: LCFF_X25_Y23_N5
\regFile_1|mem~608\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~608feeder_combout\,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~608_regout\);

-- Location: LCFF_X32_Y19_N25
\regFile_1|mem~736\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~736_regout\);

-- Location: LCCOMB_X25_Y23_N30
\regFile_1|mem~1584\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1584_combout\ = (\i_rAddr1~combout\(3) & (((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~736_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~608_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~608_regout\,
	datac => \regFile_1|mem~736_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1584_combout\);

-- Location: LCCOMB_X25_Y23_N10
\regFile_1|mem~1585\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1585_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1584_combout\ & ((\regFile_1|mem~992_regout\))) # (!\regFile_1|mem~1584_combout\ & (\regFile_1|mem~864_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~864_regout\,
	datac => \regFile_1|mem~992_regout\,
	datad => \regFile_1|mem~1584_combout\,
	combout => \regFile_1|mem~1585_combout\);

-- Location: LCCOMB_X36_Y19_N18
\regFile_1|mem~1588\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1588_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1)) # (\regFile_1|mem~1585_combout\)))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1587_combout\ & (!\i_rAddr1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1587_combout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~1585_combout\,
	combout => \regFile_1|mem~1588_combout\);

-- Location: LCCOMB_X36_Y19_N12
\regFile_1|mem~1591\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1591_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1588_combout\ & (\regFile_1|mem~1590_combout\)) # (!\regFile_1|mem~1588_combout\ & ((\regFile_1|mem~1583_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1590_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1583_combout\,
	datad => \regFile_1|mem~1588_combout\,
	combout => \regFile_1|mem~1591_combout\);

-- Location: LCCOMB_X36_Y19_N26
\regFile_1|o_rReg1[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[26]~26_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1591_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1601_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1601_combout\,
	datad => \regFile_1|mem~1591_combout\,
	combout => \regFile_1|o_rReg1[26]~26_combout\);

-- Location: LCCOMB_X30_Y19_N18
\i_wData3[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[26]~84_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[26]~26_combout\) # (\regFile_1|o_rReg2[26]~26_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[26]~26_combout\ & \regFile_1|o_rReg2[26]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[26]~26_combout\,
	datad => \regFile_1|o_rReg2[26]~26_combout\,
	combout => \i_wData3[26]~84_combout\);

-- Location: LCCOMB_X31_Y18_N0
\regFile_1|mem~638feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~638feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~638feeder_combout\);

-- Location: LCFF_X31_Y18_N1
\regFile_1|mem~638\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~638feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~638_regout\);

-- Location: LCCOMB_X32_Y14_N10
\regFile_1|mem~894feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~894feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~894feeder_combout\);

-- Location: LCFF_X32_Y14_N11
\regFile_1|mem~894\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~894feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~894_regout\);

-- Location: LCCOMB_X32_Y14_N28
\regFile_1|mem~1542\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1542_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~894_regout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~638_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~638_regout\,
	datad => \regFile_1|mem~894_regout\,
	combout => \regFile_1|mem~1542_combout\);

-- Location: LCFF_X32_Y14_N1
\regFile_1|mem~766\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~766_regout\);

-- Location: LCFF_X31_Y18_N19
\regFile_1|mem~1022\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1022_regout\);

-- Location: LCCOMB_X32_Y14_N0
\regFile_1|mem~1543\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1543_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1542_combout\ & ((\regFile_1|mem~1022_regout\))) # (!\regFile_1|mem~1542_combout\ & (\regFile_1|mem~766_regout\)))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1542_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1542_combout\,
	datac => \regFile_1|mem~766_regout\,
	datad => \regFile_1|mem~1022_regout\,
	combout => \regFile_1|mem~1543_combout\);

-- Location: LCFF_X36_Y17_N5
\regFile_1|mem~702\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~702_regout\);

-- Location: LCFF_X36_Y17_N3
\regFile_1|mem~958\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~958_regout\);

-- Location: LCCOMB_X35_Y19_N0
\regFile_1|mem~830feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~830feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~830feeder_combout\);

-- Location: LCFF_X35_Y19_N1
\regFile_1|mem~830\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~830feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~830_regout\);

-- Location: LCFF_X35_Y19_N23
\regFile_1|mem~574\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~574_regout\);

-- Location: LCCOMB_X35_Y19_N12
\regFile_1|mem~1546\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1546_combout\ = (\i_rAddr1~combout\(2) & (((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~830_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~574_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~830_regout\,
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~574_regout\,
	combout => \regFile_1|mem~1546_combout\);

-- Location: LCCOMB_X36_Y17_N2
\regFile_1|mem~1547\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1547_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1546_combout\ & ((\regFile_1|mem~958_regout\))) # (!\regFile_1|mem~1546_combout\ & (\regFile_1|mem~702_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~702_regout\,
	datac => \regFile_1|mem~958_regout\,
	datad => \regFile_1|mem~1546_combout\,
	combout => \regFile_1|mem~1547_combout\);

-- Location: LCFF_X30_Y15_N27
\regFile_1|mem~862\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~862_regout\);

-- Location: LCFF_X28_Y23_N21
\regFile_1|mem~990\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~990_regout\);

-- Location: LCCOMB_X30_Y15_N16
\regFile_1|mem~1545\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1545_combout\ = (\regFile_1|mem~1544_combout\ & (((\regFile_1|mem~990_regout\) # (!\i_rAddr1~combout\(3))))) # (!\regFile_1|mem~1544_combout\ & (\regFile_1|mem~862_regout\ & ((\i_rAddr1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1544_combout\,
	datab => \regFile_1|mem~862_regout\,
	datac => \regFile_1|mem~990_regout\,
	datad => \i_rAddr1~combout\(3),
	combout => \regFile_1|mem~1545_combout\);

-- Location: LCCOMB_X34_Y19_N12
\regFile_1|mem~1548\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1548_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~1545_combout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1547_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1547_combout\,
	datad => \regFile_1|mem~1545_combout\,
	combout => \regFile_1|mem~1548_combout\);

-- Location: LCCOMB_X34_Y19_N26
\regFile_1|mem~1551\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1551_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1548_combout\ & (\regFile_1|mem~1550_combout\)) # (!\regFile_1|mem~1548_combout\ & ((\regFile_1|mem~1543_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1550_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1543_combout\,
	datad => \regFile_1|mem~1548_combout\,
	combout => \regFile_1|mem~1551_combout\);

-- Location: LCFF_X37_Y18_N25
\regFile_1|mem~510\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~510_regout\);

-- Location: LCFF_X29_Y18_N17
\regFile_1|mem~446\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[24]~80_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~446_regout\);

-- Location: LCCOMB_X34_Y22_N4
\regFile_1|mem~1559\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1559_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~510_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~446_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~510_regout\,
	datad => \regFile_1|mem~446_regout\,
	combout => \regFile_1|mem~1559_combout\);

-- Location: LCCOMB_X33_Y15_N28
\regFile_1|mem~542feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~542feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~542feeder_combout\);

-- Location: LCFF_X33_Y15_N29
\regFile_1|mem~542\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~542feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~542_regout\);

-- Location: LCFF_X36_Y18_N11
\regFile_1|mem~478\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~478_regout\);

-- Location: LCCOMB_X34_Y22_N2
\regFile_1|mem~1560\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1560_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1559_combout\ & (\regFile_1|mem~542_regout\)) # (!\regFile_1|mem~1559_combout\ & ((\regFile_1|mem~478_regout\))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1559_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1559_combout\,
	datac => \regFile_1|mem~542_regout\,
	datad => \regFile_1|mem~478_regout\,
	combout => \regFile_1|mem~1560_combout\);

-- Location: LCFF_X34_Y17_N5
\regFile_1|mem~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~94_regout\);

-- Location: LCFF_X33_Y17_N23
\regFile_1|mem~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~62_regout\);

-- Location: LCCOMB_X34_Y17_N4
\regFile_1|mem~1556\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1556_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~94_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~62_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~94_regout\,
	datad => \regFile_1|mem~62_regout\,
	combout => \regFile_1|mem~1556_combout\);

-- Location: LCFF_X34_Y17_N31
\regFile_1|mem~158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~158_regout\);

-- Location: LCFF_X33_Y17_N25
\regFile_1|mem~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~126_regout\);

-- Location: LCCOMB_X34_Y17_N30
\regFile_1|mem~1557\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1557_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1556_combout\ & (\regFile_1|mem~158_regout\)) # (!\regFile_1|mem~1556_combout\ & ((\regFile_1|mem~126_regout\))))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1556_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1556_combout\,
	datac => \regFile_1|mem~158_regout\,
	datad => \regFile_1|mem~126_regout\,
	combout => \regFile_1|mem~1557_combout\);

-- Location: LCCOMB_X35_Y21_N8
\regFile_1|mem~190feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~190feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~190feeder_combout\);

-- Location: LCFF_X35_Y21_N9
\regFile_1|mem~190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~190feeder_combout\,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~190_regout\);

-- Location: LCCOMB_X38_Y18_N2
\regFile_1|mem~254feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~254feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~254feeder_combout\);

-- Location: LCFF_X38_Y18_N3
\regFile_1|mem~254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~254feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~254_regout\);

-- Location: LCCOMB_X38_Y18_N20
\regFile_1|mem~1554\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1554_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~254_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~190_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~190_regout\,
	datad => \regFile_1|mem~254_regout\,
	combout => \regFile_1|mem~1554_combout\);

-- Location: LCCOMB_X38_Y18_N28
\regFile_1|mem~222feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~222feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~222feeder_combout\);

-- Location: LCFF_X38_Y18_N29
\regFile_1|mem~222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~222feeder_combout\,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~222_regout\);

-- Location: LCCOMB_X38_Y18_N26
\regFile_1|mem~1555\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1555_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1554_combout\ & (\regFile_1|mem~286_regout\)) # (!\regFile_1|mem~1554_combout\ & ((\regFile_1|mem~222_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~286_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1554_combout\,
	datad => \regFile_1|mem~222_regout\,
	combout => \regFile_1|mem~1555_combout\);

-- Location: LCCOMB_X34_Y18_N26
\regFile_1|mem~1558\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1558_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~1555_combout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1557_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1557_combout\,
	datad => \regFile_1|mem~1555_combout\,
	combout => \regFile_1|mem~1558_combout\);

-- Location: LCCOMB_X34_Y18_N4
\regFile_1|mem~1561\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1561_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1558_combout\ & ((\regFile_1|mem~1560_combout\))) # (!\regFile_1|mem~1558_combout\ & (\regFile_1|mem~1553_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1553_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1560_combout\,
	datad => \regFile_1|mem~1558_combout\,
	combout => \regFile_1|mem~1561_combout\);

-- Location: LCCOMB_X34_Y19_N16
\regFile_1|o_rReg1[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[24]~24_combout\ = (\i_rAddr1~combout\(4) & (\regFile_1|mem~1551_combout\)) # (!\i_rAddr1~combout\(4) & (((!\regFile_1|Equal0~0_combout\ & \regFile_1|mem~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|mem~1551_combout\,
	datac => \regFile_1|Equal0~0_combout\,
	datad => \regFile_1|mem~1561_combout\,
	combout => \regFile_1|o_rReg1[24]~24_combout\);

-- Location: LCCOMB_X30_Y19_N30
\i_wData3[24]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[24]~78_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[24]~24_combout\) # (\regFile_1|o_rReg2[24]~24_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[24]~24_combout\ & \regFile_1|o_rReg2[24]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[24]~24_combout\,
	datad => \regFile_1|o_rReg2[24]~24_combout\,
	combout => \i_wData3[24]~78_combout\);

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(23),
	combout => \loadValue~combout\(23));

-- Location: LCCOMB_X28_Y19_N22
\i_wData3[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[4]~8_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\ula_1|ula_ctrl_1|Mux3~1_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\ula_1|ula_ctrl_1|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux3~1_combout\,
	datab => \ula_1|ula_ctrl_1|Mux5~0_combout\,
	datad => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	combout => \i_wData3[4]~8_combout\);

-- Location: LCFF_X35_Y19_N25
\regFile_1|mem~829\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~829_regout\);

-- Location: LCFF_X34_Y18_N11
\regFile_1|mem~957\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~957_regout\);

-- Location: LCFF_X35_Y19_N15
\regFile_1|mem~573\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~573_regout\);

-- Location: LCCOMB_X34_Y18_N22
\regFile_1|mem~701feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~701feeder_combout\ = \i_wData3[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[23]~77_combout\,
	combout => \regFile_1|mem~701feeder_combout\);

-- Location: LCFF_X34_Y18_N23
\regFile_1|mem~701\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~701feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~701_regout\);

-- Location: LCCOMB_X35_Y19_N14
\regFile_1|mem~2166\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2166_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~701_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~573_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~573_regout\,
	datad => \regFile_1|mem~701_regout\,
	combout => \regFile_1|mem~2166_combout\);

-- Location: LCCOMB_X34_Y18_N10
\regFile_1|mem~2167\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2167_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2166_combout\ & ((\regFile_1|mem~957_regout\))) # (!\regFile_1|mem~2166_combout\ & (\regFile_1|mem~829_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~829_regout\,
	datac => \regFile_1|mem~957_regout\,
	datad => \regFile_1|mem~2166_combout\,
	combout => \regFile_1|mem~2167_combout\);

-- Location: LCFF_X33_Y18_N13
\regFile_1|mem~893\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~893_regout\);

-- Location: LCFF_X33_Y18_N19
\regFile_1|mem~1021\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1021_regout\);

-- Location: LCCOMB_X33_Y18_N12
\regFile_1|mem~2165\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2165_combout\ = (\regFile_1|mem~2164_combout\ & (((\regFile_1|mem~1021_regout\)) # (!\i_rAddr2~combout\(3)))) # (!\regFile_1|mem~2164_combout\ & (\i_rAddr2~combout\(3) & (\regFile_1|mem~893_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2164_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~893_regout\,
	datad => \regFile_1|mem~1021_regout\,
	combout => \regFile_1|mem~2165_combout\);

-- Location: LCCOMB_X34_Y18_N8
\regFile_1|mem~2168\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2168_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~2165_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2167_combout\,
	datad => \regFile_1|mem~2165_combout\,
	combout => \regFile_1|mem~2168_combout\);

-- Location: LCFF_X32_Y15_N29
\regFile_1|mem~797\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~797_regout\);

-- Location: LCFF_X35_Y15_N19
\regFile_1|mem~1053\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1053_regout\);

-- Location: LCFF_X35_Y15_N5
\regFile_1|mem~925\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~925_regout\);

-- Location: LCCOMB_X32_Y15_N26
\regFile_1|mem~669feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~669feeder_combout\ = \i_wData3[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[23]~77_combout\,
	combout => \regFile_1|mem~669feeder_combout\);

-- Location: LCFF_X32_Y15_N27
\regFile_1|mem~669\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~669feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~669_regout\);

-- Location: LCCOMB_X35_Y15_N2
\regFile_1|mem~2169\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2169_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~925_regout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((!\i_rAddr2~combout\(2) & \regFile_1|mem~669_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~925_regout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~669_regout\,
	combout => \regFile_1|mem~2169_combout\);

-- Location: LCCOMB_X35_Y15_N18
\regFile_1|mem~2170\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2170_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2169_combout\ & ((\regFile_1|mem~1053_regout\))) # (!\regFile_1|mem~2169_combout\ & (\regFile_1|mem~797_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~797_regout\,
	datac => \regFile_1|mem~1053_regout\,
	datad => \regFile_1|mem~2169_combout\,
	combout => \regFile_1|mem~2170_combout\);

-- Location: LCCOMB_X34_Y18_N6
\regFile_1|mem~2171\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2171_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2168_combout\ & ((\regFile_1|mem~2170_combout\))) # (!\regFile_1|mem~2168_combout\ & (\regFile_1|mem~2163_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2163_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2168_combout\,
	datad => \regFile_1|mem~2170_combout\,
	combout => \regFile_1|mem~2171_combout\);

-- Location: LCFF_X30_Y14_N1
\regFile_1|mem~285\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~285_regout\);

-- Location: LCFF_X30_Y14_N19
\regFile_1|mem~253\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~253_regout\);

-- Location: LCCOMB_X30_Y14_N0
\regFile_1|mem~2173\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2173_combout\ = (\regFile_1|mem~2172_combout\ & (((\regFile_1|mem~285_regout\)) # (!\i_rAddr2~combout\(1)))) # (!\regFile_1|mem~2172_combout\ & (\i_rAddr2~combout\(1) & ((\regFile_1|mem~253_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2172_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~285_regout\,
	datad => \regFile_1|mem~253_regout\,
	combout => \regFile_1|mem~2173_combout\);

-- Location: LCCOMB_X27_Y22_N6
\regFile_1|mem~541feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~541feeder_combout\ = \i_wData3[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[23]~77_combout\,
	combout => \regFile_1|mem~541feeder_combout\);

-- Location: LCFF_X27_Y22_N7
\regFile_1|mem~541\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~541feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~541_regout\);

-- Location: LCCOMB_X27_Y22_N26
\regFile_1|mem~477feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~477feeder_combout\ = \i_wData3[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[23]~77_combout\,
	combout => \regFile_1|mem~477feeder_combout\);

-- Location: LCFF_X27_Y22_N27
\regFile_1|mem~477\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~477feeder_combout\,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~477_regout\);

-- Location: LCCOMB_X33_Y15_N10
\regFile_1|mem~445feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~445feeder_combout\ = \i_wData3[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[23]~77_combout\,
	combout => \regFile_1|mem~445feeder_combout\);

-- Location: LCFF_X33_Y15_N11
\regFile_1|mem~445\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~445feeder_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~445_regout\);

-- Location: LCCOMB_X33_Y15_N12
\regFile_1|mem~2179\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2179_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~477_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~445_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~477_regout\,
	datad => \regFile_1|mem~445_regout\,
	combout => \regFile_1|mem~2179_combout\);

-- Location: LCCOMB_X33_Y15_N26
\regFile_1|mem~2180\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2180_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2179_combout\ & ((\regFile_1|mem~541_regout\))) # (!\regFile_1|mem~2179_combout\ & (\regFile_1|mem~509_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~509_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~541_regout\,
	datad => \regFile_1|mem~2179_combout\,
	combout => \regFile_1|mem~2180_combout\);

-- Location: LCFF_X35_Y18_N15
\regFile_1|mem~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~93_regout\);

-- Location: LCCOMB_X33_Y17_N2
\regFile_1|mem~61feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~61feeder_combout\ = \i_wData3[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[23]~77_combout\,
	combout => \regFile_1|mem~61feeder_combout\);

-- Location: LCFF_X33_Y17_N3
\regFile_1|mem~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~61feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~61_regout\);

-- Location: LCFF_X33_Y17_N9
\regFile_1|mem~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~125_regout\);

-- Location: LCCOMB_X33_Y17_N0
\regFile_1|mem~2176\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2176_combout\ = (\i_rAddr2~combout\(0) & (((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~125_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~61_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~61_regout\,
	datac => \regFile_1|mem~125_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2176_combout\);

-- Location: LCCOMB_X35_Y18_N14
\regFile_1|mem~2177\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2177_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2176_combout\ & (\regFile_1|mem~157_regout\)) # (!\regFile_1|mem~2176_combout\ & ((\regFile_1|mem~93_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~157_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~93_regout\,
	datad => \regFile_1|mem~2176_combout\,
	combout => \regFile_1|mem~2177_combout\);

-- Location: LCFF_X31_Y15_N1
\regFile_1|mem~349\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~349_regout\);

-- Location: LCFF_X27_Y19_N1
\regFile_1|mem~317\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~317_regout\);

-- Location: LCCOMB_X27_Y16_N12
\regFile_1|mem~381feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~381feeder_combout\ = \i_wData3[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[23]~77_combout\,
	combout => \regFile_1|mem~381feeder_combout\);

-- Location: LCFF_X27_Y16_N13
\regFile_1|mem~381\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~381feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~381_regout\);

-- Location: LCCOMB_X27_Y19_N0
\regFile_1|mem~2174\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2174_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~381_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~317_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~317_regout\,
	datad => \regFile_1|mem~381_regout\,
	combout => \regFile_1|mem~2174_combout\);

-- Location: LCCOMB_X31_Y15_N0
\regFile_1|mem~2175\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2175_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2174_combout\ & (\regFile_1|mem~413_regout\)) # (!\regFile_1|mem~2174_combout\ & ((\regFile_1|mem~349_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~413_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~349_regout\,
	datad => \regFile_1|mem~2174_combout\,
	combout => \regFile_1|mem~2175_combout\);

-- Location: LCCOMB_X30_Y18_N10
\regFile_1|mem~2178\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2178_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~2175_combout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2177_combout\,
	datad => \regFile_1|mem~2175_combout\,
	combout => \regFile_1|mem~2178_combout\);

-- Location: LCCOMB_X30_Y18_N12
\regFile_1|mem~2181\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2181_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2178_combout\ & ((\regFile_1|mem~2180_combout\))) # (!\regFile_1|mem~2178_combout\ & (\regFile_1|mem~2173_combout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2173_combout\,
	datac => \regFile_1|mem~2180_combout\,
	datad => \regFile_1|mem~2178_combout\,
	combout => \regFile_1|mem~2181_combout\);

-- Location: LCCOMB_X30_Y18_N2
\regFile_1|o_rReg2[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[23]~23_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2171_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2171_combout\,
	datad => \regFile_1|mem~2181_combout\,
	combout => \regFile_1|o_rReg2[23]~23_combout\);

-- Location: LCCOMB_X30_Y18_N30
\i_wData3[23]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[23]~75_combout\ = (\regFile_1|o_rReg1[23]~23_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg2[23]~23_combout\)))) # (!\regFile_1|o_rReg1[23]~23_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg2[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[23]~23_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \i_wData3[4]~8_combout\,
	datad => \regFile_1|o_rReg2[23]~23_combout\,
	combout => \i_wData3[23]~75_combout\);

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(22),
	combout => \loadValue~combout\(22));

-- Location: LCFF_X34_Y19_N23
\regFile_1|mem~412\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~412_regout\);

-- Location: LCFF_X30_Y17_N17
\regFile_1|mem~380\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~380_regout\);

-- Location: LCCOMB_X34_Y19_N22
\regFile_1|mem~1513\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1513_combout\ = (\regFile_1|mem~1512_combout\ & (((\regFile_1|mem~412_regout\)) # (!\i_rAddr1~combout\(1)))) # (!\regFile_1|mem~1512_combout\ & (\i_rAddr1~combout\(1) & ((\regFile_1|mem~380_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1512_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~412_regout\,
	datad => \regFile_1|mem~380_regout\,
	combout => \regFile_1|mem~1513_combout\);

-- Location: LCFF_X37_Y15_N29
\regFile_1|mem~476\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~476_regout\);

-- Location: LCFF_X33_Y15_N17
\regFile_1|mem~540\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~540_regout\);

-- Location: LCFF_X37_Y15_N15
\regFile_1|mem~508\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~508_regout\);

-- Location: LCFF_X33_Y15_N23
\regFile_1|mem~444\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~444_regout\);

-- Location: LCCOMB_X37_Y15_N0
\regFile_1|mem~1519\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1519_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~508_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~444_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~508_regout\,
	datad => \regFile_1|mem~444_regout\,
	combout => \regFile_1|mem~1519_combout\);

-- Location: LCCOMB_X37_Y15_N6
\regFile_1|mem~1520\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1520_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1519_combout\ & ((\regFile_1|mem~540_regout\))) # (!\regFile_1|mem~1519_combout\ & (\regFile_1|mem~476_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~476_regout\,
	datac => \regFile_1|mem~540_regout\,
	datad => \regFile_1|mem~1519_combout\,
	combout => \regFile_1|mem~1520_combout\);

-- Location: LCFF_X33_Y17_N13
\regFile_1|mem~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~124_regout\);

-- Location: LCCOMB_X33_Y17_N30
\regFile_1|mem~60feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~60feeder_combout\ = \i_wData3[22]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[22]~74_combout\,
	combout => \regFile_1|mem~60feeder_combout\);

-- Location: LCFF_X33_Y17_N31
\regFile_1|mem~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~60feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~60_regout\);

-- Location: LCFF_X34_Y17_N15
\regFile_1|mem~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~92_regout\);

-- Location: LCCOMB_X34_Y17_N20
\regFile_1|mem~1516\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1516_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~92_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~60_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~60_regout\,
	datad => \regFile_1|mem~92_regout\,
	combout => \regFile_1|mem~1516_combout\);

-- Location: LCCOMB_X33_Y17_N12
\regFile_1|mem~1517\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1517_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1516_combout\ & (\regFile_1|mem~156_regout\)) # (!\regFile_1|mem~1516_combout\ & ((\regFile_1|mem~124_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~156_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~124_regout\,
	datad => \regFile_1|mem~1516_combout\,
	combout => \regFile_1|mem~1517_combout\);

-- Location: LCFF_X30_Y21_N31
\regFile_1|mem~252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~252_regout\);

-- Location: LCCOMB_X30_Y21_N4
\regFile_1|mem~1514\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1514_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~252_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~188_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~252_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~188_regout\,
	combout => \regFile_1|mem~1514_combout\);

-- Location: LCFF_X30_Y21_N11
\regFile_1|mem~284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~284_regout\);

-- Location: LCFF_X31_Y21_N13
\regFile_1|mem~220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~220_regout\);

-- Location: LCCOMB_X30_Y21_N10
\regFile_1|mem~1515\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1515_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1514_combout\ & (\regFile_1|mem~284_regout\)) # (!\regFile_1|mem~1514_combout\ & ((\regFile_1|mem~220_regout\))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1514_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1514_combout\,
	datac => \regFile_1|mem~284_regout\,
	datad => \regFile_1|mem~220_regout\,
	combout => \regFile_1|mem~1515_combout\);

-- Location: LCCOMB_X36_Y21_N10
\regFile_1|mem~1518\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1518_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~1515_combout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1517_combout\,
	datad => \regFile_1|mem~1515_combout\,
	combout => \regFile_1|mem~1518_combout\);

-- Location: LCCOMB_X35_Y19_N8
\regFile_1|mem~1521\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1521_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1518_combout\ & ((\regFile_1|mem~1520_combout\))) # (!\regFile_1|mem~1518_combout\ & (\regFile_1|mem~1513_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1513_combout\,
	datac => \regFile_1|mem~1520_combout\,
	datad => \regFile_1|mem~1518_combout\,
	combout => \regFile_1|mem~1521_combout\);

-- Location: LCCOMB_X35_Y19_N30
\regFile_1|o_rReg1[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[22]~22_combout\ = (\i_rAddr1~combout\(4) & (\regFile_1|mem~1511_combout\)) # (!\i_rAddr1~combout\(4) & (((!\regFile_1|Equal0~0_combout\ & \regFile_1|mem~1521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1511_combout\,
	datab => \regFile_1|Equal0~0_combout\,
	datac => \i_rAddr1~combout\(4),
	datad => \regFile_1|mem~1521_combout\,
	combout => \regFile_1|o_rReg1[22]~22_combout\);

-- Location: LCCOMB_X30_Y15_N14
\i_wData3[22]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[22]~72_combout\ = (\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[22]~22_combout\) # ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg1[22]~22_combout\)))) # (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[22]~22_combout\ & 
-- (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg1[22]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \regFile_1|o_rReg2[22]~22_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \regFile_1|o_rReg1[22]~22_combout\,
	combout => \i_wData3[22]~72_combout\);

-- Location: LCCOMB_X36_Y18_N26
\regFile_1|mem~1051feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1051feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~1051feeder_combout\);

-- Location: LCFF_X36_Y18_N27
\regFile_1|mem~1051\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1051feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1051_regout\);

-- Location: LCCOMB_X37_Y16_N4
\regFile_1|mem~667feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~667feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~667feeder_combout\);

-- Location: LCFF_X37_Y16_N5
\regFile_1|mem~667\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~667feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~667_regout\);

-- Location: LCCOMB_X36_Y19_N16
\regFile_1|mem~1489\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1489_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~923_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~667_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~923_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~667_regout\,
	combout => \regFile_1|mem~1489_combout\);

-- Location: LCCOMB_X36_Y19_N8
\regFile_1|mem~795feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~795feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~795feeder_combout\);

-- Location: LCFF_X36_Y19_N9
\regFile_1|mem~795\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~795feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~795_regout\);

-- Location: LCCOMB_X36_Y18_N20
\regFile_1|mem~1490\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1490_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1489_combout\ & (\regFile_1|mem~1051_regout\)) # (!\regFile_1|mem~1489_combout\ & ((\regFile_1|mem~795_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1051_regout\,
	datac => \regFile_1|mem~1489_combout\,
	datad => \regFile_1|mem~795_regout\,
	combout => \regFile_1|mem~1490_combout\);

-- Location: LCFF_X34_Y16_N19
\regFile_1|mem~987\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~987_regout\);

-- Location: LCFF_X30_Y16_N29
\regFile_1|mem~859\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~859_regout\);

-- Location: LCFF_X30_Y16_N27
\regFile_1|mem~603\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~603_regout\);

-- Location: LCCOMB_X30_Y16_N28
\regFile_1|mem~1482\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1482_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~859_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~603_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~859_regout\,
	datad => \regFile_1|mem~603_regout\,
	combout => \regFile_1|mem~1482_combout\);

-- Location: LCCOMB_X34_Y16_N18
\regFile_1|mem~1483\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1483_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1482_combout\ & ((\regFile_1|mem~987_regout\))) # (!\regFile_1|mem~1482_combout\ & (\regFile_1|mem~731_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~731_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~987_regout\,
	datad => \regFile_1|mem~1482_combout\,
	combout => \regFile_1|mem~1483_combout\);

-- Location: LCFF_X33_Y22_N1
\regFile_1|mem~1019\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1019_regout\);

-- Location: LCFF_X33_Y22_N27
\regFile_1|mem~891\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~891_regout\);

-- Location: LCCOMB_X33_Y22_N0
\regFile_1|mem~1485\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1485_combout\ = (\regFile_1|mem~1484_combout\ & (((\regFile_1|mem~1019_regout\)) # (!\i_rAddr1~combout\(3)))) # (!\regFile_1|mem~1484_combout\ & (\i_rAddr1~combout\(3) & ((\regFile_1|mem~891_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1484_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1019_regout\,
	datad => \regFile_1|mem~891_regout\,
	combout => \regFile_1|mem~1485_combout\);

-- Location: LCCOMB_X33_Y19_N20
\regFile_1|mem~827feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~827feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~827feeder_combout\);

-- Location: LCFF_X33_Y19_N21
\regFile_1|mem~827\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~827feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~827_regout\);

-- Location: LCFF_X34_Y18_N19
\regFile_1|mem~955\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~955_regout\);

-- Location: LCCOMB_X34_Y18_N12
\regFile_1|mem~1487\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1487_combout\ = (\regFile_1|mem~1486_combout\ & (((\regFile_1|mem~955_regout\)) # (!\i_rAddr1~combout\(3)))) # (!\regFile_1|mem~1486_combout\ & (\i_rAddr1~combout\(3) & (\regFile_1|mem~827_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1486_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~827_regout\,
	datad => \regFile_1|mem~955_regout\,
	combout => \regFile_1|mem~1487_combout\);

-- Location: LCCOMB_X34_Y22_N30
\regFile_1|mem~1488\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1488_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~1485_combout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1487_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1485_combout\,
	datad => \regFile_1|mem~1487_combout\,
	combout => \regFile_1|mem~1488_combout\);

-- Location: LCCOMB_X33_Y22_N14
\regFile_1|mem~1491\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1491_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1488_combout\ & (\regFile_1|mem~1490_combout\)) # (!\regFile_1|mem~1488_combout\ & ((\regFile_1|mem~1483_combout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1490_combout\,
	datac => \regFile_1|mem~1483_combout\,
	datad => \regFile_1|mem~1488_combout\,
	combout => \regFile_1|mem~1491_combout\);

-- Location: LCCOMB_X34_Y23_N24
\regFile_1|mem~283feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~283feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~283feeder_combout\);

-- Location: LCFF_X34_Y23_N25
\regFile_1|mem~283\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~283feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~283_regout\);

-- Location: LCFF_X34_Y21_N7
\regFile_1|mem~251\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~251_regout\);

-- Location: LCFF_X29_Y14_N1
\regFile_1|mem~219\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~219_regout\);

-- Location: LCFF_X29_Y14_N19
\regFile_1|mem~187\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~187_regout\);

-- Location: LCCOMB_X29_Y14_N0
\regFile_1|mem~1492\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1492_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~219_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~187_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~219_regout\,
	datad => \regFile_1|mem~187_regout\,
	combout => \regFile_1|mem~1492_combout\);

-- Location: LCCOMB_X34_Y21_N6
\regFile_1|mem~1493\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1493_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1492_combout\ & (\regFile_1|mem~283_regout\)) # (!\regFile_1|mem~1492_combout\ & ((\regFile_1|mem~251_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~283_regout\,
	datac => \regFile_1|mem~251_regout\,
	datad => \regFile_1|mem~1492_combout\,
	combout => \regFile_1|mem~1493_combout\);

-- Location: LCFF_X30_Y20_N19
\regFile_1|mem~347\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~347_regout\);

-- Location: LCFF_X30_Y17_N25
\regFile_1|mem~379\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~379_regout\);

-- Location: LCFF_X30_Y17_N7
\regFile_1|mem~315\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~315_regout\);

-- Location: LCCOMB_X30_Y17_N24
\regFile_1|mem~1494\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1494_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~379_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~315_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~379_regout\,
	datad => \regFile_1|mem~315_regout\,
	combout => \regFile_1|mem~1494_combout\);

-- Location: LCCOMB_X30_Y20_N10
\regFile_1|mem~1495\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1495_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1494_combout\ & (\regFile_1|mem~411_regout\)) # (!\regFile_1|mem~1494_combout\ & ((\regFile_1|mem~347_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~411_regout\,
	datab => \regFile_1|mem~347_regout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~1494_combout\,
	combout => \regFile_1|mem~1495_combout\);

-- Location: LCFF_X33_Y16_N25
\regFile_1|mem~155\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~155_regout\);

-- Location: LCFF_X32_Y16_N25
\regFile_1|mem~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~91_regout\);

-- Location: LCCOMB_X33_Y16_N24
\regFile_1|mem~1497\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1497_combout\ = (\regFile_1|mem~1496_combout\ & (((\regFile_1|mem~155_regout\)) # (!\i_rAddr1~combout\(0)))) # (!\regFile_1|mem~1496_combout\ & (\i_rAddr1~combout\(0) & ((\regFile_1|mem~91_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1496_combout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~155_regout\,
	datad => \regFile_1|mem~91_regout\,
	combout => \regFile_1|mem~1497_combout\);

-- Location: LCCOMB_X33_Y22_N4
\regFile_1|mem~1498\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1498_combout\ = (\i_rAddr1~combout\(2) & (((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~1495_combout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1497_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1495_combout\,
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~1497_combout\,
	combout => \regFile_1|mem~1498_combout\);

-- Location: LCFF_X34_Y15_N23
\regFile_1|mem~507\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~507_regout\);

-- Location: LCCOMB_X29_Y15_N6
\regFile_1|mem~539feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~539feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~539feeder_combout\);

-- Location: LCFF_X29_Y15_N7
\regFile_1|mem~539\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~539feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~539_regout\);

-- Location: LCCOMB_X34_Y15_N20
\regFile_1|mem~1500\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1500_combout\ = (\regFile_1|mem~1499_combout\ & (((\regFile_1|mem~539_regout\) # (!\i_rAddr1~combout\(1))))) # (!\regFile_1|mem~1499_combout\ & (\regFile_1|mem~507_regout\ & (\i_rAddr1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1499_combout\,
	datab => \regFile_1|mem~507_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~539_regout\,
	combout => \regFile_1|mem~1500_combout\);

-- Location: LCCOMB_X33_Y22_N22
\regFile_1|mem~1501\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1501_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1498_combout\ & ((\regFile_1|mem~1500_combout\))) # (!\regFile_1|mem~1498_combout\ & (\regFile_1|mem~1493_combout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1493_combout\,
	datac => \regFile_1|mem~1498_combout\,
	datad => \regFile_1|mem~1500_combout\,
	combout => \regFile_1|mem~1501_combout\);

-- Location: LCCOMB_X33_Y22_N12
\regFile_1|o_rReg1[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[21]~21_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1491_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1491_combout\,
	datad => \regFile_1|mem~1501_combout\,
	combout => \regFile_1|o_rReg1[21]~21_combout\);

-- Location: LCCOMB_X30_Y19_N22
\i_wData3[21]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[21]~69_combout\ = (\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[21]~21_combout\) # ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg1[21]~21_combout\)))) # (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[21]~21_combout\ & 
-- (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg1[21]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \regFile_1|o_rReg2[21]~21_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \regFile_1|o_rReg1[21]~21_combout\,
	combout => \i_wData3[21]~69_combout\);

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(20),
	combout => \loadValue~combout\(20));

-- Location: LCCOMB_X32_Y23_N8
\i_wData3[20]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[20]~66_combout\ = (\regFile_1|o_rReg1[20]~20_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg2[20]~20_combout\)))) # (!\regFile_1|o_rReg1[20]~20_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg2[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[20]~20_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \regFile_1|o_rReg2[20]~20_combout\,
	combout => \i_wData3[20]~66_combout\);

-- Location: LCCOMB_X29_Y15_N26
\regFile_1|mem~537feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~537feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~537feeder_combout\);

-- Location: LCFF_X29_Y15_N27
\regFile_1|mem~537\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~537feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~537_regout\);

-- Location: LCFF_X33_Y15_N25
\regFile_1|mem~441\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~441_regout\);

-- Location: LCCOMB_X29_Y15_N22
\regFile_1|mem~473feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~473feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~473feeder_combout\);

-- Location: LCFF_X29_Y15_N23
\regFile_1|mem~473\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~473feeder_combout\,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~473_regout\);

-- Location: LCCOMB_X29_Y15_N28
\regFile_1|mem~1459\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1459_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~473_regout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~441_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~441_regout\,
	datad => \regFile_1|mem~473_regout\,
	combout => \regFile_1|mem~1459_combout\);

-- Location: LCCOMB_X29_Y15_N0
\regFile_1|mem~1460\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1460_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1459_combout\ & ((\regFile_1|mem~537_regout\))) # (!\regFile_1|mem~1459_combout\ & (\regFile_1|mem~505_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~505_regout\,
	datab => \regFile_1|mem~537_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~1459_combout\,
	combout => \regFile_1|mem~1460_combout\);

-- Location: LCCOMB_X34_Y17_N2
\regFile_1|mem~89feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~89feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~89feeder_combout\);

-- Location: LCFF_X34_Y17_N3
\regFile_1|mem~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~89feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~89_regout\);

-- Location: LCCOMB_X34_Y22_N20
\regFile_1|mem~153feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~153feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~153feeder_combout\);

-- Location: LCFF_X34_Y22_N21
\regFile_1|mem~153\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~153feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~153_regout\);

-- Location: LCCOMB_X34_Y22_N24
\regFile_1|mem~121feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~121feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~121feeder_combout\);

-- Location: LCFF_X34_Y22_N25
\regFile_1|mem~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~121feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~121_regout\);

-- Location: LCCOMB_X35_Y18_N24
\regFile_1|mem~57feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~57feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~57feeder_combout\);

-- Location: LCFF_X35_Y18_N25
\regFile_1|mem~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~57feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~57_regout\);

-- Location: LCCOMB_X34_Y22_N18
\regFile_1|mem~1456\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1456_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~121_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~57_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~121_regout\,
	datad => \regFile_1|mem~57_regout\,
	combout => \regFile_1|mem~1456_combout\);

-- Location: LCCOMB_X34_Y17_N8
\regFile_1|mem~1457\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1457_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1456_combout\ & ((\regFile_1|mem~153_regout\))) # (!\regFile_1|mem~1456_combout\ & (\regFile_1|mem~89_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~89_regout\,
	datac => \regFile_1|mem~153_regout\,
	datad => \regFile_1|mem~1456_combout\,
	combout => \regFile_1|mem~1457_combout\);

-- Location: LCCOMB_X35_Y22_N16
\regFile_1|mem~345feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~345feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~345feeder_combout\);

-- Location: LCFF_X35_Y22_N17
\regFile_1|mem~345\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~345feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~345_regout\);

-- Location: LCFF_X32_Y22_N21
\regFile_1|mem~409\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~409_regout\);

-- Location: LCCOMB_X31_Y22_N16
\regFile_1|mem~377feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~377feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~377feeder_combout\);

-- Location: LCFF_X31_Y22_N17
\regFile_1|mem~377\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~377feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~377_regout\);

-- Location: LCFF_X32_Y22_N3
\regFile_1|mem~313\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~313_regout\);

-- Location: LCCOMB_X31_Y22_N22
\regFile_1|mem~1454\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1454_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~377_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~313_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~377_regout\,
	datad => \regFile_1|mem~313_regout\,
	combout => \regFile_1|mem~1454_combout\);

-- Location: LCCOMB_X32_Y22_N20
\regFile_1|mem~1455\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1455_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1454_combout\ & ((\regFile_1|mem~409_regout\))) # (!\regFile_1|mem~1454_combout\ & (\regFile_1|mem~345_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~345_regout\,
	datac => \regFile_1|mem~409_regout\,
	datad => \regFile_1|mem~1454_combout\,
	combout => \regFile_1|mem~1455_combout\);

-- Location: LCCOMB_X29_Y17_N14
\regFile_1|mem~1458\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1458_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~1455_combout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1457_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1457_combout\,
	datad => \regFile_1|mem~1455_combout\,
	combout => \regFile_1|mem~1458_combout\);

-- Location: LCCOMB_X34_Y23_N4
\regFile_1|mem~281feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~281feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~281feeder_combout\);

-- Location: LCFF_X34_Y23_N5
\regFile_1|mem~281\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~281feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~281_regout\);

-- Location: LCCOMB_X36_Y22_N2
\regFile_1|mem~249feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~249feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~249feeder_combout\);

-- Location: LCFF_X36_Y22_N3
\regFile_1|mem~249\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~249feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~249_regout\);

-- Location: LCFF_X31_Y22_N21
\regFile_1|mem~217\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~217_regout\);

-- Location: LCFF_X30_Y22_N17
\regFile_1|mem~185\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[19]~65_combout\,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~185_regout\);

-- Location: LCCOMB_X31_Y22_N10
\regFile_1|mem~1452\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1452_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~217_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~185_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~217_regout\,
	datad => \regFile_1|mem~185_regout\,
	combout => \regFile_1|mem~1452_combout\);

-- Location: LCCOMB_X34_Y23_N18
\regFile_1|mem~1453\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1453_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1452_combout\ & (\regFile_1|mem~281_regout\)) # (!\regFile_1|mem~1452_combout\ & ((\regFile_1|mem~249_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~281_regout\,
	datac => \regFile_1|mem~249_regout\,
	datad => \regFile_1|mem~1452_combout\,
	combout => \regFile_1|mem~1453_combout\);

-- Location: LCCOMB_X29_Y17_N20
\regFile_1|mem~1461\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1461_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1458_combout\ & (\regFile_1|mem~1460_combout\)) # (!\regFile_1|mem~1458_combout\ & ((\regFile_1|mem~1453_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1460_combout\,
	datac => \regFile_1|mem~1458_combout\,
	datad => \regFile_1|mem~1453_combout\,
	combout => \regFile_1|mem~1461_combout\);

-- Location: LCCOMB_X36_Y20_N22
\regFile_1|mem~1049feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1049feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~1049feeder_combout\);

-- Location: LCFF_X36_Y20_N23
\regFile_1|mem~1049\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1049feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1049_regout\);

-- Location: LCFF_X36_Y19_N1
\regFile_1|mem~793\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~793_regout\);

-- Location: LCFF_X29_Y17_N5
\regFile_1|mem~921\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~921_regout\);

-- Location: LCFF_X29_Y17_N7
\regFile_1|mem~665\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~665_regout\);

-- Location: LCCOMB_X29_Y17_N4
\regFile_1|mem~1449\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1449_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~921_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~665_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~921_regout\,
	datad => \regFile_1|mem~665_regout\,
	combout => \regFile_1|mem~1449_combout\);

-- Location: LCCOMB_X36_Y19_N0
\regFile_1|mem~1450\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1450_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1449_combout\ & (\regFile_1|mem~1049_regout\)) # (!\regFile_1|mem~1449_combout\ & ((\regFile_1|mem~793_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1049_regout\,
	datac => \regFile_1|mem~793_regout\,
	datad => \regFile_1|mem~1449_combout\,
	combout => \regFile_1|mem~1450_combout\);

-- Location: LCFF_X32_Y17_N1
\regFile_1|mem~857\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~857_regout\);

-- Location: LCFF_X32_Y17_N23
\regFile_1|mem~601\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~601_regout\);

-- Location: LCCOMB_X32_Y17_N12
\regFile_1|mem~1442\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1442_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~857_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~601_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~857_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~601_regout\,
	combout => \regFile_1|mem~1442_combout\);

-- Location: LCCOMB_X34_Y16_N22
\regFile_1|mem~1443\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1443_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1442_combout\ & ((\regFile_1|mem~985_regout\))) # (!\regFile_1|mem~1442_combout\ & (\regFile_1|mem~729_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~729_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~985_regout\,
	datad => \regFile_1|mem~1442_combout\,
	combout => \regFile_1|mem~1443_combout\);

-- Location: LCFF_X33_Y22_N29
\regFile_1|mem~1017\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1017_regout\);

-- Location: LCFF_X32_Y18_N21
\regFile_1|mem~761\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~761_regout\);

-- Location: LCFF_X32_Y18_N7
\regFile_1|mem~633\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~633_regout\);

-- Location: LCCOMB_X32_Y18_N20
\regFile_1|mem~1444\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1444_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~761_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~633_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~761_regout\,
	datad => \regFile_1|mem~633_regout\,
	combout => \regFile_1|mem~1444_combout\);

-- Location: LCFF_X33_Y22_N31
\regFile_1|mem~889\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~889_regout\);

-- Location: LCCOMB_X33_Y22_N6
\regFile_1|mem~1445\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1445_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1444_combout\ & (\regFile_1|mem~1017_regout\)) # (!\regFile_1|mem~1444_combout\ & ((\regFile_1|mem~889_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1017_regout\,
	datac => \regFile_1|mem~1444_combout\,
	datad => \regFile_1|mem~889_regout\,
	combout => \regFile_1|mem~1445_combout\);

-- Location: LCCOMB_X37_Y20_N16
\regFile_1|mem~697feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~697feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~697feeder_combout\);

-- Location: LCFF_X37_Y20_N17
\regFile_1|mem~697\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~697feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~697_regout\);

-- Location: LCCOMB_X37_Y20_N18
\regFile_1|mem~569feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~569feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~569feeder_combout\);

-- Location: LCFF_X37_Y20_N19
\regFile_1|mem~569\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~569feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~569_regout\);

-- Location: LCCOMB_X37_Y20_N28
\regFile_1|mem~1446\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1446_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~697_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~569_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~697_regout\,
	datad => \regFile_1|mem~569_regout\,
	combout => \regFile_1|mem~1446_combout\);

-- Location: LCCOMB_X35_Y20_N2
\regFile_1|mem~825feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~825feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~825feeder_combout\);

-- Location: LCFF_X35_Y20_N3
\regFile_1|mem~825\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~825feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~825_regout\);

-- Location: LCCOMB_X36_Y22_N20
\regFile_1|mem~953feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~953feeder_combout\ = \i_wData3[19]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[19]~65_combout\,
	combout => \regFile_1|mem~953feeder_combout\);

-- Location: LCFF_X36_Y22_N21
\regFile_1|mem~953\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~953feeder_combout\,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~953_regout\);

-- Location: LCCOMB_X35_Y20_N28
\regFile_1|mem~1447\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1447_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1446_combout\ & ((\regFile_1|mem~953_regout\))) # (!\regFile_1|mem~1446_combout\ & (\regFile_1|mem~825_regout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1446_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1446_combout\,
	datac => \regFile_1|mem~825_regout\,
	datad => \regFile_1|mem~953_regout\,
	combout => \regFile_1|mem~1447_combout\);

-- Location: LCCOMB_X34_Y17_N16
\regFile_1|mem~1448\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1448_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~1445_combout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1447_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1445_combout\,
	datad => \regFile_1|mem~1447_combout\,
	combout => \regFile_1|mem~1448_combout\);

-- Location: LCCOMB_X29_Y17_N12
\regFile_1|mem~1451\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1451_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1448_combout\ & (\regFile_1|mem~1450_combout\)) # (!\regFile_1|mem~1448_combout\ & ((\regFile_1|mem~1443_combout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1450_combout\,
	datac => \regFile_1|mem~1443_combout\,
	datad => \regFile_1|mem~1448_combout\,
	combout => \regFile_1|mem~1451_combout\);

-- Location: LCCOMB_X29_Y17_N2
\regFile_1|o_rReg1[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[19]~19_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1451_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1461_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1461_combout\,
	datad => \regFile_1|mem~1451_combout\,
	combout => \regFile_1|o_rReg1[19]~19_combout\);

-- Location: LCCOMB_X30_Y22_N28
\i_wData3[19]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[19]~63_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\i_wData3[4]~8_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[19]~19_combout\) # (\regFile_1|o_rReg1[19]~19_combout\))) # 
-- (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[19]~19_combout\ & \regFile_1|o_rReg1[19]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \regFile_1|o_rReg2[19]~19_combout\,
	datad => \regFile_1|o_rReg1[19]~19_combout\,
	combout => \i_wData3[19]~63_combout\);

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(18),
	combout => \loadValue~combout\(18));

-- Location: LCFF_X29_Y18_N1
\regFile_1|mem~472\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~472_regout\);

-- Location: LCFF_X29_Y18_N3
\regFile_1|mem~440\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~440_regout\);

-- Location: LCFF_X25_Y22_N7
\regFile_1|mem~504\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~504_regout\);

-- Location: LCCOMB_X29_Y18_N2
\regFile_1|mem~2079\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2079_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~504_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~440_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~440_regout\,
	datad => \regFile_1|mem~504_regout\,
	combout => \regFile_1|mem~2079_combout\);

-- Location: LCCOMB_X29_Y18_N0
\regFile_1|mem~2080\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2080_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2079_combout\ & (\regFile_1|mem~536_regout\)) # (!\regFile_1|mem~2079_combout\ & ((\regFile_1|mem~472_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~536_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~472_regout\,
	datad => \regFile_1|mem~2079_combout\,
	combout => \regFile_1|mem~2080_combout\);

-- Location: LCFF_X33_Y16_N23
\regFile_1|mem~152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~152_regout\);

-- Location: LCFF_X32_Y16_N7
\regFile_1|mem~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~56_regout\);

-- Location: LCFF_X32_Y16_N29
\regFile_1|mem~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~88_regout\);

-- Location: LCCOMB_X32_Y16_N6
\regFile_1|mem~2076\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2076_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~88_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~56_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~56_regout\,
	datad => \regFile_1|mem~88_regout\,
	combout => \regFile_1|mem~2076_combout\);

-- Location: LCCOMB_X33_Y16_N22
\regFile_1|mem~2077\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2077_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2076_combout\ & ((\regFile_1|mem~152_regout\))) # (!\regFile_1|mem~2076_combout\ & (\regFile_1|mem~120_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~120_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~152_regout\,
	datad => \regFile_1|mem~2076_combout\,
	combout => \regFile_1|mem~2077_combout\);

-- Location: LCFF_X31_Y21_N15
\regFile_1|mem~184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~184_regout\);

-- Location: LCCOMB_X30_Y21_N24
\regFile_1|mem~248feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~248feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~248feeder_combout\);

-- Location: LCFF_X30_Y21_N25
\regFile_1|mem~248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~248feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~248_regout\);

-- Location: LCCOMB_X31_Y21_N14
\regFile_1|mem~2074\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2074_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~248_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~184_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~184_regout\,
	datad => \regFile_1|mem~248_regout\,
	combout => \regFile_1|mem~2074_combout\);

-- Location: LCFF_X31_Y21_N25
\regFile_1|mem~216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~216_regout\);

-- Location: LCFF_X30_Y21_N17
\regFile_1|mem~280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~280_regout\);

-- Location: LCCOMB_X31_Y21_N24
\regFile_1|mem~2075\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2075_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2074_combout\ & ((\regFile_1|mem~280_regout\))) # (!\regFile_1|mem~2074_combout\ & (\regFile_1|mem~216_regout\)))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2074_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2074_combout\,
	datac => \regFile_1|mem~216_regout\,
	datad => \regFile_1|mem~280_regout\,
	combout => \regFile_1|mem~2075_combout\);

-- Location: LCCOMB_X32_Y18_N0
\regFile_1|mem~2078\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2078_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~2075_combout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2077_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2077_combout\,
	datad => \regFile_1|mem~2075_combout\,
	combout => \regFile_1|mem~2078_combout\);

-- Location: LCCOMB_X27_Y16_N14
\regFile_1|mem~376feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~376feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~376feeder_combout\);

-- Location: LCFF_X27_Y16_N15
\regFile_1|mem~376\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~376feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~376_regout\);

-- Location: LCFF_X27_Y19_N31
\regFile_1|mem~408\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~408_regout\);

-- Location: LCCOMB_X30_Y20_N16
\regFile_1|mem~344feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~344feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~344feeder_combout\);

-- Location: LCFF_X30_Y20_N17
\regFile_1|mem~344\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~344feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~344_regout\);

-- Location: LCFF_X27_Y19_N23
\regFile_1|mem~312\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~312_regout\);

-- Location: LCCOMB_X27_Y19_N22
\regFile_1|mem~2072\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2072_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~344_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~312_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~344_regout\,
	datac => \regFile_1|mem~312_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2072_combout\);

-- Location: LCCOMB_X27_Y16_N10
\regFile_1|mem~2073\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2073_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2072_combout\ & ((\regFile_1|mem~408_regout\))) # (!\regFile_1|mem~2072_combout\ & (\regFile_1|mem~376_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~376_regout\,
	datac => \regFile_1|mem~408_regout\,
	datad => \regFile_1|mem~2072_combout\,
	combout => \regFile_1|mem~2073_combout\);

-- Location: LCCOMB_X28_Y18_N4
\regFile_1|mem~2081\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2081_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2078_combout\ & (\regFile_1|mem~2080_combout\)) # (!\regFile_1|mem~2078_combout\ & ((\regFile_1|mem~2073_combout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2080_combout\,
	datac => \regFile_1|mem~2078_combout\,
	datad => \regFile_1|mem~2073_combout\,
	combout => \regFile_1|mem~2081_combout\);

-- Location: LCFF_X32_Y18_N27
\regFile_1|mem~632\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~632_regout\);

-- Location: LCFF_X33_Y22_N21
\regFile_1|mem~888\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~888_regout\);

-- Location: LCCOMB_X32_Y18_N26
\regFile_1|mem~2062\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2062_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~888_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~632_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~632_regout\,
	datad => \regFile_1|mem~888_regout\,
	combout => \regFile_1|mem~2062_combout\);

-- Location: LCFF_X33_Y22_N9
\regFile_1|mem~1016\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1016_regout\);

-- Location: LCCOMB_X28_Y18_N12
\regFile_1|mem~2063\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2063_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2062_combout\ & ((\regFile_1|mem~1016_regout\))) # (!\regFile_1|mem~2062_combout\ & (\regFile_1|mem~760_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~760_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2062_combout\,
	datad => \regFile_1|mem~1016_regout\,
	combout => \regFile_1|mem~2063_combout\);

-- Location: LCFF_X27_Y21_N7
\regFile_1|mem~1048\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1048_regout\);

-- Location: LCCOMB_X37_Y21_N24
\regFile_1|mem~664feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~664feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~664feeder_combout\);

-- Location: LCFF_X37_Y21_N25
\regFile_1|mem~664\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~664feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~664_regout\);

-- Location: LCFF_X27_Y21_N1
\regFile_1|mem~792\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~792_regout\);

-- Location: LCCOMB_X37_Y21_N28
\regFile_1|mem~2069\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2069_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~792_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~664_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~664_regout\,
	datad => \regFile_1|mem~792_regout\,
	combout => \regFile_1|mem~2069_combout\);

-- Location: LCCOMB_X36_Y21_N22
\regFile_1|mem~2070\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2070_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2069_combout\ & ((\regFile_1|mem~1048_regout\))) # (!\regFile_1|mem~2069_combout\ & (\regFile_1|mem~920_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~920_regout\,
	datab => \regFile_1|mem~1048_regout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~2069_combout\,
	combout => \regFile_1|mem~2070_combout\);

-- Location: LCFF_X32_Y17_N29
\regFile_1|mem~856\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~856_regout\);

-- Location: LCFF_X31_Y17_N1
\regFile_1|mem~984\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~984_regout\);

-- Location: LCFF_X31_Y17_N15
\regFile_1|mem~728\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~728_regout\);

-- Location: LCFF_X32_Y17_N19
\regFile_1|mem~600\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~600_regout\);

-- Location: LCCOMB_X31_Y17_N18
\regFile_1|mem~2064\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2064_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~728_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~600_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~728_regout\,
	datad => \regFile_1|mem~600_regout\,
	combout => \regFile_1|mem~2064_combout\);

-- Location: LCCOMB_X31_Y17_N0
\regFile_1|mem~2065\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2065_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2064_combout\ & ((\regFile_1|mem~984_regout\))) # (!\regFile_1|mem~2064_combout\ & (\regFile_1|mem~856_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~856_regout\,
	datac => \regFile_1|mem~984_regout\,
	datad => \regFile_1|mem~2064_combout\,
	combout => \regFile_1|mem~2065_combout\);

-- Location: LCCOMB_X35_Y20_N30
\regFile_1|mem~696feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~696feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~696feeder_combout\);

-- Location: LCFF_X35_Y20_N31
\regFile_1|mem~696\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~696feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~696_regout\);

-- Location: LCFF_X34_Y20_N5
\regFile_1|mem~952\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~952_regout\);

-- Location: LCFF_X34_Y20_N3
\regFile_1|mem~568\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~568_regout\);

-- Location: LCCOMB_X34_Y20_N14
\regFile_1|mem~2066\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2066_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~824_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~568_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~824_regout\,
	datad => \regFile_1|mem~568_regout\,
	combout => \regFile_1|mem~2066_combout\);

-- Location: LCCOMB_X35_Y20_N22
\regFile_1|mem~2067\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2067_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2066_combout\ & ((\regFile_1|mem~952_regout\))) # (!\regFile_1|mem~2066_combout\ & (\regFile_1|mem~696_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~696_regout\,
	datac => \regFile_1|mem~952_regout\,
	datad => \regFile_1|mem~2066_combout\,
	combout => \regFile_1|mem~2067_combout\);

-- Location: LCCOMB_X27_Y18_N2
\regFile_1|mem~2068\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2068_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~2065_combout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~2067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2065_combout\,
	datad => \regFile_1|mem~2067_combout\,
	combout => \regFile_1|mem~2068_combout\);

-- Location: LCCOMB_X28_Y18_N22
\regFile_1|mem~2071\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2071_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2068_combout\ & ((\regFile_1|mem~2070_combout\))) # (!\regFile_1|mem~2068_combout\ & (\regFile_1|mem~2063_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2063_combout\,
	datac => \regFile_1|mem~2070_combout\,
	datad => \regFile_1|mem~2068_combout\,
	combout => \regFile_1|mem~2071_combout\);

-- Location: LCCOMB_X28_Y18_N6
\regFile_1|o_rReg2[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[18]~18_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2071_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~2081_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2081_combout\,
	datad => \regFile_1|mem~2071_combout\,
	combout => \regFile_1|o_rReg2[18]~18_combout\);

-- Location: LCCOMB_X30_Y20_N26
\i_wData3[18]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[18]~60_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\i_wData3[4]~8_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg1[18]~18_combout\) # (\regFile_1|o_rReg2[18]~18_combout\))) # 
-- (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg1[18]~18_combout\ & \regFile_1|o_rReg2[18]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \regFile_1|o_rReg1[18]~18_combout\,
	datad => \regFile_1|o_rReg2[18]~18_combout\,
	combout => \i_wData3[18]~60_combout\);

-- Location: LCFF_X25_Y18_N15
\regFile_1|mem~535\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~535_regout\);

-- Location: LCFF_X25_Y18_N27
\regFile_1|mem~503\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~503_regout\);

-- Location: LCFF_X29_Y18_N9
\regFile_1|mem~471\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~471_regout\);

-- Location: LCFF_X29_Y18_N7
\regFile_1|mem~439\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[17]~59_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~439_regout\);

-- Location: LCCOMB_X25_Y18_N12
\regFile_1|mem~1419\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1419_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~471_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~439_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~471_regout\,
	datad => \regFile_1|mem~439_regout\,
	combout => \regFile_1|mem~1419_combout\);

-- Location: LCCOMB_X25_Y18_N26
\regFile_1|mem~1420\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1420_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1419_combout\ & (\regFile_1|mem~535_regout\)) # (!\regFile_1|mem~1419_combout\ & ((\regFile_1|mem~503_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~535_regout\,
	datac => \regFile_1|mem~503_regout\,
	datad => \regFile_1|mem~1419_combout\,
	combout => \regFile_1|mem~1420_combout\);

-- Location: LCCOMB_X34_Y23_N10
\regFile_1|mem~279feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~279feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~279feeder_combout\);

-- Location: LCFF_X34_Y23_N11
\regFile_1|mem~279\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~279feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~279_regout\);

-- Location: LCCOMB_X34_Y23_N28
\regFile_1|mem~183feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~183feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~183feeder_combout\);

-- Location: LCFF_X34_Y23_N29
\regFile_1|mem~183\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~183feeder_combout\,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~183_regout\);

-- Location: LCCOMB_X34_Y21_N0
\regFile_1|mem~215feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~215feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~215feeder_combout\);

-- Location: LCFF_X34_Y21_N1
\regFile_1|mem~215\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~215feeder_combout\,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~215_regout\);

-- Location: LCCOMB_X34_Y21_N14
\regFile_1|mem~1412\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1412_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~215_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~183_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~183_regout\,
	datad => \regFile_1|mem~215_regout\,
	combout => \regFile_1|mem~1412_combout\);

-- Location: LCCOMB_X34_Y21_N26
\regFile_1|mem~247feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~247feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~247feeder_combout\);

-- Location: LCFF_X34_Y21_N27
\regFile_1|mem~247\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~247feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~247_regout\);

-- Location: LCCOMB_X34_Y21_N16
\regFile_1|mem~1413\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1413_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1412_combout\ & (\regFile_1|mem~279_regout\)) # (!\regFile_1|mem~1412_combout\ & ((\regFile_1|mem~247_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~279_regout\,
	datac => \regFile_1|mem~1412_combout\,
	datad => \regFile_1|mem~247_regout\,
	combout => \regFile_1|mem~1413_combout\);

-- Location: LCFF_X35_Y16_N29
\regFile_1|mem~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~119_regout\);

-- Location: LCFF_X35_Y18_N7
\regFile_1|mem~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~55_regout\);

-- Location: LCCOMB_X35_Y16_N2
\regFile_1|mem~1416\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1416_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~119_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~55_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~119_regout\,
	datac => \regFile_1|mem~55_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1416_combout\);

-- Location: LCFF_X35_Y16_N17
\regFile_1|mem~151\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~151_regout\);

-- Location: LCFF_X35_Y18_N5
\regFile_1|mem~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~87_regout\);

-- Location: LCCOMB_X35_Y16_N14
\regFile_1|mem~1417\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1417_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1416_combout\ & (\regFile_1|mem~151_regout\)) # (!\regFile_1|mem~1416_combout\ & ((\regFile_1|mem~87_regout\))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1416_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1416_combout\,
	datac => \regFile_1|mem~151_regout\,
	datad => \regFile_1|mem~87_regout\,
	combout => \regFile_1|mem~1417_combout\);

-- Location: LCCOMB_X35_Y22_N8
\regFile_1|mem~343feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~343feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~343feeder_combout\);

-- Location: LCFF_X35_Y22_N9
\regFile_1|mem~343\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~343feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~343_regout\);

-- Location: LCFF_X32_Y22_N7
\regFile_1|mem~311\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~311_regout\);

-- Location: LCCOMB_X35_Y22_N2
\regFile_1|mem~375feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~375feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~375feeder_combout\);

-- Location: LCFF_X35_Y22_N3
\regFile_1|mem~375\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~375feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~375_regout\);

-- Location: LCCOMB_X35_Y22_N24
\regFile_1|mem~1414\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1414_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~375_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~311_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~311_regout\,
	datad => \regFile_1|mem~375_regout\,
	combout => \regFile_1|mem~1414_combout\);

-- Location: LCFF_X32_Y22_N9
\regFile_1|mem~407\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~407_regout\);

-- Location: LCCOMB_X35_Y22_N10
\regFile_1|mem~1415\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1415_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1414_combout\ & ((\regFile_1|mem~407_regout\))) # (!\regFile_1|mem~1414_combout\ & (\regFile_1|mem~343_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~343_regout\,
	datac => \regFile_1|mem~1414_combout\,
	datad => \regFile_1|mem~407_regout\,
	combout => \regFile_1|mem~1415_combout\);

-- Location: LCCOMB_X35_Y16_N8
\regFile_1|mem~1418\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1418_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~1415_combout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1417_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1417_combout\,
	datad => \regFile_1|mem~1415_combout\,
	combout => \regFile_1|mem~1418_combout\);

-- Location: LCCOMB_X30_Y16_N16
\regFile_1|mem~1421\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1421_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1418_combout\ & (\regFile_1|mem~1420_combout\)) # (!\regFile_1|mem~1418_combout\ & ((\regFile_1|mem~1413_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1420_combout\,
	datac => \regFile_1|mem~1413_combout\,
	datad => \regFile_1|mem~1418_combout\,
	combout => \regFile_1|mem~1421_combout\);

-- Location: LCFF_X33_Y18_N7
\regFile_1|mem~1015\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1015_regout\);

-- Location: LCFF_X32_Y18_N3
\regFile_1|mem~759\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~759_regout\);

-- Location: LCFF_X32_Y18_N9
\regFile_1|mem~631\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~631_regout\);

-- Location: LCCOMB_X32_Y18_N2
\regFile_1|mem~1404\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1404_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~759_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~631_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~759_regout\,
	datad => \regFile_1|mem~631_regout\,
	combout => \regFile_1|mem~1404_combout\);

-- Location: LCCOMB_X33_Y18_N6
\regFile_1|mem~1405\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1405_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1404_combout\ & ((\regFile_1|mem~1015_regout\))) # (!\regFile_1|mem~1404_combout\ & (\regFile_1|mem~887_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~887_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1015_regout\,
	datad => \regFile_1|mem~1404_combout\,
	combout => \regFile_1|mem~1405_combout\);

-- Location: LCCOMB_X34_Y20_N30
\regFile_1|mem~567feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~567feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~567feeder_combout\);

-- Location: LCFF_X34_Y20_N31
\regFile_1|mem~567\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~567feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~567_regout\);

-- Location: LCCOMB_X35_Y20_N10
\regFile_1|mem~695feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~695feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~695feeder_combout\);

-- Location: LCFF_X35_Y20_N11
\regFile_1|mem~695\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~695feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~695_regout\);

-- Location: LCCOMB_X35_Y20_N20
\regFile_1|mem~1406\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1406_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~695_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~567_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~567_regout\,
	datad => \regFile_1|mem~695_regout\,
	combout => \regFile_1|mem~1406_combout\);

-- Location: LCFF_X34_Y20_N9
\regFile_1|mem~951\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~951_regout\);

-- Location: LCCOMB_X35_Y20_N24
\regFile_1|mem~823feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~823feeder_combout\ = \i_wData3[17]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[17]~59_combout\,
	combout => \regFile_1|mem~823feeder_combout\);

-- Location: LCFF_X35_Y20_N25
\regFile_1|mem~823\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~823feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~823_regout\);

-- Location: LCCOMB_X34_Y20_N8
\regFile_1|mem~1407\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1407_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1406_combout\ & (\regFile_1|mem~951_regout\)) # (!\regFile_1|mem~1406_combout\ & ((\regFile_1|mem~823_regout\))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1406_combout\,
	datac => \regFile_1|mem~951_regout\,
	datad => \regFile_1|mem~823_regout\,
	combout => \regFile_1|mem~1407_combout\);

-- Location: LCCOMB_X30_Y16_N24
\regFile_1|mem~1408\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1408_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~1405_combout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1405_combout\,
	datad => \regFile_1|mem~1407_combout\,
	combout => \regFile_1|mem~1408_combout\);

-- Location: LCFF_X27_Y21_N13
\regFile_1|mem~791\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~791_regout\);

-- Location: LCCOMB_X27_Y21_N12
\regFile_1|mem~1410\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1410_combout\ = (\regFile_1|mem~1409_combout\ & (((\regFile_1|mem~1047_regout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1409_combout\ & (\i_rAddr1~combout\(2) & (\regFile_1|mem~791_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1409_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~791_regout\,
	datad => \regFile_1|mem~1047_regout\,
	combout => \regFile_1|mem~1410_combout\);

-- Location: LCCOMB_X30_Y16_N2
\regFile_1|mem~1411\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1411_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1408_combout\ & ((\regFile_1|mem~1410_combout\))) # (!\regFile_1|mem~1408_combout\ & (\regFile_1|mem~1403_combout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1403_combout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1408_combout\,
	datad => \regFile_1|mem~1410_combout\,
	combout => \regFile_1|mem~1411_combout\);

-- Location: LCCOMB_X30_Y16_N14
\regFile_1|o_rReg1[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[17]~17_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1411_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1421_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1421_combout\,
	datad => \regFile_1|mem~1411_combout\,
	combout => \regFile_1|o_rReg1[17]~17_combout\);

-- Location: LCCOMB_X30_Y18_N18
\i_wData3[17]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[17]~57_combout\ = (\regFile_1|o_rReg2[17]~17_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg1[17]~17_combout\)))) # (!\regFile_1|o_rReg2[17]~17_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg1[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[17]~17_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \i_wData3[4]~8_combout\,
	datad => \regFile_1|o_rReg1[17]~17_combout\,
	combout => \i_wData3[17]~57_combout\);

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(16),
	combout => \loadValue~combout\(16));

-- Location: LCCOMB_X33_Y16_N14
\regFile_1|mem~150feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~150feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~150feeder_combout\);

-- Location: LCFF_X33_Y16_N15
\regFile_1|mem~150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~150feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~150_regout\);

-- Location: LCFF_X32_Y16_N23
\regFile_1|mem~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~54_regout\);

-- Location: LCCOMB_X32_Y16_N22
\regFile_1|mem~2036\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2036_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~86_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~54_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~86_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~54_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2036_combout\);

-- Location: LCCOMB_X33_Y16_N26
\regFile_1|mem~2037\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2037_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2036_combout\ & ((\regFile_1|mem~150_regout\))) # (!\regFile_1|mem~2036_combout\ & (\regFile_1|mem~118_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~118_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~150_regout\,
	datad => \regFile_1|mem~2036_combout\,
	combout => \regFile_1|mem~2037_combout\);

-- Location: LCFF_X29_Y14_N9
\regFile_1|mem~214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~214_regout\);

-- Location: LCFF_X30_Y14_N25
\regFile_1|mem~278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~278_regout\);

-- Location: LCCOMB_X29_Y14_N30
\regFile_1|mem~2035\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2035_combout\ = (\regFile_1|mem~2034_combout\ & (((\regFile_1|mem~278_regout\)) # (!\i_rAddr2~combout\(0)))) # (!\regFile_1|mem~2034_combout\ & (\i_rAddr2~combout\(0) & (\regFile_1|mem~214_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2034_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~214_regout\,
	datad => \regFile_1|mem~278_regout\,
	combout => \regFile_1|mem~2035_combout\);

-- Location: LCCOMB_X29_Y16_N26
\regFile_1|mem~2038\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2038_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~2035_combout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2037_combout\,
	datad => \regFile_1|mem~2035_combout\,
	combout => \regFile_1|mem~2038_combout\);

-- Location: LCFF_X25_Y18_N9
\regFile_1|mem~534\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~534_regout\);

-- Location: LCFF_X24_Y18_N11
\regFile_1|mem~438\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~438_regout\);

-- Location: LCFF_X25_Y18_N31
\regFile_1|mem~502\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~502_regout\);

-- Location: LCCOMB_X24_Y18_N10
\regFile_1|mem~2039\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2039_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~502_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~438_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~438_regout\,
	datad => \regFile_1|mem~502_regout\,
	combout => \regFile_1|mem~2039_combout\);

-- Location: LCCOMB_X25_Y18_N8
\regFile_1|mem~2040\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2040_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2039_combout\ & ((\regFile_1|mem~534_regout\))) # (!\regFile_1|mem~2039_combout\ & (\regFile_1|mem~470_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~470_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~534_regout\,
	datad => \regFile_1|mem~2039_combout\,
	combout => \regFile_1|mem~2040_combout\);

-- Location: LCCOMB_X33_Y20_N8
\regFile_1|mem~374feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~374feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~374feeder_combout\);

-- Location: LCFF_X33_Y20_N9
\regFile_1|mem~374\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~374feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~374_regout\);

-- Location: LCFF_X32_Y22_N29
\regFile_1|mem~406\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~406_regout\);

-- Location: LCCOMB_X25_Y24_N2
\regFile_1|mem~342feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~342feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~342feeder_combout\);

-- Location: LCFF_X25_Y24_N3
\regFile_1|mem~342\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~342feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~342_regout\);

-- Location: LCFF_X32_Y22_N23
\regFile_1|mem~310\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~310_regout\);

-- Location: LCCOMB_X32_Y22_N30
\regFile_1|mem~2032\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2032_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~342_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~310_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~342_regout\,
	datad => \regFile_1|mem~310_regout\,
	combout => \regFile_1|mem~2032_combout\);

-- Location: LCCOMB_X32_Y22_N28
\regFile_1|mem~2033\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2033_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2032_combout\ & ((\regFile_1|mem~406_regout\))) # (!\regFile_1|mem~2032_combout\ & (\regFile_1|mem~374_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~374_regout\,
	datac => \regFile_1|mem~406_regout\,
	datad => \regFile_1|mem~2032_combout\,
	combout => \regFile_1|mem~2033_combout\);

-- Location: LCCOMB_X29_Y16_N16
\regFile_1|mem~2041\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2041_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2038_combout\ & (\regFile_1|mem~2040_combout\)) # (!\regFile_1|mem~2038_combout\ & ((\regFile_1|mem~2033_combout\))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2038_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2038_combout\,
	datac => \regFile_1|mem~2040_combout\,
	datad => \regFile_1|mem~2033_combout\,
	combout => \regFile_1|mem~2041_combout\);

-- Location: LCCOMB_X31_Y18_N4
\regFile_1|mem~1014feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1014feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~1014feeder_combout\);

-- Location: LCFF_X31_Y18_N5
\regFile_1|mem~1014\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1014feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1014_regout\);

-- Location: LCFF_X32_Y18_N17
\regFile_1|mem~630\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~630_regout\);

-- Location: LCFF_X33_Y18_N31
\regFile_1|mem~886\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~886_regout\);

-- Location: LCCOMB_X32_Y18_N16
\regFile_1|mem~2022\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2022_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~886_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~630_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~630_regout\,
	datad => \regFile_1|mem~886_regout\,
	combout => \regFile_1|mem~2022_combout\);

-- Location: LCCOMB_X33_Y21_N14
\regFile_1|mem~758feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~758feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~758feeder_combout\);

-- Location: LCFF_X33_Y21_N15
\regFile_1|mem~758\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~758feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~758_regout\);

-- Location: LCCOMB_X31_Y18_N20
\regFile_1|mem~2023\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2023_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2022_combout\ & (\regFile_1|mem~1014_regout\)) # (!\regFile_1|mem~2022_combout\ & ((\regFile_1|mem~758_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1014_regout\,
	datac => \regFile_1|mem~2022_combout\,
	datad => \regFile_1|mem~758_regout\,
	combout => \regFile_1|mem~2023_combout\);

-- Location: LCFF_X36_Y21_N3
\regFile_1|mem~918\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~918_regout\);

-- Location: LCFF_X34_Y24_N7
\regFile_1|mem~790\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~790_regout\);

-- Location: LCFF_X35_Y24_N23
\regFile_1|mem~662\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~662_regout\);

-- Location: LCCOMB_X35_Y24_N26
\regFile_1|mem~2029\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2029_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~790_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~662_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~790_regout\,
	datad => \regFile_1|mem~662_regout\,
	combout => \regFile_1|mem~2029_combout\);

-- Location: LCCOMB_X36_Y21_N2
\regFile_1|mem~2030\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2030_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2029_combout\ & (\regFile_1|mem~1046_regout\)) # (!\regFile_1|mem~2029_combout\ & ((\regFile_1|mem~918_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1046_regout\,
	datac => \regFile_1|mem~918_regout\,
	datad => \regFile_1|mem~2029_combout\,
	combout => \regFile_1|mem~2030_combout\);

-- Location: LCFF_X32_Y17_N15
\regFile_1|mem~598\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~598_regout\);

-- Location: LCFF_X31_Y17_N29
\regFile_1|mem~726\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~726_regout\);

-- Location: LCCOMB_X32_Y17_N14
\regFile_1|mem~2024\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2024_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~726_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~598_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~598_regout\,
	datad => \regFile_1|mem~726_regout\,
	combout => \regFile_1|mem~2024_combout\);

-- Location: LCFF_X31_Y17_N11
\regFile_1|mem~982\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~982_regout\);

-- Location: LCFF_X32_Y17_N25
\regFile_1|mem~854\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[16]~56_combout\,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~854_regout\);

-- Location: LCCOMB_X31_Y17_N10
\regFile_1|mem~2025\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2025_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2024_combout\ & (\regFile_1|mem~982_regout\)) # (!\regFile_1|mem~2024_combout\ & ((\regFile_1|mem~854_regout\))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2024_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2024_combout\,
	datac => \regFile_1|mem~982_regout\,
	datad => \regFile_1|mem~854_regout\,
	combout => \regFile_1|mem~2025_combout\);

-- Location: LCCOMB_X33_Y20_N12
\regFile_1|mem~950feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~950feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~950feeder_combout\);

-- Location: LCFF_X33_Y20_N13
\regFile_1|mem~950\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~950feeder_combout\,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~950_regout\);

-- Location: LCFF_X34_Y18_N25
\regFile_1|mem~694\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~694_regout\);

-- Location: LCCOMB_X35_Y20_N12
\regFile_1|mem~822feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~822feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~822feeder_combout\);

-- Location: LCFF_X35_Y20_N13
\regFile_1|mem~822\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~822feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~822_regout\);

-- Location: LCCOMB_X34_Y20_N28
\regFile_1|mem~566feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~566feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~566feeder_combout\);

-- Location: LCFF_X34_Y20_N29
\regFile_1|mem~566\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~566feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~566_regout\);

-- Location: LCCOMB_X34_Y20_N16
\regFile_1|mem~2026\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2026_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~822_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~566_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~822_regout\,
	datad => \regFile_1|mem~566_regout\,
	combout => \regFile_1|mem~2026_combout\);

-- Location: LCCOMB_X34_Y18_N24
\regFile_1|mem~2027\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2027_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2026_combout\ & (\regFile_1|mem~950_regout\)) # (!\regFile_1|mem~2026_combout\ & ((\regFile_1|mem~694_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~950_regout\,
	datac => \regFile_1|mem~694_regout\,
	datad => \regFile_1|mem~2026_combout\,
	combout => \regFile_1|mem~2027_combout\);

-- Location: LCCOMB_X30_Y16_N6
\regFile_1|mem~2028\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2028_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2025_combout\) # ((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (((!\i_rAddr2~combout\(1) & \regFile_1|mem~2027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2025_combout\,
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~2027_combout\,
	combout => \regFile_1|mem~2028_combout\);

-- Location: LCCOMB_X29_Y16_N12
\regFile_1|mem~2031\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2031_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2028_combout\ & ((\regFile_1|mem~2030_combout\))) # (!\regFile_1|mem~2028_combout\ & (\regFile_1|mem~2023_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2023_combout\,
	datac => \regFile_1|mem~2030_combout\,
	datad => \regFile_1|mem~2028_combout\,
	combout => \regFile_1|mem~2031_combout\);

-- Location: LCCOMB_X29_Y16_N30
\regFile_1|o_rReg2[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[16]~16_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2031_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~2041_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2041_combout\,
	datad => \regFile_1|mem~2031_combout\,
	combout => \regFile_1|o_rReg2[16]~16_combout\);

-- Location: LCCOMB_X33_Y20_N14
\i_wData3[16]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[16]~54_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\i_wData3[4]~8_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg1[16]~16_combout\) # (\regFile_1|o_rReg2[16]~16_combout\))) # 
-- (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg1[16]~16_combout\ & \regFile_1|o_rReg2[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \regFile_1|o_rReg1[16]~16_combout\,
	datad => \regFile_1|o_rReg2[16]~16_combout\,
	combout => \i_wData3[16]~54_combout\);

-- Location: LCFF_X33_Y18_N1
\regFile_1|mem~1013\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1013_regout\);

-- Location: LCFF_X33_Y18_N15
\regFile_1|mem~885\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~885_regout\);

-- Location: LCFF_X32_Y18_N19
\regFile_1|mem~629\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~629_regout\);

-- Location: LCFF_X32_Y18_N13
\regFile_1|mem~757\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~757_regout\);

-- Location: LCCOMB_X32_Y18_N18
\regFile_1|mem~2004\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2004_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~757_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~629_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~629_regout\,
	datad => \regFile_1|mem~757_regout\,
	combout => \regFile_1|mem~2004_combout\);

-- Location: LCCOMB_X33_Y18_N14
\regFile_1|mem~2005\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2005_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2004_combout\ & (\regFile_1|mem~1013_regout\)) # (!\regFile_1|mem~2004_combout\ & ((\regFile_1|mem~885_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1013_regout\,
	datac => \regFile_1|mem~885_regout\,
	datad => \regFile_1|mem~2004_combout\,
	combout => \regFile_1|mem~2005_combout\);

-- Location: LCFF_X32_Y21_N17
\regFile_1|mem~821\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~821_regout\);

-- Location: LCFF_X33_Y20_N3
\regFile_1|mem~949\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~949_regout\);

-- Location: LCCOMB_X32_Y21_N16
\regFile_1|mem~2007\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2007_combout\ = (\regFile_1|mem~2006_combout\ & (((\regFile_1|mem~949_regout\)) # (!\i_rAddr2~combout\(3)))) # (!\regFile_1|mem~2006_combout\ & (\i_rAddr2~combout\(3) & (\regFile_1|mem~821_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2006_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~821_regout\,
	datad => \regFile_1|mem~949_regout\,
	combout => \regFile_1|mem~2007_combout\);

-- Location: LCCOMB_X30_Y20_N14
\regFile_1|mem~2008\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2008_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~2005_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~2007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2005_combout\,
	datad => \regFile_1|mem~2007_combout\,
	combout => \regFile_1|mem~2008_combout\);

-- Location: LCFF_X31_Y16_N13
\regFile_1|mem~597\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~597_regout\);

-- Location: LCFF_X31_Y16_N19
\regFile_1|mem~853\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~853_regout\);

-- Location: LCCOMB_X31_Y16_N12
\regFile_1|mem~2002\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2002_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~853_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~597_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~597_regout\,
	datad => \regFile_1|mem~853_regout\,
	combout => \regFile_1|mem~2002_combout\);

-- Location: LCFF_X34_Y16_N3
\regFile_1|mem~981\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~981_regout\);

-- Location: LCCOMB_X34_Y16_N2
\regFile_1|mem~2003\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2003_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2002_combout\ & (\regFile_1|mem~981_regout\)) # (!\regFile_1|mem~2002_combout\ & ((\regFile_1|mem~725_regout\))))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2002_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2002_combout\,
	datac => \regFile_1|mem~981_regout\,
	datad => \regFile_1|mem~725_regout\,
	combout => \regFile_1|mem~2003_combout\);

-- Location: LCCOMB_X30_Y20_N8
\regFile_1|mem~2011\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2011_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2008_combout\ & (\regFile_1|mem~2010_combout\)) # (!\regFile_1|mem~2008_combout\ & ((\regFile_1|mem~2003_combout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2010_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2008_combout\,
	datad => \regFile_1|mem~2003_combout\,
	combout => \regFile_1|mem~2011_combout\);

-- Location: LCCOMB_X34_Y22_N28
\regFile_1|mem~149feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~149feeder_combout\ = \i_wData3[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[15]~53_combout\,
	combout => \regFile_1|mem~149feeder_combout\);

-- Location: LCFF_X34_Y22_N29
\regFile_1|mem~149\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~149feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~149_regout\);

-- Location: LCFF_X35_Y18_N13
\regFile_1|mem~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~85_regout\);

-- Location: LCFF_X35_Y18_N31
\regFile_1|mem~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~53_regout\);

-- Location: LCCOMB_X34_Y22_N8
\regFile_1|mem~117feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~117feeder_combout\ = \i_wData3[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[15]~53_combout\,
	combout => \regFile_1|mem~117feeder_combout\);

-- Location: LCFF_X34_Y22_N9
\regFile_1|mem~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~117feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~117_regout\);

-- Location: LCCOMB_X35_Y18_N30
\regFile_1|mem~2016\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2016_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~117_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~53_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~53_regout\,
	datad => \regFile_1|mem~117_regout\,
	combout => \regFile_1|mem~2016_combout\);

-- Location: LCCOMB_X35_Y18_N12
\regFile_1|mem~2017\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2017_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2016_combout\ & (\regFile_1|mem~149_regout\)) # (!\regFile_1|mem~2016_combout\ & ((\regFile_1|mem~85_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~149_regout\,
	datac => \regFile_1|mem~85_regout\,
	datad => \regFile_1|mem~2016_combout\,
	combout => \regFile_1|mem~2017_combout\);

-- Location: LCFF_X32_Y22_N25
\regFile_1|mem~405\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~405_regout\);

-- Location: LCFF_X32_Y22_N19
\regFile_1|mem~309\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~309_regout\);

-- Location: LCFF_X31_Y22_N25
\regFile_1|mem~373\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~373_regout\);

-- Location: LCCOMB_X32_Y22_N18
\regFile_1|mem~2014\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2014_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~373_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~309_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~309_regout\,
	datad => \regFile_1|mem~373_regout\,
	combout => \regFile_1|mem~2014_combout\);

-- Location: LCCOMB_X32_Y22_N24
\regFile_1|mem~2015\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2015_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2014_combout\ & ((\regFile_1|mem~405_regout\))) # (!\regFile_1|mem~2014_combout\ & (\regFile_1|mem~341_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~341_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~405_regout\,
	datad => \regFile_1|mem~2014_combout\,
	combout => \regFile_1|mem~2015_combout\);

-- Location: LCCOMB_X34_Y24_N4
\regFile_1|mem~2018\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2018_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~2015_combout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2017_combout\,
	datad => \regFile_1|mem~2015_combout\,
	combout => \regFile_1|mem~2018_combout\);

-- Location: LCFF_X25_Y18_N7
\regFile_1|mem~501\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~501_regout\);

-- Location: LCFF_X24_Y18_N27
\regFile_1|mem~437\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~437_regout\);

-- Location: LCFF_X24_Y18_N1
\regFile_1|mem~469\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~469_regout\);

-- Location: LCCOMB_X24_Y18_N26
\regFile_1|mem~2019\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2019_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~469_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~437_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~437_regout\,
	datad => \regFile_1|mem~469_regout\,
	combout => \regFile_1|mem~2019_combout\);

-- Location: LCCOMB_X25_Y18_N6
\regFile_1|mem~2020\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2020_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2019_combout\ & (\regFile_1|mem~533_regout\)) # (!\regFile_1|mem~2019_combout\ & ((\regFile_1|mem~501_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~533_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~501_regout\,
	datad => \regFile_1|mem~2019_combout\,
	combout => \regFile_1|mem~2020_combout\);

-- Location: LCFF_X34_Y23_N15
\regFile_1|mem~277\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~277_regout\);

-- Location: LCFF_X30_Y22_N27
\regFile_1|mem~181\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~181_regout\);

-- Location: LCFF_X31_Y22_N31
\regFile_1|mem~213\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~213_regout\);

-- Location: LCCOMB_X30_Y22_N26
\regFile_1|mem~2012\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2012_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~213_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~181_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~181_regout\,
	datad => \regFile_1|mem~213_regout\,
	combout => \regFile_1|mem~2012_combout\);

-- Location: LCCOMB_X34_Y23_N14
\regFile_1|mem~2013\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2013_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2012_combout\ & ((\regFile_1|mem~277_regout\))) # (!\regFile_1|mem~2012_combout\ & (\regFile_1|mem~245_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~245_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~277_regout\,
	datad => \regFile_1|mem~2012_combout\,
	combout => \regFile_1|mem~2013_combout\);

-- Location: LCCOMB_X34_Y24_N10
\regFile_1|mem~2021\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2021_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2018_combout\ & (\regFile_1|mem~2020_combout\)) # (!\regFile_1|mem~2018_combout\ & ((\regFile_1|mem~2013_combout\))))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2018_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2018_combout\,
	datac => \regFile_1|mem~2020_combout\,
	datad => \regFile_1|mem~2013_combout\,
	combout => \regFile_1|mem~2021_combout\);

-- Location: LCCOMB_X30_Y20_N30
\regFile_1|o_rReg2[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[15]~15_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2011_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2011_combout\,
	datad => \regFile_1|mem~2021_combout\,
	combout => \regFile_1|o_rReg2[15]~15_combout\);

-- Location: LCCOMB_X32_Y20_N4
\i_wData3[15]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[15]~51_combout\ = (\regFile_1|o_rReg1[15]~15_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg2[15]~15_combout\)))) # (!\regFile_1|o_rReg1[15]~15_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg2[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[15]~15_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \regFile_1|o_rReg2[15]~15_combout\,
	combout => \i_wData3[15]~51_combout\);

-- Location: LCFF_X35_Y24_N1
\regFile_1|mem~1044\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1044_regout\);

-- Location: LCFF_X35_Y24_N7
\regFile_1|mem~660\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~660_regout\);

-- Location: LCCOMB_X35_Y24_N14
\regFile_1|mem~1989\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1989_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~788_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~660_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~788_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~660_regout\,
	combout => \regFile_1|mem~1989_combout\);

-- Location: LCCOMB_X35_Y24_N20
\regFile_1|mem~1990\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1990_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1989_combout\ & (\regFile_1|mem~1044_regout\)) # (!\regFile_1|mem~1989_combout\ & ((\regFile_1|mem~916_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1044_regout\,
	datac => \regFile_1|mem~1989_combout\,
	datad => \regFile_1|mem~916_regout\,
	combout => \regFile_1|mem~1990_combout\);

-- Location: LCFF_X33_Y18_N9
\regFile_1|mem~1012\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1012_regout\);

-- Location: LCFF_X32_Y18_N15
\regFile_1|mem~628\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~628_regout\);

-- Location: LCCOMB_X33_Y18_N24
\regFile_1|mem~884feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~884feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~884feeder_combout\);

-- Location: LCFF_X33_Y18_N25
\regFile_1|mem~884\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~884feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~884_regout\);

-- Location: LCCOMB_X32_Y18_N14
\regFile_1|mem~1982\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1982_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~884_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~628_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~628_regout\,
	datad => \regFile_1|mem~884_regout\,
	combout => \regFile_1|mem~1982_combout\);

-- Location: LCCOMB_X33_Y21_N24
\regFile_1|mem~1983\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1983_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1982_combout\ & ((\regFile_1|mem~1012_regout\))) # (!\regFile_1|mem~1982_combout\ & (\regFile_1|mem~756_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~756_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1012_regout\,
	datad => \regFile_1|mem~1982_combout\,
	combout => \regFile_1|mem~1983_combout\);

-- Location: LCFF_X36_Y23_N31
\regFile_1|mem~564\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~564_regout\);

-- Location: LCCOMB_X35_Y23_N12
\regFile_1|mem~820feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~820feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~820feeder_combout\);

-- Location: LCFF_X35_Y23_N13
\regFile_1|mem~820\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~820feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~820_regout\);

-- Location: LCCOMB_X36_Y23_N30
\regFile_1|mem~1986\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1986_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~820_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~564_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~564_regout\,
	datad => \regFile_1|mem~820_regout\,
	combout => \regFile_1|mem~1986_combout\);

-- Location: LCCOMB_X35_Y23_N0
\regFile_1|mem~948feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~948feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~948feeder_combout\);

-- Location: LCFF_X35_Y23_N1
\regFile_1|mem~948\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~948feeder_combout\,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~948_regout\);

-- Location: LCCOMB_X35_Y24_N24
\regFile_1|mem~1987\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1987_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1986_combout\ & ((\regFile_1|mem~948_regout\))) # (!\regFile_1|mem~1986_combout\ & (\regFile_1|mem~692_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~692_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1986_combout\,
	datad => \regFile_1|mem~948_regout\,
	combout => \regFile_1|mem~1987_combout\);

-- Location: LCFF_X31_Y17_N23
\regFile_1|mem~980\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~980_regout\);

-- Location: LCFF_X32_Y17_N7
\regFile_1|mem~596\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~596_regout\);

-- Location: LCFF_X31_Y17_N9
\regFile_1|mem~724\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~724_regout\);

-- Location: LCCOMB_X32_Y17_N6
\regFile_1|mem~1984\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1984_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~724_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~596_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~596_regout\,
	datad => \regFile_1|mem~724_regout\,
	combout => \regFile_1|mem~1984_combout\);

-- Location: LCCOMB_X31_Y17_N22
\regFile_1|mem~1985\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1985_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1984_combout\ & ((\regFile_1|mem~980_regout\))) # (!\regFile_1|mem~1984_combout\ & (\regFile_1|mem~852_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~852_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~980_regout\,
	datad => \regFile_1|mem~1984_combout\,
	combout => \regFile_1|mem~1985_combout\);

-- Location: LCCOMB_X30_Y24_N18
\regFile_1|mem~1988\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1988_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~1985_combout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~1987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1987_combout\,
	datad => \regFile_1|mem~1985_combout\,
	combout => \regFile_1|mem~1988_combout\);

-- Location: LCCOMB_X30_Y24_N24
\regFile_1|mem~1991\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1991_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1988_combout\ & (\regFile_1|mem~1990_combout\)) # (!\regFile_1|mem~1988_combout\ & ((\regFile_1|mem~1983_combout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1990_combout\,
	datac => \regFile_1|mem~1983_combout\,
	datad => \regFile_1|mem~1988_combout\,
	combout => \regFile_1|mem~1991_combout\);

-- Location: LCFF_X25_Y24_N1
\regFile_1|mem~372\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~372_regout\);

-- Location: LCCOMB_X25_Y25_N8
\regFile_1|mem~404feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~404feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~404feeder_combout\);

-- Location: LCFF_X25_Y25_N9
\regFile_1|mem~404\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~404feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~404_regout\);

-- Location: LCCOMB_X25_Y24_N0
\regFile_1|mem~1993\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1993_combout\ = (\regFile_1|mem~1992_combout\ & (((\regFile_1|mem~404_regout\)) # (!\i_rAddr2~combout\(1)))) # (!\regFile_1|mem~1992_combout\ & (\i_rAddr2~combout\(1) & (\regFile_1|mem~372_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1992_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~372_regout\,
	datad => \regFile_1|mem~404_regout\,
	combout => \regFile_1|mem~1993_combout\);

-- Location: LCCOMB_X32_Y24_N8
\regFile_1|mem~116feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~116feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~116feeder_combout\);

-- Location: LCFF_X32_Y24_N9
\regFile_1|mem~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~116feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~116_regout\);

-- Location: LCFF_X31_Y25_N21
\regFile_1|mem~148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~148_regout\);

-- Location: LCCOMB_X33_Y25_N14
\regFile_1|mem~52feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~52feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~52feeder_combout\);

-- Location: LCFF_X33_Y25_N15
\regFile_1|mem~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~52feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~52_regout\);

-- Location: LCCOMB_X34_Y25_N30
\regFile_1|mem~84feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~84feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~84feeder_combout\);

-- Location: LCFF_X34_Y25_N31
\regFile_1|mem~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~84feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~84_regout\);

-- Location: LCCOMB_X33_Y25_N26
\regFile_1|mem~1996\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1996_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~84_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~52_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~52_regout\,
	datad => \regFile_1|mem~84_regout\,
	combout => \regFile_1|mem~1996_combout\);

-- Location: LCCOMB_X32_Y24_N26
\regFile_1|mem~1997\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1997_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1996_combout\ & ((\regFile_1|mem~148_regout\))) # (!\regFile_1|mem~1996_combout\ & (\regFile_1|mem~116_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~116_regout\,
	datac => \regFile_1|mem~148_regout\,
	datad => \regFile_1|mem~1996_combout\,
	combout => \regFile_1|mem~1997_combout\);

-- Location: LCCOMB_X30_Y14_N6
\regFile_1|mem~276feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~276feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~276feeder_combout\);

-- Location: LCFF_X30_Y14_N7
\regFile_1|mem~276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~276feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~276_regout\);

-- Location: LCFF_X31_Y21_N9
\regFile_1|mem~212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~212_regout\);

-- Location: LCFF_X31_Y21_N23
\regFile_1|mem~180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~180_regout\);

-- Location: LCCOMB_X30_Y14_N14
\regFile_1|mem~244feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~244feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~244feeder_combout\);

-- Location: LCFF_X30_Y14_N15
\regFile_1|mem~244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~244feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~244_regout\);

-- Location: LCCOMB_X31_Y21_N22
\regFile_1|mem~1994\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1994_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~244_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~180_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~180_regout\,
	datad => \regFile_1|mem~244_regout\,
	combout => \regFile_1|mem~1994_combout\);

-- Location: LCCOMB_X31_Y21_N8
\regFile_1|mem~1995\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1995_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1994_combout\ & (\regFile_1|mem~276_regout\)) # (!\regFile_1|mem~1994_combout\ & ((\regFile_1|mem~212_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~276_regout\,
	datac => \regFile_1|mem~212_regout\,
	datad => \regFile_1|mem~1994_combout\,
	combout => \regFile_1|mem~1995_combout\);

-- Location: LCCOMB_X31_Y24_N8
\regFile_1|mem~1998\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1998_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~1995_combout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~1997_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1997_combout\,
	datad => \regFile_1|mem~1995_combout\,
	combout => \regFile_1|mem~1998_combout\);

-- Location: LCCOMB_X32_Y24_N30
\regFile_1|mem~532feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~532feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~532feeder_combout\);

-- Location: LCFF_X32_Y24_N31
\regFile_1|mem~532\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~532feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~532_regout\);

-- Location: LCFF_X28_Y15_N3
\regFile_1|mem~436\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~436_regout\);

-- Location: LCFF_X28_Y15_N13
\regFile_1|mem~500\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~500_regout\);

-- Location: LCCOMB_X28_Y15_N2
\regFile_1|mem~1999\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1999_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~500_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~436_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~436_regout\,
	datad => \regFile_1|mem~500_regout\,
	combout => \regFile_1|mem~1999_combout\);

-- Location: LCCOMB_X30_Y24_N26
\regFile_1|mem~2000\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2000_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1999_combout\ & ((\regFile_1|mem~532_regout\))) # (!\regFile_1|mem~1999_combout\ & (\regFile_1|mem~468_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~468_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~532_regout\,
	datad => \regFile_1|mem~1999_combout\,
	combout => \regFile_1|mem~2000_combout\);

-- Location: LCCOMB_X30_Y24_N0
\regFile_1|mem~2001\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2001_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1998_combout\ & ((\regFile_1|mem~2000_combout\))) # (!\regFile_1|mem~1998_combout\ & (\regFile_1|mem~1993_combout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1993_combout\,
	datac => \regFile_1|mem~1998_combout\,
	datad => \regFile_1|mem~2000_combout\,
	combout => \regFile_1|mem~2001_combout\);

-- Location: LCCOMB_X30_Y24_N14
\regFile_1|o_rReg2[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[14]~14_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1991_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~1991_combout\,
	datad => \regFile_1|mem~2001_combout\,
	combout => \regFile_1|o_rReg2[14]~14_combout\);

-- Location: LCCOMB_X32_Y24_N14
\i_wData3[14]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[14]~48_combout\ = (\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[14]~14_combout\) # ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg1[14]~14_combout\)))) # (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[14]~14_combout\ & 
-- (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg1[14]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \regFile_1|o_rReg2[14]~14_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \regFile_1|o_rReg1[14]~14_combout\,
	combout => \i_wData3[14]~48_combout\);

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(12),
	combout => \loadValue~combout\(12));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(11),
	combout => \loadValue~combout\(11));

-- Location: LCFF_X29_Y25_N5
\regFile_1|mem~1009\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1009_regout\);

-- Location: LCFF_X32_Y25_N21
\regFile_1|mem~625\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~625_regout\);

-- Location: LCFF_X32_Y25_N11
\regFile_1|mem~753\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~753_regout\);

-- Location: LCCOMB_X32_Y25_N0
\regFile_1|mem~1924\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1924_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~753_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~625_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~625_regout\,
	datad => \regFile_1|mem~753_regout\,
	combout => \regFile_1|mem~1924_combout\);

-- Location: LCFF_X29_Y25_N23
\regFile_1|mem~881\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~881_regout\);

-- Location: LCCOMB_X29_Y25_N10
\regFile_1|mem~1925\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1925_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1924_combout\ & (\regFile_1|mem~1009_regout\)) # (!\regFile_1|mem~1924_combout\ & ((\regFile_1|mem~881_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1009_regout\,
	datac => \regFile_1|mem~1924_combout\,
	datad => \regFile_1|mem~881_regout\,
	combout => \regFile_1|mem~1925_combout\);

-- Location: LCFF_X33_Y23_N15
\regFile_1|mem~945\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~945_regout\);

-- Location: LCFF_X33_Y23_N13
\regFile_1|mem~817\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~817_regout\);

-- Location: LCFF_X36_Y23_N17
\regFile_1|mem~561\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~561_regout\);

-- Location: LCFF_X36_Y23_N11
\regFile_1|mem~689\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~689_regout\);

-- Location: LCCOMB_X36_Y23_N16
\regFile_1|mem~1926\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1926_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~689_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~561_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~561_regout\,
	datad => \regFile_1|mem~689_regout\,
	combout => \regFile_1|mem~1926_combout\);

-- Location: LCCOMB_X33_Y23_N12
\regFile_1|mem~1927\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1927_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1926_combout\ & (\regFile_1|mem~945_regout\)) # (!\regFile_1|mem~1926_combout\ & ((\regFile_1|mem~817_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~945_regout\,
	datac => \regFile_1|mem~817_regout\,
	datad => \regFile_1|mem~1926_combout\,
	combout => \regFile_1|mem~1927_combout\);

-- Location: LCCOMB_X27_Y23_N20
\regFile_1|mem~1928\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1928_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~1925_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~1927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1925_combout\,
	datad => \regFile_1|mem~1927_combout\,
	combout => \regFile_1|mem~1928_combout\);

-- Location: LCFF_X27_Y21_N31
\regFile_1|mem~1041\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1041_regout\);

-- Location: LCCOMB_X32_Y23_N12
\regFile_1|mem~657feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~657feeder_combout\ = \i_wData3[11]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[11]~41_combout\,
	combout => \regFile_1|mem~657feeder_combout\);

-- Location: LCFF_X32_Y23_N13
\regFile_1|mem~657\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~657feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~657_regout\);

-- Location: LCCOMB_X36_Y21_N12
\regFile_1|mem~913feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~913feeder_combout\ = \i_wData3[11]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[11]~41_combout\,
	combout => \regFile_1|mem~913feeder_combout\);

-- Location: LCFF_X36_Y21_N13
\regFile_1|mem~913\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~913feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~913_regout\);

-- Location: LCCOMB_X36_Y21_N4
\regFile_1|mem~1929\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1929_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~913_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~657_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~657_regout\,
	datad => \regFile_1|mem~913_regout\,
	combout => \regFile_1|mem~1929_combout\);

-- Location: LCCOMB_X27_Y21_N30
\regFile_1|mem~1930\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1930_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1929_combout\ & ((\regFile_1|mem~1041_regout\))) # (!\regFile_1|mem~1929_combout\ & (\regFile_1|mem~785_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~785_regout\,
	datac => \regFile_1|mem~1041_regout\,
	datad => \regFile_1|mem~1929_combout\,
	combout => \regFile_1|mem~1930_combout\);

-- Location: LCCOMB_X28_Y23_N14
\regFile_1|mem~1931\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1931_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1928_combout\ & ((\regFile_1|mem~1930_combout\))) # (!\regFile_1|mem~1928_combout\ & (\regFile_1|mem~1923_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1923_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1928_combout\,
	datad => \regFile_1|mem~1930_combout\,
	combout => \regFile_1|mem~1931_combout\);

-- Location: LCFF_X29_Y15_N25
\regFile_1|mem~529\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~529_regout\);

-- Location: LCFF_X28_Y15_N29
\regFile_1|mem~433\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~433_regout\);

-- Location: LCCOMB_X29_Y15_N20
\regFile_1|mem~465feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~465feeder_combout\ = \i_wData3[11]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[11]~41_combout\,
	combout => \regFile_1|mem~465feeder_combout\);

-- Location: LCFF_X29_Y15_N21
\regFile_1|mem~465\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~465feeder_combout\,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~465_regout\);

-- Location: LCCOMB_X28_Y15_N28
\regFile_1|mem~1939\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1939_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~465_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~433_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~433_regout\,
	datad => \regFile_1|mem~465_regout\,
	combout => \regFile_1|mem~1939_combout\);

-- Location: LCCOMB_X29_Y15_N24
\regFile_1|mem~1940\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1940_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1939_combout\ & ((\regFile_1|mem~529_regout\))) # (!\regFile_1|mem~1939_combout\ & (\regFile_1|mem~497_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~497_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~529_regout\,
	datad => \regFile_1|mem~1939_combout\,
	combout => \regFile_1|mem~1940_combout\);

-- Location: LCCOMB_X29_Y16_N18
\regFile_1|mem~241feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~241feeder_combout\ = \i_wData3[11]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[11]~41_combout\,
	combout => \regFile_1|mem~241feeder_combout\);

-- Location: LCFF_X29_Y16_N19
\regFile_1|mem~241\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~241feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~241_regout\);

-- Location: LCCOMB_X29_Y16_N20
\regFile_1|mem~273feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~273feeder_combout\ = \i_wData3[11]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[11]~41_combout\,
	combout => \regFile_1|mem~273feeder_combout\);

-- Location: LCFF_X29_Y16_N21
\regFile_1|mem~273\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~273feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~273_regout\);

-- Location: LCFF_X29_Y14_N5
\regFile_1|mem~209\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~209_regout\);

-- Location: LCFF_X29_Y14_N7
\regFile_1|mem~177\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~177_regout\);

-- Location: LCCOMB_X29_Y14_N6
\regFile_1|mem~1932\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1932_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~209_regout\) # ((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~177_regout\ & !\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~209_regout\,
	datac => \regFile_1|mem~177_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~1932_combout\);

-- Location: LCCOMB_X29_Y16_N4
\regFile_1|mem~1933\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1933_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1932_combout\ & ((\regFile_1|mem~273_regout\))) # (!\regFile_1|mem~1932_combout\ & (\regFile_1|mem~241_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~241_regout\,
	datac => \regFile_1|mem~273_regout\,
	datad => \regFile_1|mem~1932_combout\,
	combout => \regFile_1|mem~1933_combout\);

-- Location: LCCOMB_X28_Y23_N18
\regFile_1|mem~1941\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1941_combout\ = (\regFile_1|mem~1938_combout\ & (((\regFile_1|mem~1940_combout\)) # (!\i_rAddr2~combout\(2)))) # (!\regFile_1|mem~1938_combout\ & (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1938_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1940_combout\,
	datad => \regFile_1|mem~1933_combout\,
	combout => \regFile_1|mem~1941_combout\);

-- Location: LCCOMB_X28_Y23_N28
\regFile_1|o_rReg2[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[11]~11_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1931_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~1941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1931_combout\,
	datad => \regFile_1|mem~1941_combout\,
	combout => \regFile_1|o_rReg2[11]~11_combout\);

-- Location: LCCOMB_X31_Y23_N26
\i_wData3[11]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[11]~39_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\i_wData3[4]~8_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg1[11]~11_combout\) # (\regFile_1|o_rReg2[11]~11_combout\))) # 
-- (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg1[11]~11_combout\ & \regFile_1|o_rReg2[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \regFile_1|o_rReg1[11]~11_combout\,
	datad => \regFile_1|o_rReg2[11]~11_combout\,
	combout => \i_wData3[11]~39_combout\);

-- Location: LCCOMB_X31_Y24_N22
\i_wData3[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[10]~36_combout\ = (\regFile_1|o_rReg1[10]~10_combout\ & ((\i_wData3[4]~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\ & \regFile_1|o_rReg2[10]~10_combout\)))) # (!\regFile_1|o_rReg1[10]~10_combout\ & (\i_wData3[4]~8_combout\ & 
-- ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # (\regFile_1|o_rReg2[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[10]~10_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \i_wData3[4]~8_combout\,
	datad => \regFile_1|o_rReg2[10]~10_combout\,
	combout => \i_wData3[10]~36_combout\);

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(7),
	combout => \loadValue~combout\(7));

-- Location: LCFF_X28_Y22_N1
\regFile_1|mem~333\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~333_regout\);

-- Location: LCFF_X31_Y23_N21
\regFile_1|mem~365\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~365_regout\);

-- Location: LCFF_X28_Y22_N3
\regFile_1|mem~301\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~301_regout\);

-- Location: LCCOMB_X31_Y23_N30
\regFile_1|mem~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1214_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~365_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~301_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~365_regout\,
	datad => \regFile_1|mem~301_regout\,
	combout => \regFile_1|mem~1214_combout\);

-- Location: LCCOMB_X31_Y23_N2
\regFile_1|mem~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1215_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1214_combout\ & (\regFile_1|mem~397_regout\)) # (!\regFile_1|mem~1214_combout\ & ((\regFile_1|mem~333_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~397_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~333_regout\,
	datad => \regFile_1|mem~1214_combout\,
	combout => \regFile_1|mem~1215_combout\);

-- Location: LCCOMB_X31_Y24_N30
\regFile_1|mem~141feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~141feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~141feeder_combout\);

-- Location: LCFF_X31_Y24_N31
\regFile_1|mem~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~141feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~141_regout\);

-- Location: LCFF_X25_Y22_N11
\regFile_1|mem~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~77_regout\);

-- Location: LCFF_X30_Y18_N29
\regFile_1|mem~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~109_regout\);

-- Location: LCCOMB_X31_Y24_N16
\regFile_1|mem~45feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~45feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~45feeder_combout\);

-- Location: LCFF_X31_Y24_N17
\regFile_1|mem~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~45feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~45_regout\);

-- Location: LCCOMB_X29_Y22_N28
\regFile_1|mem~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1216_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~109_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~45_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~109_regout\,
	datad => \regFile_1|mem~45_regout\,
	combout => \regFile_1|mem~1216_combout\);

-- Location: LCCOMB_X25_Y22_N10
\regFile_1|mem~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1217_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1216_combout\ & (\regFile_1|mem~141_regout\)) # (!\regFile_1|mem~1216_combout\ & ((\regFile_1|mem~77_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~141_regout\,
	datac => \regFile_1|mem~77_regout\,
	datad => \regFile_1|mem~1216_combout\,
	combout => \regFile_1|mem~1217_combout\);

-- Location: LCCOMB_X25_Y22_N16
\regFile_1|mem~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1218_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~1215_combout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1215_combout\,
	datad => \regFile_1|mem~1217_combout\,
	combout => \regFile_1|mem~1218_combout\);

-- Location: LCFF_X30_Y14_N27
\regFile_1|mem~237\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~237_regout\);

-- Location: LCFF_X30_Y14_N5
\regFile_1|mem~269\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~269_regout\);

-- Location: LCFF_X30_Y22_N25
\regFile_1|mem~205\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~205_regout\);

-- Location: LCFF_X30_Y22_N7
\regFile_1|mem~173\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~173_regout\);

-- Location: LCCOMB_X30_Y22_N4
\regFile_1|mem~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1212_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~205_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~173_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~205_regout\,
	datad => \regFile_1|mem~173_regout\,
	combout => \regFile_1|mem~1212_combout\);

-- Location: LCCOMB_X30_Y14_N4
\regFile_1|mem~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1213_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1212_combout\ & ((\regFile_1|mem~269_regout\))) # (!\regFile_1|mem~1212_combout\ & (\regFile_1|mem~237_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~237_regout\,
	datac => \regFile_1|mem~269_regout\,
	datad => \regFile_1|mem~1212_combout\,
	combout => \regFile_1|mem~1213_combout\);

-- Location: LCCOMB_X25_Y22_N14
\regFile_1|mem~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1221_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1218_combout\ & (\regFile_1|mem~1220_combout\)) # (!\regFile_1|mem~1218_combout\ & ((\regFile_1|mem~1213_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1220_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1218_combout\,
	datad => \regFile_1|mem~1213_combout\,
	combout => \regFile_1|mem~1221_combout\);

-- Location: LCCOMB_X23_Y22_N14
\regFile_1|mem~973feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~973feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~973feeder_combout\);

-- Location: LCFF_X23_Y22_N15
\regFile_1|mem~973\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~973feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~973_regout\);

-- Location: LCCOMB_X23_Y22_N20
\regFile_1|mem~717feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~717feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~717feeder_combout\);

-- Location: LCFF_X23_Y22_N21
\regFile_1|mem~717\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~717feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~717_regout\);

-- Location: LCCOMB_X23_Y21_N4
\regFile_1|mem~845feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~845feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~845feeder_combout\);

-- Location: LCFF_X23_Y21_N5
\regFile_1|mem~845\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~845feeder_combout\,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~845_regout\);

-- Location: LCCOMB_X24_Y21_N30
\regFile_1|mem~589feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~589feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~589feeder_combout\);

-- Location: LCFF_X24_Y21_N31
\regFile_1|mem~589\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~589feeder_combout\,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~589_regout\);

-- Location: LCCOMB_X23_Y21_N18
\regFile_1|mem~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1202_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~845_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~589_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~845_regout\,
	datad => \regFile_1|mem~589_regout\,
	combout => \regFile_1|mem~1202_combout\);

-- Location: LCCOMB_X23_Y22_N24
\regFile_1|mem~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1203_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1202_combout\ & (\regFile_1|mem~973_regout\)) # (!\regFile_1|mem~1202_combout\ & ((\regFile_1|mem~717_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~973_regout\,
	datac => \regFile_1|mem~717_regout\,
	datad => \regFile_1|mem~1202_combout\,
	combout => \regFile_1|mem~1203_combout\);

-- Location: LCFF_X27_Y21_N29
\regFile_1|mem~781\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~781_regout\);

-- Location: LCFF_X27_Y21_N27
\regFile_1|mem~1037\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1037_regout\);

-- Location: LCFF_X29_Y17_N29
\regFile_1|mem~909\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~909_regout\);

-- Location: LCFF_X29_Y17_N31
\regFile_1|mem~653\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~653_regout\);

-- Location: LCCOMB_X29_Y17_N28
\regFile_1|mem~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1209_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~909_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~653_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~909_regout\,
	datad => \regFile_1|mem~653_regout\,
	combout => \regFile_1|mem~1209_combout\);

-- Location: LCCOMB_X27_Y21_N26
\regFile_1|mem~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1210_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1209_combout\ & ((\regFile_1|mem~1037_regout\))) # (!\regFile_1|mem~1209_combout\ & (\regFile_1|mem~781_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~781_regout\,
	datac => \regFile_1|mem~1037_regout\,
	datad => \regFile_1|mem~1209_combout\,
	combout => \regFile_1|mem~1210_combout\);

-- Location: LCFF_X29_Y25_N15
\regFile_1|mem~1005\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1005_regout\);

-- Location: LCFF_X29_Y25_N9
\regFile_1|mem~877\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~877_regout\);

-- Location: LCCOMB_X29_Y21_N14
\regFile_1|mem~749feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~749feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~749feeder_combout\);

-- Location: LCFF_X29_Y21_N15
\regFile_1|mem~749\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~749feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~749_regout\);

-- Location: LCFF_X28_Y21_N25
\regFile_1|mem~621\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~621_regout\);

-- Location: LCCOMB_X29_Y21_N16
\regFile_1|mem~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1204_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~749_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~621_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~749_regout\,
	datad => \regFile_1|mem~621_regout\,
	combout => \regFile_1|mem~1204_combout\);

-- Location: LCCOMB_X29_Y25_N0
\regFile_1|mem~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1205_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1204_combout\ & (\regFile_1|mem~1005_regout\)) # (!\regFile_1|mem~1204_combout\ & ((\regFile_1|mem~877_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1005_regout\,
	datac => \regFile_1|mem~877_regout\,
	datad => \regFile_1|mem~1204_combout\,
	combout => \regFile_1|mem~1205_combout\);

-- Location: LCFF_X32_Y21_N5
\regFile_1|mem~813\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~813_regout\);

-- Location: LCFF_X32_Y21_N23
\regFile_1|mem~941\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~941_regout\);

-- Location: LCCOMB_X32_Y23_N20
\regFile_1|mem~685feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~685feeder_combout\ = \i_wData3[7]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[7]~29_combout\,
	combout => \regFile_1|mem~685feeder_combout\);

-- Location: LCFF_X32_Y23_N21
\regFile_1|mem~685\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~685feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~685_regout\);

-- Location: LCFF_X33_Y24_N17
\regFile_1|mem~557\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~557_regout\);

-- Location: LCCOMB_X32_Y23_N10
\regFile_1|mem~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1206_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~685_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~557_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~685_regout\,
	datad => \regFile_1|mem~557_regout\,
	combout => \regFile_1|mem~1206_combout\);

-- Location: LCCOMB_X32_Y21_N22
\regFile_1|mem~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1207_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1206_combout\ & ((\regFile_1|mem~941_regout\))) # (!\regFile_1|mem~1206_combout\ & (\regFile_1|mem~813_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~813_regout\,
	datac => \regFile_1|mem~941_regout\,
	datad => \regFile_1|mem~1206_combout\,
	combout => \regFile_1|mem~1207_combout\);

-- Location: LCCOMB_X25_Y22_N30
\regFile_1|mem~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1208_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~1205_combout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1205_combout\,
	datad => \regFile_1|mem~1207_combout\,
	combout => \regFile_1|mem~1208_combout\);

-- Location: LCCOMB_X25_Y22_N0
\regFile_1|mem~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1211_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1208_combout\ & ((\regFile_1|mem~1210_combout\))) # (!\regFile_1|mem~1208_combout\ & (\regFile_1|mem~1203_combout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1203_combout\,
	datac => \regFile_1|mem~1210_combout\,
	datad => \regFile_1|mem~1208_combout\,
	combout => \regFile_1|mem~1211_combout\);

-- Location: LCCOMB_X25_Y22_N20
\regFile_1|o_rReg1[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[7]~7_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1211_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1221_combout\,
	datad => \regFile_1|mem~1211_combout\,
	combout => \regFile_1|o_rReg1[7]~7_combout\);

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(6),
	combout => \loadValue~combout\(6));

-- Location: LCFF_X27_Y22_N19
\regFile_1|mem~460\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~460_regout\);

-- Location: LCFF_X29_Y18_N29
\regFile_1|mem~428\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~428_regout\);

-- Location: LCFF_X29_Y22_N25
\regFile_1|mem~492\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~492_regout\);

-- Location: LCCOMB_X29_Y18_N28
\regFile_1|mem~1839\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1839_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~492_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~428_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~428_regout\,
	datad => \regFile_1|mem~492_regout\,
	combout => \regFile_1|mem~1839_combout\);

-- Location: LCCOMB_X27_Y22_N18
\regFile_1|mem~1840\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1840_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1839_combout\ & (\regFile_1|mem~524_regout\)) # (!\regFile_1|mem~1839_combout\ & ((\regFile_1|mem~460_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~524_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~460_regout\,
	datad => \regFile_1|mem~1839_combout\,
	combout => \regFile_1|mem~1840_combout\);

-- Location: LCCOMB_X31_Y23_N28
\regFile_1|mem~364feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~364feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~364feeder_combout\);

-- Location: LCFF_X31_Y23_N29
\regFile_1|mem~364\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~364feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~364_regout\);

-- Location: LCFF_X28_Y22_N11
\regFile_1|mem~300\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~300_regout\);

-- Location: LCFF_X28_Y22_N29
\regFile_1|mem~332\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~332_regout\);

-- Location: LCCOMB_X28_Y22_N10
\regFile_1|mem~1832\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1832_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~332_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~300_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~300_regout\,
	datad => \regFile_1|mem~332_regout\,
	combout => \regFile_1|mem~1832_combout\);

-- Location: LCCOMB_X31_Y23_N4
\regFile_1|mem~1833\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1833_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1832_combout\ & (\regFile_1|mem~396_regout\)) # (!\regFile_1|mem~1832_combout\ & ((\regFile_1|mem~364_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~396_regout\,
	datab => \regFile_1|mem~364_regout\,
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~1832_combout\,
	combout => \regFile_1|mem~1833_combout\);

-- Location: LCCOMB_X28_Y24_N26
\regFile_1|mem~140feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~140feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~140feeder_combout\);

-- Location: LCFF_X28_Y24_N27
\regFile_1|mem~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~140feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~140_regout\);

-- Location: LCFF_X24_Y22_N9
\regFile_1|mem~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~44_regout\);

-- Location: LCCOMB_X25_Y22_N24
\regFile_1|mem~76feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~76feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~76feeder_combout\);

-- Location: LCFF_X25_Y22_N25
\regFile_1|mem~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~76feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~76_regout\);

-- Location: LCCOMB_X24_Y22_N8
\regFile_1|mem~1836\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1836_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~76_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~44_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~44_regout\,
	datad => \regFile_1|mem~76_regout\,
	combout => \regFile_1|mem~1836_combout\);

-- Location: LCFF_X24_Y22_N3
\regFile_1|mem~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~108_regout\);

-- Location: LCCOMB_X28_Y24_N12
\regFile_1|mem~1837\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1837_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1836_combout\ & (\regFile_1|mem~140_regout\)) # (!\regFile_1|mem~1836_combout\ & ((\regFile_1|mem~108_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~140_regout\,
	datac => \regFile_1|mem~1836_combout\,
	datad => \regFile_1|mem~108_regout\,
	combout => \regFile_1|mem~1837_combout\);

-- Location: LCFF_X28_Y17_N5
\regFile_1|mem~172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~172_regout\);

-- Location: LCFF_X27_Y17_N5
\regFile_1|mem~236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~236_regout\);

-- Location: LCCOMB_X28_Y17_N4
\regFile_1|mem~1834\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1834_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~236_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~172_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~172_regout\,
	datad => \regFile_1|mem~236_regout\,
	combout => \regFile_1|mem~1834_combout\);

-- Location: LCFF_X28_Y17_N23
\regFile_1|mem~204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~204_regout\);

-- Location: LCFF_X27_Y17_N19
\regFile_1|mem~268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~268_regout\);

-- Location: LCCOMB_X28_Y17_N22
\regFile_1|mem~1835\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1835_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1834_combout\ & ((\regFile_1|mem~268_regout\))) # (!\regFile_1|mem~1834_combout\ & (\regFile_1|mem~204_regout\)))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~1834_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~1834_combout\,
	datac => \regFile_1|mem~204_regout\,
	datad => \regFile_1|mem~268_regout\,
	combout => \regFile_1|mem~1835_combout\);

-- Location: LCCOMB_X28_Y20_N10
\regFile_1|mem~1838\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1838_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~1835_combout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~1837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1837_combout\,
	datad => \regFile_1|mem~1835_combout\,
	combout => \regFile_1|mem~1838_combout\);

-- Location: LCCOMB_X28_Y20_N16
\regFile_1|mem~1841\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1841_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1838_combout\ & (\regFile_1|mem~1840_combout\)) # (!\regFile_1|mem~1838_combout\ & ((\regFile_1|mem~1833_combout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1840_combout\,
	datac => \regFile_1|mem~1833_combout\,
	datad => \regFile_1|mem~1838_combout\,
	combout => \regFile_1|mem~1841_combout\);

-- Location: LCCOMB_X36_Y21_N16
\regFile_1|mem~780feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~780feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~780feeder_combout\);

-- Location: LCFF_X36_Y21_N17
\regFile_1|mem~780\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~780feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~780_regout\);

-- Location: LCCOMB_X36_Y20_N0
\regFile_1|mem~652feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~652feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~652feeder_combout\);

-- Location: LCFF_X36_Y20_N1
\regFile_1|mem~652\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~652feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~652_regout\);

-- Location: LCCOMB_X36_Y20_N14
\regFile_1|mem~1829\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1829_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~780_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~652_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~780_regout\,
	datad => \regFile_1|mem~652_regout\,
	combout => \regFile_1|mem~1829_combout\);

-- Location: LCCOMB_X28_Y24_N20
\regFile_1|mem~908feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~908feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~908feeder_combout\);

-- Location: LCFF_X28_Y24_N21
\regFile_1|mem~908\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~908feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~908_regout\);

-- Location: LCCOMB_X36_Y20_N12
\regFile_1|mem~1830\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1830_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1829_combout\ & (\regFile_1|mem~1036_regout\)) # (!\regFile_1|mem~1829_combout\ & ((\regFile_1|mem~908_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1036_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1829_combout\,
	datad => \regFile_1|mem~908_regout\,
	combout => \regFile_1|mem~1830_combout\);

-- Location: LCCOMB_X24_Y23_N26
\regFile_1|mem~844feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~844feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~844feeder_combout\);

-- Location: LCFF_X24_Y23_N27
\regFile_1|mem~844\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~844feeder_combout\,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~844_regout\);

-- Location: LCFF_X25_Y23_N15
\regFile_1|mem~972\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~972_regout\);

-- Location: LCCOMB_X24_Y23_N20
\regFile_1|mem~716feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~716feeder_combout\ = \i_wData3[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[6]~26_combout\,
	combout => \regFile_1|mem~716feeder_combout\);

-- Location: LCFF_X24_Y23_N21
\regFile_1|mem~716\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~716feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~716_regout\);

-- Location: LCFF_X25_Y23_N3
\regFile_1|mem~588\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~588_regout\);

-- Location: LCCOMB_X24_Y23_N0
\regFile_1|mem~1824\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1824_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~716_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~588_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~716_regout\,
	datad => \regFile_1|mem~588_regout\,
	combout => \regFile_1|mem~1824_combout\);

-- Location: LCCOMB_X24_Y23_N6
\regFile_1|mem~1825\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1825_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1824_combout\ & ((\regFile_1|mem~972_regout\))) # (!\regFile_1|mem~1824_combout\ & (\regFile_1|mem~844_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~844_regout\,
	datac => \regFile_1|mem~972_regout\,
	datad => \regFile_1|mem~1824_combout\,
	combout => \regFile_1|mem~1825_combout\);

-- Location: LCFF_X35_Y23_N5
\regFile_1|mem~940\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~940_regout\);

-- Location: LCFF_X36_Y23_N23
\regFile_1|mem~684\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~684_regout\);

-- Location: LCFF_X36_Y23_N25
\regFile_1|mem~556\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~556_regout\);

-- Location: LCFF_X35_Y23_N25
\regFile_1|mem~812\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~812_regout\);

-- Location: LCCOMB_X36_Y23_N18
\regFile_1|mem~1826\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1826_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~812_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~556_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~556_regout\,
	datad => \regFile_1|mem~812_regout\,
	combout => \regFile_1|mem~1826_combout\);

-- Location: LCCOMB_X36_Y23_N22
\regFile_1|mem~1827\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1827_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1826_combout\ & (\regFile_1|mem~940_regout\)) # (!\regFile_1|mem~1826_combout\ & ((\regFile_1|mem~684_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~940_regout\,
	datac => \regFile_1|mem~684_regout\,
	datad => \regFile_1|mem~1826_combout\,
	combout => \regFile_1|mem~1827_combout\);

-- Location: LCCOMB_X28_Y17_N0
\regFile_1|mem~1828\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1828_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~1825_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~1827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1825_combout\,
	datad => \regFile_1|mem~1827_combout\,
	combout => \regFile_1|mem~1828_combout\);

-- Location: LCCOMB_X28_Y17_N26
\regFile_1|mem~1831\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1831_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1828_combout\ & ((\regFile_1|mem~1830_combout\))) # (!\regFile_1|mem~1828_combout\ & (\regFile_1|mem~1823_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1823_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1830_combout\,
	datad => \regFile_1|mem~1828_combout\,
	combout => \regFile_1|mem~1831_combout\);

-- Location: LCCOMB_X28_Y20_N22
\regFile_1|o_rReg2[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[6]~6_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1831_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1841_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1841_combout\,
	datad => \regFile_1|mem~1831_combout\,
	combout => \regFile_1|o_rReg2[6]~6_combout\);

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(5),
	combout => \loadValue~combout\(5));

-- Location: LCFF_X27_Y21_N15
\regFile_1|mem~1035\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1035_regout\);

-- Location: LCFF_X27_Y21_N21
\regFile_1|mem~779\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~779_regout\);

-- Location: LCFF_X27_Y18_N11
\regFile_1|mem~651\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~651_regout\);

-- Location: LCFF_X27_Y18_N13
\regFile_1|mem~907\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~907_regout\);

-- Location: LCCOMB_X27_Y18_N10
\regFile_1|mem~1809\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1809_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~907_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~651_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~651_regout\,
	datad => \regFile_1|mem~907_regout\,
	combout => \regFile_1|mem~1809_combout\);

-- Location: LCCOMB_X27_Y21_N20
\regFile_1|mem~1810\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1810_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1809_combout\ & (\regFile_1|mem~1035_regout\)) # (!\regFile_1|mem~1809_combout\ & ((\regFile_1|mem~779_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1035_regout\,
	datac => \regFile_1|mem~779_regout\,
	datad => \regFile_1|mem~1809_combout\,
	combout => \regFile_1|mem~1810_combout\);

-- Location: LCFF_X24_Y21_N29
\regFile_1|mem~971\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~971_regout\);

-- Location: LCCOMB_X24_Y23_N30
\regFile_1|mem~843feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~843feeder_combout\ = \i_wData3[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[5]~23_combout\,
	combout => \regFile_1|mem~843feeder_combout\);

-- Location: LCFF_X24_Y23_N31
\regFile_1|mem~843\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~843feeder_combout\,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~843_regout\);

-- Location: LCFF_X24_Y21_N3
\regFile_1|mem~587\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~587_regout\);

-- Location: LCCOMB_X24_Y21_N14
\regFile_1|mem~1802\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1802_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~843_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~587_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~843_regout\,
	datad => \regFile_1|mem~587_regout\,
	combout => \regFile_1|mem~1802_combout\);

-- Location: LCFF_X24_Y23_N17
\regFile_1|mem~715\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~715_regout\);

-- Location: LCCOMB_X24_Y21_N20
\regFile_1|mem~1803\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1803_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1802_combout\ & (\regFile_1|mem~971_regout\)) # (!\regFile_1|mem~1802_combout\ & ((\regFile_1|mem~715_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~971_regout\,
	datac => \regFile_1|mem~1802_combout\,
	datad => \regFile_1|mem~715_regout\,
	combout => \regFile_1|mem~1803_combout\);

-- Location: LCFF_X29_Y21_N1
\regFile_1|mem~875\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[5]~23_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~875_regout\);

-- Location: LCFF_X28_Y21_N15
\regFile_1|mem~1003\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1003_regout\);

-- Location: LCCOMB_X28_Y21_N14
\regFile_1|mem~1805\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1805_combout\ = (\regFile_1|mem~1804_combout\ & (((\regFile_1|mem~1003_regout\) # (!\i_rAddr2~combout\(3))))) # (!\regFile_1|mem~1804_combout\ & (\regFile_1|mem~875_regout\ & ((\i_rAddr2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1804_combout\,
	datab => \regFile_1|mem~875_regout\,
	datac => \regFile_1|mem~1003_regout\,
	datad => \i_rAddr2~combout\(3),
	combout => \regFile_1|mem~1805_combout\);

-- Location: LCFF_X32_Y21_N19
\regFile_1|mem~939\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~939_regout\);

-- Location: LCFF_X32_Y21_N9
\regFile_1|mem~811\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~811_regout\);

-- Location: LCFF_X36_Y23_N15
\regFile_1|mem~555\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~555_regout\);

-- Location: LCFF_X36_Y23_N1
\regFile_1|mem~683\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~683_regout\);

-- Location: LCCOMB_X36_Y23_N4
\regFile_1|mem~1806\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1806_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~683_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~555_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~555_regout\,
	datad => \regFile_1|mem~683_regout\,
	combout => \regFile_1|mem~1806_combout\);

-- Location: LCCOMB_X32_Y21_N12
\regFile_1|mem~1807\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1807_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1806_combout\ & (\regFile_1|mem~939_regout\)) # (!\regFile_1|mem~1806_combout\ & ((\regFile_1|mem~811_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~939_regout\,
	datac => \regFile_1|mem~811_regout\,
	datad => \regFile_1|mem~1806_combout\,
	combout => \regFile_1|mem~1807_combout\);

-- Location: LCCOMB_X28_Y21_N6
\regFile_1|mem~1808\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1808_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~1805_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~1807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1805_combout\,
	datad => \regFile_1|mem~1807_combout\,
	combout => \regFile_1|mem~1808_combout\);

-- Location: LCCOMB_X28_Y18_N14
\regFile_1|mem~1811\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1811_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1808_combout\ & (\regFile_1|mem~1810_combout\)) # (!\regFile_1|mem~1808_combout\ & ((\regFile_1|mem~1803_combout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~1810_combout\,
	datac => \regFile_1|mem~1803_combout\,
	datad => \regFile_1|mem~1808_combout\,
	combout => \regFile_1|mem~1811_combout\);

-- Location: LCFF_X30_Y14_N21
\regFile_1|mem~267\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~267_regout\);

-- Location: LCFF_X29_Y14_N23
\regFile_1|mem~171\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~171_regout\);

-- Location: LCFF_X29_Y14_N17
\regFile_1|mem~203\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~203_regout\);

-- Location: LCCOMB_X29_Y14_N22
\regFile_1|mem~1812\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1812_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~203_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~171_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~171_regout\,
	datad => \regFile_1|mem~203_regout\,
	combout => \regFile_1|mem~1812_combout\);

-- Location: LCCOMB_X30_Y14_N20
\regFile_1|mem~1813\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1813_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1812_combout\ & ((\regFile_1|mem~267_regout\))) # (!\regFile_1|mem~1812_combout\ & (\regFile_1|mem~235_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~235_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~267_regout\,
	datad => \regFile_1|mem~1812_combout\,
	combout => \regFile_1|mem~1813_combout\);

-- Location: LCFF_X28_Y22_N31
\regFile_1|mem~299\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~299_regout\);

-- Location: LCCOMB_X31_Y22_N28
\regFile_1|mem~363feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~363feeder_combout\ = \i_wData3[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[5]~23_combout\,
	combout => \regFile_1|mem~363feeder_combout\);

-- Location: LCFF_X31_Y22_N29
\regFile_1|mem~363\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~363feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~363_regout\);

-- Location: LCCOMB_X28_Y22_N30
\regFile_1|mem~1814\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1814_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~363_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~299_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~299_regout\,
	datad => \regFile_1|mem~363_regout\,
	combout => \regFile_1|mem~1814_combout\);

-- Location: LCFF_X28_Y22_N25
\regFile_1|mem~331\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~331_regout\);

-- Location: LCFF_X27_Y19_N17
\regFile_1|mem~395\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~395_regout\);

-- Location: LCCOMB_X28_Y22_N24
\regFile_1|mem~1815\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1815_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1814_combout\ & ((\regFile_1|mem~395_regout\))) # (!\regFile_1|mem~1814_combout\ & (\regFile_1|mem~331_regout\)))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~1814_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~1814_combout\,
	datac => \regFile_1|mem~331_regout\,
	datad => \regFile_1|mem~395_regout\,
	combout => \regFile_1|mem~1815_combout\);

-- Location: LCCOMB_X24_Y24_N2
\regFile_1|mem~75feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~75feeder_combout\ = \i_wData3[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[5]~23_combout\,
	combout => \regFile_1|mem~75feeder_combout\);

-- Location: LCFF_X24_Y24_N3
\regFile_1|mem~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~75feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~75_regout\);

-- Location: LCCOMB_X24_Y24_N4
\regFile_1|mem~139feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~139feeder_combout\ = \i_wData3[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[5]~23_combout\,
	combout => \regFile_1|mem~139feeder_combout\);

-- Location: LCFF_X24_Y24_N5
\regFile_1|mem~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~139feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~139_regout\);

-- Location: LCFF_X22_Y24_N9
\regFile_1|mem~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~107_regout\);

-- Location: LCFF_X23_Y24_N25
\regFile_1|mem~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~43_regout\);

-- Location: LCCOMB_X22_Y24_N22
\regFile_1|mem~1816\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1816_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~107_regout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~43_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~107_regout\,
	datad => \regFile_1|mem~43_regout\,
	combout => \regFile_1|mem~1816_combout\);

-- Location: LCCOMB_X24_Y24_N8
\regFile_1|mem~1817\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1817_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1816_combout\ & ((\regFile_1|mem~139_regout\))) # (!\regFile_1|mem~1816_combout\ & (\regFile_1|mem~75_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~75_regout\,
	datac => \regFile_1|mem~139_regout\,
	datad => \regFile_1|mem~1816_combout\,
	combout => \regFile_1|mem~1817_combout\);

-- Location: LCCOMB_X27_Y18_N0
\regFile_1|mem~1818\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1818_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~1815_combout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~1817_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1815_combout\,
	datad => \regFile_1|mem~1817_combout\,
	combout => \regFile_1|mem~1818_combout\);

-- Location: LCCOMB_X27_Y18_N14
\regFile_1|mem~1821\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1821_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1818_combout\ & (\regFile_1|mem~1820_combout\)) # (!\regFile_1|mem~1818_combout\ & ((\regFile_1|mem~1813_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1820_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1813_combout\,
	datad => \regFile_1|mem~1818_combout\,
	combout => \regFile_1|mem~1821_combout\);

-- Location: LCCOMB_X28_Y18_N28
\regFile_1|o_rReg2[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[5]~5_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1811_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~1821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~1811_combout\,
	datad => \regFile_1|mem~1821_combout\,
	combout => \regFile_1|o_rReg2[5]~5_combout\);

-- Location: LCCOMB_X30_Y20_N2
\i_wData3[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[5]~21_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\i_wData3[4]~8_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[5]~5_combout\) # (\regFile_1|o_rReg1[5]~5_combout\))) # 
-- (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[5]~5_combout\ & \regFile_1|o_rReg1[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \regFile_1|o_rReg2[5]~5_combout\,
	datad => \regFile_1|o_rReg1[5]~5_combout\,
	combout => \i_wData3[5]~21_combout\);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(4),
	combout => \loadValue~combout\(4));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(3),
	combout => \loadValue~combout\(3));

-- Location: LCFF_X25_Y18_N1
\regFile_1|mem~521\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~521_regout\);

-- Location: LCFF_X24_Y18_N17
\regFile_1|mem~457\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~457_regout\);

-- Location: LCFF_X24_Y18_N23
\regFile_1|mem~425\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~425_regout\);

-- Location: LCCOMB_X24_Y18_N16
\regFile_1|mem~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1139_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~457_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~425_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~457_regout\,
	datad => \regFile_1|mem~425_regout\,
	combout => \regFile_1|mem~1139_combout\);

-- Location: LCCOMB_X25_Y18_N18
\regFile_1|mem~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1140_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1139_combout\ & (\regFile_1|mem~521_regout\)) # (!\regFile_1|mem~1139_combout\ & ((\regFile_1|mem~489_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~521_regout\,
	datac => \regFile_1|mem~489_regout\,
	datad => \regFile_1|mem~1139_combout\,
	combout => \regFile_1|mem~1140_combout\);

-- Location: LCFF_X29_Y14_N21
\regFile_1|mem~201\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~201_regout\);

-- Location: LCFF_X29_Y14_N27
\regFile_1|mem~169\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~169_regout\);

-- Location: LCCOMB_X29_Y14_N20
\regFile_1|mem~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1132_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~201_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~169_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~201_regout\,
	datad => \regFile_1|mem~169_regout\,
	combout => \regFile_1|mem~1132_combout\);

-- Location: LCCOMB_X30_Y14_N30
\regFile_1|mem~265feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~265feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~265feeder_combout\);

-- Location: LCFF_X30_Y14_N31
\regFile_1|mem~265\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~265feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~265_regout\);

-- Location: LCCOMB_X30_Y14_N12
\regFile_1|mem~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1133_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1132_combout\ & ((\regFile_1|mem~265_regout\))) # (!\regFile_1|mem~1132_combout\ & (\regFile_1|mem~233_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~233_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1132_combout\,
	datad => \regFile_1|mem~265_regout\,
	combout => \regFile_1|mem~1133_combout\);

-- Location: LCCOMB_X25_Y19_N30
\regFile_1|mem~329feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~329feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~329feeder_combout\);

-- Location: LCFF_X25_Y19_N31
\regFile_1|mem~329\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~329feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~329_regout\);

-- Location: LCCOMB_X24_Y19_N4
\regFile_1|mem~393feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~393feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~393feeder_combout\);

-- Location: LCFF_X24_Y19_N5
\regFile_1|mem~393\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~393feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~393_regout\);

-- Location: LCCOMB_X24_Y19_N30
\regFile_1|mem~297feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~297feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~297feeder_combout\);

-- Location: LCFF_X24_Y19_N31
\regFile_1|mem~297\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~297feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~297_regout\);

-- Location: LCCOMB_X25_Y19_N12
\regFile_1|mem~361feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~361feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~361feeder_combout\);

-- Location: LCFF_X25_Y19_N13
\regFile_1|mem~361\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~361feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~361_regout\);

-- Location: LCCOMB_X25_Y19_N10
\regFile_1|mem~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1134_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~361_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~297_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~297_regout\,
	datad => \regFile_1|mem~361_regout\,
	combout => \regFile_1|mem~1134_combout\);

-- Location: LCCOMB_X25_Y19_N8
\regFile_1|mem~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1135_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1134_combout\ & ((\regFile_1|mem~393_regout\))) # (!\regFile_1|mem~1134_combout\ & (\regFile_1|mem~329_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~329_regout\,
	datac => \regFile_1|mem~393_regout\,
	datad => \regFile_1|mem~1134_combout\,
	combout => \regFile_1|mem~1135_combout\);

-- Location: LCCOMB_X24_Y24_N14
\regFile_1|mem~137feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~137feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~137feeder_combout\);

-- Location: LCFF_X24_Y24_N15
\regFile_1|mem~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~137feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~137_regout\);

-- Location: LCCOMB_X24_Y24_N20
\regFile_1|mem~73feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~73feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~73feeder_combout\);

-- Location: LCFF_X24_Y24_N21
\regFile_1|mem~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~73feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~73_regout\);

-- Location: LCCOMB_X24_Y22_N14
\regFile_1|mem~41feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~41feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~41feeder_combout\);

-- Location: LCFF_X24_Y22_N15
\regFile_1|mem~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~41feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~41_regout\);

-- Location: LCCOMB_X24_Y22_N0
\regFile_1|mem~105feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~105feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~105feeder_combout\);

-- Location: LCFF_X24_Y22_N1
\regFile_1|mem~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~105feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~105_regout\);

-- Location: LCCOMB_X24_Y22_N12
\regFile_1|mem~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1136_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~105_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~41_regout\,
	datad => \regFile_1|mem~105_regout\,
	combout => \regFile_1|mem~1136_combout\);

-- Location: LCCOMB_X24_Y24_N16
\regFile_1|mem~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1137_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1136_combout\ & (\regFile_1|mem~137_regout\)) # (!\regFile_1|mem~1136_combout\ & ((\regFile_1|mem~73_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~137_regout\,
	datac => \regFile_1|mem~73_regout\,
	datad => \regFile_1|mem~1136_combout\,
	combout => \regFile_1|mem~1137_combout\);

-- Location: LCCOMB_X24_Y19_N14
\regFile_1|mem~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1138_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~1135_combout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1135_combout\,
	datad => \regFile_1|mem~1137_combout\,
	combout => \regFile_1|mem~1138_combout\);

-- Location: LCCOMB_X25_Y20_N14
\regFile_1|mem~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1141_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1138_combout\ & (\regFile_1|mem~1140_combout\)) # (!\regFile_1|mem~1138_combout\ & ((\regFile_1|mem~1133_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1140_combout\,
	datac => \regFile_1|mem~1133_combout\,
	datad => \regFile_1|mem~1138_combout\,
	combout => \regFile_1|mem~1141_combout\);

-- Location: LCFF_X27_Y21_N3
\regFile_1|mem~1033\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1033_regout\);

-- Location: LCFF_X27_Y21_N25
\regFile_1|mem~777\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~777_regout\);

-- Location: LCFF_X27_Y18_N21
\regFile_1|mem~649\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~649_regout\);

-- Location: LCFF_X27_Y18_N27
\regFile_1|mem~905\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~905_regout\);

-- Location: LCCOMB_X27_Y18_N6
\regFile_1|mem~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1129_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~905_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~649_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~649_regout\,
	datad => \regFile_1|mem~905_regout\,
	combout => \regFile_1|mem~1129_combout\);

-- Location: LCCOMB_X27_Y21_N24
\regFile_1|mem~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1130_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1129_combout\ & (\regFile_1|mem~1033_regout\)) # (!\regFile_1|mem~1129_combout\ & ((\regFile_1|mem~777_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1033_regout\,
	datac => \regFile_1|mem~777_regout\,
	datad => \regFile_1|mem~1129_combout\,
	combout => \regFile_1|mem~1130_combout\);

-- Location: LCCOMB_X29_Y21_N12
\regFile_1|mem~873feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~873feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~873feeder_combout\);

-- Location: LCFF_X29_Y21_N13
\regFile_1|mem~873\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~873feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~873_regout\);

-- Location: LCFF_X28_Y21_N9
\regFile_1|mem~1001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1001_regout\);

-- Location: LCCOMB_X29_Y21_N26
\regFile_1|mem~745feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~745feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~745feeder_combout\);

-- Location: LCFF_X29_Y21_N27
\regFile_1|mem~745\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~745feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~745_regout\);

-- Location: LCFF_X28_Y21_N19
\regFile_1|mem~617\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~617_regout\);

-- Location: LCCOMB_X29_Y21_N4
\regFile_1|mem~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1124_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~745_regout\) # ((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & (((!\i_rAddr1~combout\(3) & \regFile_1|mem~617_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~745_regout\,
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~617_regout\,
	combout => \regFile_1|mem~1124_combout\);

-- Location: LCCOMB_X28_Y21_N8
\regFile_1|mem~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1125_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1124_combout\ & ((\regFile_1|mem~1001_regout\))) # (!\regFile_1|mem~1124_combout\ & (\regFile_1|mem~873_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~873_regout\,
	datac => \regFile_1|mem~1001_regout\,
	datad => \regFile_1|mem~1124_combout\,
	combout => \regFile_1|mem~1125_combout\);

-- Location: LCFF_X32_Y21_N15
\regFile_1|mem~809\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~809_regout\);

-- Location: LCFF_X32_Y21_N21
\regFile_1|mem~937\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~937_regout\);

-- Location: LCCOMB_X25_Y21_N24
\regFile_1|mem~553feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~553feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~553feeder_combout\);

-- Location: LCFF_X25_Y21_N25
\regFile_1|mem~553\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~553feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~553_regout\);

-- Location: LCCOMB_X25_Y21_N18
\regFile_1|mem~681feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~681feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~681feeder_combout\);

-- Location: LCFF_X25_Y21_N19
\regFile_1|mem~681\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~681feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~681_regout\);

-- Location: LCCOMB_X25_Y21_N2
\regFile_1|mem~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1126_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~681_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~553_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~553_regout\,
	datad => \regFile_1|mem~681_regout\,
	combout => \regFile_1|mem~1126_combout\);

-- Location: LCCOMB_X32_Y21_N2
\regFile_1|mem~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1127_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1126_combout\ & ((\regFile_1|mem~937_regout\))) # (!\regFile_1|mem~1126_combout\ & (\regFile_1|mem~809_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~809_regout\,
	datac => \regFile_1|mem~937_regout\,
	datad => \regFile_1|mem~1126_combout\,
	combout => \regFile_1|mem~1127_combout\);

-- Location: LCCOMB_X25_Y19_N2
\regFile_1|mem~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1128_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~1125_combout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1125_combout\,
	datad => \regFile_1|mem~1127_combout\,
	combout => \regFile_1|mem~1128_combout\);

-- Location: LCCOMB_X25_Y19_N0
\regFile_1|mem~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1131_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1128_combout\ & ((\regFile_1|mem~1130_combout\))) # (!\regFile_1|mem~1128_combout\ & (\regFile_1|mem~1123_combout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1123_combout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1130_combout\,
	datad => \regFile_1|mem~1128_combout\,
	combout => \regFile_1|mem~1131_combout\);

-- Location: LCCOMB_X25_Y20_N16
\regFile_1|o_rReg1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[3]~3_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1131_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1141_combout\,
	datad => \regFile_1|mem~1131_combout\,
	combout => \regFile_1|o_rReg1[3]~3_combout\);

-- Location: LCCOMB_X25_Y19_N14
\i_wData3[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[3]~15_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\i_wData3[4]~8_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[4]~8_combout\ & ((\regFile_1|o_rReg2[3]~3_combout\) # (\regFile_1|o_rReg1[3]~3_combout\))) # 
-- (!\i_wData3[4]~8_combout\ & (\regFile_1|o_rReg2[3]~3_combout\ & \regFile_1|o_rReg1[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[4]~8_combout\,
	datac => \regFile_1|o_rReg2[3]~3_combout\,
	datad => \regFile_1|o_rReg1[3]~3_combout\,
	combout => \i_wData3[3]~15_combout\);

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(2),
	combout => \loadValue~combout\(2));

-- Location: LCCOMB_X24_Y17_N2
\regFile_1|mem~392feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~392feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~392feeder_combout\);

-- Location: LCFF_X24_Y17_N3
\regFile_1|mem~392\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~392feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~392_regout\);

-- Location: LCCOMB_X24_Y17_N20
\regFile_1|mem~360feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~360feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~360feeder_combout\);

-- Location: LCFF_X24_Y17_N21
\regFile_1|mem~360\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~360feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~360_regout\);

-- Location: LCCOMB_X23_Y17_N14
\regFile_1|mem~296feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~296feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~296feeder_combout\);

-- Location: LCFF_X23_Y17_N15
\regFile_1|mem~296\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~296feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~296_regout\);

-- Location: LCCOMB_X23_Y17_N28
\regFile_1|mem~328feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~328feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~328feeder_combout\);

-- Location: LCFF_X23_Y17_N29
\regFile_1|mem~328\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~328feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~328_regout\);

-- Location: LCCOMB_X23_Y17_N2
\regFile_1|mem~1752\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1752_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~328_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~296_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~296_regout\,
	datad => \regFile_1|mem~328_regout\,
	combout => \regFile_1|mem~1752_combout\);

-- Location: LCCOMB_X24_Y17_N22
\regFile_1|mem~1753\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1753_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1752_combout\ & (\regFile_1|mem~392_regout\)) # (!\regFile_1|mem~1752_combout\ & ((\regFile_1|mem~360_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~392_regout\,
	datac => \regFile_1|mem~360_regout\,
	datad => \regFile_1|mem~1752_combout\,
	combout => \regFile_1|mem~1753_combout\);

-- Location: LCFF_X27_Y17_N23
\regFile_1|mem~264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~264_regout\);

-- Location: LCFF_X28_Y17_N9
\regFile_1|mem~200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~200_regout\);

-- Location: LCFF_X28_Y17_N7
\regFile_1|mem~168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~168_regout\);

-- Location: LCFF_X27_Y17_N15
\regFile_1|mem~232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~232_regout\);

-- Location: LCCOMB_X28_Y17_N6
\regFile_1|mem~1754\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1754_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~232_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~168_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~168_regout\,
	datad => \regFile_1|mem~232_regout\,
	combout => \regFile_1|mem~1754_combout\);

-- Location: LCCOMB_X28_Y17_N8
\regFile_1|mem~1755\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1755_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1754_combout\ & (\regFile_1|mem~264_regout\)) # (!\regFile_1|mem~1754_combout\ & ((\regFile_1|mem~200_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~264_regout\,
	datac => \regFile_1|mem~200_regout\,
	datad => \regFile_1|mem~1754_combout\,
	combout => \regFile_1|mem~1755_combout\);

-- Location: LCFF_X24_Y22_N31
\regFile_1|mem~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~40_regout\);

-- Location: LCCOMB_X25_Y22_N2
\regFile_1|mem~72feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~72feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~72feeder_combout\);

-- Location: LCFF_X25_Y22_N3
\regFile_1|mem~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~72feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~72_regout\);

-- Location: LCCOMB_X24_Y22_N30
\regFile_1|mem~1756\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1756_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~72_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~40_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~40_regout\,
	datad => \regFile_1|mem~72_regout\,
	combout => \regFile_1|mem~1756_combout\);

-- Location: LCFF_X24_Y22_N17
\regFile_1|mem~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~104_regout\);

-- Location: LCFF_X28_Y24_N5
\regFile_1|mem~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[2]~14_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~136_regout\);

-- Location: LCCOMB_X24_Y22_N16
\regFile_1|mem~1757\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1757_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1756_combout\ & ((\regFile_1|mem~136_regout\))) # (!\regFile_1|mem~1756_combout\ & (\regFile_1|mem~104_regout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~1756_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1756_combout\,
	datac => \regFile_1|mem~104_regout\,
	datad => \regFile_1|mem~136_regout\,
	combout => \regFile_1|mem~1757_combout\);

-- Location: LCCOMB_X27_Y20_N20
\regFile_1|mem~1758\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1758_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~1755_combout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~1757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1755_combout\,
	datad => \regFile_1|mem~1757_combout\,
	combout => \regFile_1|mem~1758_combout\);

-- Location: LCFF_X29_Y18_N21
\regFile_1|mem~456\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~456_regout\);

-- Location: LCFF_X29_Y18_N27
\regFile_1|mem~424\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~424_regout\);

-- Location: LCFF_X25_Y22_N19
\regFile_1|mem~488\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~488_regout\);

-- Location: LCCOMB_X29_Y18_N26
\regFile_1|mem~1759\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1759_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~488_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~424_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~424_regout\,
	datad => \regFile_1|mem~488_regout\,
	combout => \regFile_1|mem~1759_combout\);

-- Location: LCCOMB_X29_Y18_N20
\regFile_1|mem~1760\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1760_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1759_combout\ & (\regFile_1|mem~520_regout\)) # (!\regFile_1|mem~1759_combout\ & ((\regFile_1|mem~456_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~520_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~456_regout\,
	datad => \regFile_1|mem~1759_combout\,
	combout => \regFile_1|mem~1760_combout\);

-- Location: LCCOMB_X28_Y20_N4
\regFile_1|mem~1761\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1761_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1758_combout\ & ((\regFile_1|mem~1760_combout\))) # (!\regFile_1|mem~1758_combout\ & (\regFile_1|mem~1753_combout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1753_combout\,
	datac => \regFile_1|mem~1758_combout\,
	datad => \regFile_1|mem~1760_combout\,
	combout => \regFile_1|mem~1761_combout\);

-- Location: LCCOMB_X23_Y20_N14
\regFile_1|mem~968feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~968feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~968feeder_combout\);

-- Location: LCFF_X23_Y20_N15
\regFile_1|mem~968\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~968feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~968_regout\);

-- Location: LCCOMB_X23_Y20_N16
\regFile_1|mem~840feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~840feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~840feeder_combout\);

-- Location: LCFF_X23_Y20_N17
\regFile_1|mem~840\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~840feeder_combout\,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~840_regout\);

-- Location: LCCOMB_X24_Y21_N4
\regFile_1|mem~584feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~584feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~584feeder_combout\);

-- Location: LCFF_X24_Y21_N5
\regFile_1|mem~584\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~584feeder_combout\,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~584_regout\);

-- Location: LCCOMB_X23_Y21_N24
\regFile_1|mem~712feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~712feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~712feeder_combout\);

-- Location: LCFF_X23_Y21_N25
\regFile_1|mem~712\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~712feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~712_regout\);

-- Location: LCCOMB_X24_Y21_N16
\regFile_1|mem~1744\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1744_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~712_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~584_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~584_regout\,
	datad => \regFile_1|mem~712_regout\,
	combout => \regFile_1|mem~1744_combout\);

-- Location: LCCOMB_X23_Y20_N2
\regFile_1|mem~1745\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1745_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1744_combout\ & (\regFile_1|mem~968_regout\)) # (!\regFile_1|mem~1744_combout\ & ((\regFile_1|mem~840_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~968_regout\,
	datac => \regFile_1|mem~840_regout\,
	datad => \regFile_1|mem~1744_combout\,
	combout => \regFile_1|mem~1745_combout\);

-- Location: LCFF_X25_Y21_N9
\regFile_1|mem~552\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~552_regout\);

-- Location: LCFF_X25_Y20_N7
\regFile_1|mem~808\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~808_regout\);

-- Location: LCCOMB_X25_Y21_N8
\regFile_1|mem~1746\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1746_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~808_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~552_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~552_regout\,
	datad => \regFile_1|mem~808_regout\,
	combout => \regFile_1|mem~1746_combout\);

-- Location: LCFF_X25_Y21_N7
\regFile_1|mem~680\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~680_regout\);

-- Location: LCFF_X25_Y20_N25
\regFile_1|mem~936\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~936_regout\);

-- Location: LCCOMB_X25_Y21_N6
\regFile_1|mem~1747\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1747_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1746_combout\ & ((\regFile_1|mem~936_regout\))) # (!\regFile_1|mem~1746_combout\ & (\regFile_1|mem~680_regout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~1746_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1746_combout\,
	datac => \regFile_1|mem~680_regout\,
	datad => \regFile_1|mem~936_regout\,
	combout => \regFile_1|mem~1747_combout\);

-- Location: LCCOMB_X28_Y20_N20
\regFile_1|mem~1748\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1748_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~1745_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~1747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1745_combout\,
	datad => \regFile_1|mem~1747_combout\,
	combout => \regFile_1|mem~1748_combout\);

-- Location: LCCOMB_X33_Y18_N20
\regFile_1|mem~1000feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1000feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~1000feeder_combout\);

-- Location: LCFF_X33_Y18_N21
\regFile_1|mem~1000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1000feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1000_regout\);

-- Location: LCFF_X32_Y18_N5
\regFile_1|mem~744\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~744_regout\);

-- Location: LCCOMB_X28_Y21_N28
\regFile_1|mem~616feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~616feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~616feeder_combout\);

-- Location: LCFF_X28_Y21_N29
\regFile_1|mem~616\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~616feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~616_regout\);

-- Location: LCCOMB_X33_Y21_N20
\regFile_1|mem~872feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~872feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~872feeder_combout\);

-- Location: LCFF_X33_Y21_N21
\regFile_1|mem~872\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~872feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~872_regout\);

-- Location: LCCOMB_X28_Y21_N22
\regFile_1|mem~1742\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1742_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~872_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~616_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~616_regout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~872_regout\,
	combout => \regFile_1|mem~1742_combout\);

-- Location: LCCOMB_X32_Y18_N4
\regFile_1|mem~1743\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1743_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1742_combout\ & (\regFile_1|mem~1000_regout\)) # (!\regFile_1|mem~1742_combout\ & ((\regFile_1|mem~744_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1000_regout\,
	datac => \regFile_1|mem~744_regout\,
	datad => \regFile_1|mem~1742_combout\,
	combout => \regFile_1|mem~1743_combout\);

-- Location: LCCOMB_X28_Y20_N26
\regFile_1|mem~1751\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1751_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1748_combout\ & (\regFile_1|mem~1750_combout\)) # (!\regFile_1|mem~1748_combout\ & ((\regFile_1|mem~1743_combout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1750_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1748_combout\,
	datad => \regFile_1|mem~1743_combout\,
	combout => \regFile_1|mem~1751_combout\);

-- Location: LCCOMB_X28_Y20_N30
\regFile_1|o_rReg2[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[2]~2_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1751_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1761_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1761_combout\,
	datad => \regFile_1|mem~1751_combout\,
	combout => \regFile_1|o_rReg2[2]~2_combout\);

-- Location: LCCOMB_X27_Y24_N4
\i_wData3[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[2]~12_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[2]~2_combout\) # (\regFile_1|o_rReg2[2]~2_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[2]~2_combout\ & \regFile_1|o_rReg2[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[2]~2_combout\,
	datad => \regFile_1|o_rReg2[2]~2_combout\,
	combout => \i_wData3[2]~12_combout\);

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(1),
	combout => \loadValue~combout\(1));

-- Location: LCCOMB_X25_Y18_N2
\regFile_1|mem~519feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~519feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~519feeder_combout\);

-- Location: LCFF_X25_Y18_N3
\regFile_1|mem~519\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~519feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~519_regout\);

-- Location: LCFF_X25_Y18_N25
\regFile_1|mem~487\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~487_regout\);

-- Location: LCFF_X24_Y18_N15
\regFile_1|mem~423\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~423_regout\);

-- Location: LCFF_X24_Y18_N25
\regFile_1|mem~455\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~455_regout\);

-- Location: LCCOMB_X24_Y18_N24
\regFile_1|mem~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1099_combout\ = (\i_rAddr1~combout\(0) & (((\regFile_1|mem~455_regout\) # (\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~423_regout\ & ((!\i_rAddr1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~423_regout\,
	datac => \regFile_1|mem~455_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1099_combout\);

-- Location: LCCOMB_X25_Y18_N28
\regFile_1|mem~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1100_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1099_combout\ & (\regFile_1|mem~519_regout\)) # (!\regFile_1|mem~1099_combout\ & ((\regFile_1|mem~487_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~519_regout\,
	datac => \regFile_1|mem~487_regout\,
	datad => \regFile_1|mem~1099_combout\,
	combout => \regFile_1|mem~1100_combout\);

-- Location: LCCOMB_X29_Y16_N14
\regFile_1|mem~263feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~263feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~263feeder_combout\);

-- Location: LCFF_X29_Y16_N15
\regFile_1|mem~263\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~263feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~263_regout\);

-- Location: LCFF_X29_Y14_N29
\regFile_1|mem~199\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~199_regout\);

-- Location: LCFF_X29_Y14_N3
\regFile_1|mem~167\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~167_regout\);

-- Location: LCCOMB_X29_Y14_N28
\regFile_1|mem~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1092_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~199_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~167_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~199_regout\,
	datad => \regFile_1|mem~167_regout\,
	combout => \regFile_1|mem~1092_combout\);

-- Location: LCCOMB_X29_Y16_N28
\regFile_1|mem~231feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~231feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~231feeder_combout\);

-- Location: LCFF_X29_Y16_N29
\regFile_1|mem~231\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~231feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~231_regout\);

-- Location: LCCOMB_X29_Y16_N24
\regFile_1|mem~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1093_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1092_combout\ & (\regFile_1|mem~263_regout\)) # (!\regFile_1|mem~1092_combout\ & ((\regFile_1|mem~231_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~263_regout\,
	datac => \regFile_1|mem~1092_combout\,
	datad => \regFile_1|mem~231_regout\,
	combout => \regFile_1|mem~1093_combout\);

-- Location: LCCOMB_X25_Y19_N16
\regFile_1|mem~327feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~327feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~327feeder_combout\);

-- Location: LCFF_X25_Y19_N17
\regFile_1|mem~327\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~327feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~327_regout\);

-- Location: LCFF_X27_Y19_N25
\regFile_1|mem~391\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~391_regout\);

-- Location: LCCOMB_X24_Y19_N20
\regFile_1|mem~295feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~295feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~295feeder_combout\);

-- Location: LCFF_X24_Y19_N21
\regFile_1|mem~295\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~295feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~295_regout\);

-- Location: LCCOMB_X25_Y19_N18
\regFile_1|mem~359feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~359feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~359feeder_combout\);

-- Location: LCFF_X25_Y19_N19
\regFile_1|mem~359\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~359feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~359_regout\);

-- Location: LCCOMB_X25_Y19_N4
\regFile_1|mem~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1094_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~359_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~295_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~295_regout\,
	datad => \regFile_1|mem~359_regout\,
	combout => \regFile_1|mem~1094_combout\);

-- Location: LCCOMB_X27_Y19_N18
\regFile_1|mem~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1095_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1094_combout\ & ((\regFile_1|mem~391_regout\))) # (!\regFile_1|mem~1094_combout\ & (\regFile_1|mem~327_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~327_regout\,
	datac => \regFile_1|mem~391_regout\,
	datad => \regFile_1|mem~1094_combout\,
	combout => \regFile_1|mem~1095_combout\);

-- Location: LCFF_X24_Y22_N25
\regFile_1|mem~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~103_regout\);

-- Location: LCFF_X24_Y22_N11
\regFile_1|mem~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~39_regout\);

-- Location: LCCOMB_X24_Y22_N24
\regFile_1|mem~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1096_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~103_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~39_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~103_regout\,
	datad => \regFile_1|mem~39_regout\,
	combout => \regFile_1|mem~1096_combout\);

-- Location: LCCOMB_X27_Y20_N22
\regFile_1|mem~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1097_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1096_combout\ & (\regFile_1|mem~135_regout\)) # (!\regFile_1|mem~1096_combout\ & ((\regFile_1|mem~71_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~135_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~71_regout\,
	datad => \regFile_1|mem~1096_combout\,
	combout => \regFile_1|mem~1097_combout\);

-- Location: LCCOMB_X27_Y20_N28
\regFile_1|mem~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1098_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~1095_combout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1095_combout\,
	datad => \regFile_1|mem~1097_combout\,
	combout => \regFile_1|mem~1098_combout\);

-- Location: LCCOMB_X27_Y20_N14
\regFile_1|mem~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1101_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1098_combout\ & (\regFile_1|mem~1100_combout\)) # (!\regFile_1|mem~1098_combout\ & ((\regFile_1|mem~1093_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1100_combout\,
	datac => \regFile_1|mem~1093_combout\,
	datad => \regFile_1|mem~1098_combout\,
	combout => \regFile_1|mem~1101_combout\);

-- Location: LCCOMB_X24_Y23_N28
\regFile_1|mem~839feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~839feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~839feeder_combout\);

-- Location: LCFF_X24_Y23_N29
\regFile_1|mem~839\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~839feeder_combout\,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~839_regout\);

-- Location: LCFF_X25_Y23_N29
\regFile_1|mem~583\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~583_regout\);

-- Location: LCCOMB_X24_Y23_N10
\regFile_1|mem~1082\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1082_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~839_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~583_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~839_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~583_regout\,
	combout => \regFile_1|mem~1082_combout\);

-- Location: LCFF_X27_Y23_N25
\regFile_1|mem~711\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~711_regout\);

-- Location: LCCOMB_X27_Y20_N26
\regFile_1|mem~967feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~967feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~967feeder_combout\);

-- Location: LCFF_X27_Y20_N27
\regFile_1|mem~967\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~967feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~967_regout\);

-- Location: LCCOMB_X27_Y20_N8
\regFile_1|mem~1083\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1083_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1082_combout\ & ((\regFile_1|mem~967_regout\))) # (!\regFile_1|mem~1082_combout\ & (\regFile_1|mem~711_regout\)))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1082_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1082_combout\,
	datac => \regFile_1|mem~711_regout\,
	datad => \regFile_1|mem~967_regout\,
	combout => \regFile_1|mem~1083_combout\);

-- Location: LCFF_X32_Y21_N31
\regFile_1|mem~935\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~935_regout\);

-- Location: LCFF_X32_Y21_N25
\regFile_1|mem~807\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~807_regout\);

-- Location: LCFF_X25_Y21_N15
\regFile_1|mem~551\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~551_regout\);

-- Location: LCCOMB_X25_Y21_N28
\regFile_1|mem~679feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~679feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~679feeder_combout\);

-- Location: LCFF_X25_Y21_N29
\regFile_1|mem~679\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~679feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~679_regout\);

-- Location: LCCOMB_X25_Y21_N20
\regFile_1|mem~1086\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1086_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~679_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~551_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~551_regout\,
	datad => \regFile_1|mem~679_regout\,
	combout => \regFile_1|mem~1086_combout\);

-- Location: LCCOMB_X32_Y21_N0
\regFile_1|mem~1087\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1087_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1086_combout\ & (\regFile_1|mem~935_regout\)) # (!\regFile_1|mem~1086_combout\ & ((\regFile_1|mem~807_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~935_regout\,
	datac => \regFile_1|mem~807_regout\,
	datad => \regFile_1|mem~1086_combout\,
	combout => \regFile_1|mem~1087_combout\);

-- Location: LCFF_X27_Y24_N21
\regFile_1|mem~871\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~871_regout\);

-- Location: LCFF_X28_Y21_N11
\regFile_1|mem~999\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~999_regout\);

-- Location: LCFF_X28_Y21_N1
\regFile_1|mem~615\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~615_regout\);

-- Location: LCCOMB_X29_Y21_N6
\regFile_1|mem~1084\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1084_combout\ = (\i_rAddr1~combout\(3) & (((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~743_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~615_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~743_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~615_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1084_combout\);

-- Location: LCCOMB_X27_Y20_N10
\regFile_1|mem~1085\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1085_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1084_combout\ & ((\regFile_1|mem~999_regout\))) # (!\regFile_1|mem~1084_combout\ & (\regFile_1|mem~871_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~871_regout\,
	datac => \regFile_1|mem~999_regout\,
	datad => \regFile_1|mem~1084_combout\,
	combout => \regFile_1|mem~1085_combout\);

-- Location: LCCOMB_X27_Y20_N0
\regFile_1|mem~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1088_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~1085_combout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1087_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1087_combout\,
	datad => \regFile_1|mem~1085_combout\,
	combout => \regFile_1|mem~1088_combout\);

-- Location: LCCOMB_X27_Y20_N30
\regFile_1|mem~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1091_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1088_combout\ & (\regFile_1|mem~1090_combout\)) # (!\regFile_1|mem~1088_combout\ & ((\regFile_1|mem~1083_combout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1090_combout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1083_combout\,
	datad => \regFile_1|mem~1088_combout\,
	combout => \regFile_1|mem~1091_combout\);

-- Location: LCCOMB_X27_Y20_N4
\regFile_1|o_rReg1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[1]~1_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1091_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1101_combout\,
	datad => \regFile_1|mem~1091_combout\,
	combout => \regFile_1|o_rReg1[1]~1_combout\);

-- Location: LCCOMB_X27_Y24_N22
\i_wData3[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[1]~9_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[1]~1_combout\) # (\regFile_1|o_rReg2[1]~1_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[1]~1_combout\ & \regFile_1|o_rReg2[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[1]~1_combout\,
	datad => \regFile_1|o_rReg2[1]~1_combout\,
	combout => \i_wData3[1]~9_combout\);

-- Location: LCCOMB_X31_Y20_N2
\ula_1|ula_1|SS0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~2_combout\ = (\regFile_1|o_rReg1[1]~1_combout\ & ((\regFile_1|o_rReg2[1]~1_combout\ & (!\ula_1|ula_1|SS0|Add0~1\)) # (!\regFile_1|o_rReg2[1]~1_combout\ & (\ula_1|ula_1|SS0|Add0~1\ & VCC)))) # (!\regFile_1|o_rReg1[1]~1_combout\ & 
-- ((\regFile_1|o_rReg2[1]~1_combout\ & ((\ula_1|ula_1|SS0|Add0~1\) # (GND))) # (!\regFile_1|o_rReg2[1]~1_combout\ & (!\ula_1|ula_1|SS0|Add0~1\))))
-- \ula_1|ula_1|SS0|Add0~3\ = CARRY((\regFile_1|o_rReg1[1]~1_combout\ & (\regFile_1|o_rReg2[1]~1_combout\ & !\ula_1|ula_1|SS0|Add0~1\)) # (!\regFile_1|o_rReg1[1]~1_combout\ & ((\regFile_1|o_rReg2[1]~1_combout\) # (!\ula_1|ula_1|SS0|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[1]~1_combout\,
	datab => \regFile_1|o_rReg2[1]~1_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~1\,
	combout => \ula_1|ula_1|SS0|Add0~2_combout\,
	cout => \ula_1|ula_1|SS0|Add0~3\);

-- Location: LCCOMB_X27_Y24_N0
\i_wData3[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[1]~10_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[1]~9_combout\ & ((\ula_1|ula_1|SS0|Add0~2_combout\))) # (!\i_wData3[1]~9_combout\ & (\ula_1|ula_1|SS0|Add1~2_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (((\i_wData3[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_1|SS0|Add1~2_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \i_wData3[1]~9_combout\,
	datad => \ula_1|ula_1|SS0|Add0~2_combout\,
	combout => \i_wData3[1]~10_combout\);

-- Location: LCCOMB_X27_Y24_N14
\i_wData3[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[1]~11_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[1]~10_combout\) # ((\load_en~combout\ & \loadValue~combout\(1))))) # (!\i_wData3[30]~7_combout\ & (\load_en~combout\ & (\loadValue~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \load_en~combout\,
	datac => \loadValue~combout\(1),
	datad => \i_wData3[1]~10_combout\,
	combout => \i_wData3[1]~11_combout\);

-- Location: LCFF_X27_Y24_N27
\regFile_1|mem~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~71_regout\);

-- Location: LCCOMB_X27_Y20_N24
\regFile_1|mem~135feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~135feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~135feeder_combout\);

-- Location: LCFF_X27_Y20_N25
\regFile_1|mem~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~135feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~135_regout\);

-- Location: LCCOMB_X24_Y22_N20
\regFile_1|mem~1736\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1736_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~103_regout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~39_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~103_regout\,
	datad => \regFile_1|mem~39_regout\,
	combout => \regFile_1|mem~1736_combout\);

-- Location: LCCOMB_X27_Y24_N16
\regFile_1|mem~1737\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1737_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1736_combout\ & ((\regFile_1|mem~135_regout\))) # (!\regFile_1|mem~1736_combout\ & (\regFile_1|mem~71_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~71_regout\,
	datac => \regFile_1|mem~135_regout\,
	datad => \regFile_1|mem~1736_combout\,
	combout => \regFile_1|mem~1737_combout\);

-- Location: LCCOMB_X25_Y19_N22
\regFile_1|mem~1734\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1734_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~359_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~295_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~295_regout\,
	datad => \regFile_1|mem~359_regout\,
	combout => \regFile_1|mem~1734_combout\);

-- Location: LCCOMB_X25_Y19_N24
\regFile_1|mem~1735\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1735_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1734_combout\ & ((\regFile_1|mem~391_regout\))) # (!\regFile_1|mem~1734_combout\ & (\regFile_1|mem~327_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~327_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~391_regout\,
	datad => \regFile_1|mem~1734_combout\,
	combout => \regFile_1|mem~1735_combout\);

-- Location: LCCOMB_X27_Y23_N26
\regFile_1|mem~1738\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1738_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~1735_combout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~1737_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1737_combout\,
	datad => \regFile_1|mem~1735_combout\,
	combout => \regFile_1|mem~1738_combout\);

-- Location: LCCOMB_X29_Y14_N2
\regFile_1|mem~1732\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1732_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~199_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~167_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~167_regout\,
	datad => \regFile_1|mem~199_regout\,
	combout => \regFile_1|mem~1732_combout\);

-- Location: LCCOMB_X29_Y16_N22
\regFile_1|mem~1733\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1733_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1732_combout\ & ((\regFile_1|mem~263_regout\))) # (!\regFile_1|mem~1732_combout\ & (\regFile_1|mem~231_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~231_regout\,
	datac => \regFile_1|mem~263_regout\,
	datad => \regFile_1|mem~1732_combout\,
	combout => \regFile_1|mem~1733_combout\);

-- Location: LCCOMB_X24_Y18_N8
\regFile_1|mem~1739\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1739_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~455_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~423_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~455_regout\,
	datad => \regFile_1|mem~423_regout\,
	combout => \regFile_1|mem~1739_combout\);

-- Location: LCCOMB_X25_Y18_N24
\regFile_1|mem~1740\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1740_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1739_combout\ & (\regFile_1|mem~519_regout\)) # (!\regFile_1|mem~1739_combout\ & ((\regFile_1|mem~487_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~519_regout\,
	datac => \regFile_1|mem~487_regout\,
	datad => \regFile_1|mem~1739_combout\,
	combout => \regFile_1|mem~1740_combout\);

-- Location: LCCOMB_X27_Y23_N4
\regFile_1|mem~1741\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1741_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1738_combout\ & ((\regFile_1|mem~1740_combout\))) # (!\regFile_1|mem~1738_combout\ & (\regFile_1|mem~1733_combout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~1738_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1738_combout\,
	datac => \regFile_1|mem~1733_combout\,
	datad => \regFile_1|mem~1740_combout\,
	combout => \regFile_1|mem~1741_combout\);

-- Location: LCFF_X27_Y21_N11
\regFile_1|mem~1031\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1031_regout\);

-- Location: LCFF_X27_Y18_N5
\regFile_1|mem~903\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~903_regout\);

-- Location: LCFF_X27_Y18_N31
\regFile_1|mem~647\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[1]~11_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~647_regout\);

-- Location: LCCOMB_X27_Y18_N30
\regFile_1|mem~1729\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1729_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~903_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~647_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~903_regout\,
	datac => \regFile_1|mem~647_regout\,
	datad => \i_rAddr2~combout\(3),
	combout => \regFile_1|mem~1729_combout\);

-- Location: LCCOMB_X27_Y21_N10
\regFile_1|mem~1730\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1730_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1729_combout\ & ((\regFile_1|mem~1031_regout\))) # (!\regFile_1|mem~1729_combout\ & (\regFile_1|mem~775_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~775_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1031_regout\,
	datad => \regFile_1|mem~1729_combout\,
	combout => \regFile_1|mem~1730_combout\);

-- Location: LCCOMB_X29_Y21_N24
\regFile_1|mem~743feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~743feeder_combout\ = \i_wData3[1]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[1]~11_combout\,
	combout => \regFile_1|mem~743feeder_combout\);

-- Location: LCFF_X29_Y21_N25
\regFile_1|mem~743\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~743feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~743_regout\);

-- Location: LCCOMB_X28_Y21_N0
\regFile_1|mem~1724\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1724_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~743_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~615_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~615_regout\,
	datad => \regFile_1|mem~743_regout\,
	combout => \regFile_1|mem~1724_combout\);

-- Location: LCCOMB_X28_Y21_N10
\regFile_1|mem~1725\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1725_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1724_combout\ & ((\regFile_1|mem~999_regout\))) # (!\regFile_1|mem~1724_combout\ & (\regFile_1|mem~871_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~871_regout\,
	datac => \regFile_1|mem~999_regout\,
	datad => \regFile_1|mem~1724_combout\,
	combout => \regFile_1|mem~1725_combout\);

-- Location: LCCOMB_X25_Y21_N14
\regFile_1|mem~1726\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1726_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~679_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~551_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~551_regout\,
	datad => \regFile_1|mem~679_regout\,
	combout => \regFile_1|mem~1726_combout\);

-- Location: LCCOMB_X32_Y21_N24
\regFile_1|mem~1727\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1727_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1726_combout\ & (\regFile_1|mem~935_regout\)) # (!\regFile_1|mem~1726_combout\ & ((\regFile_1|mem~807_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~935_regout\,
	datac => \regFile_1|mem~807_regout\,
	datad => \regFile_1|mem~1726_combout\,
	combout => \regFile_1|mem~1727_combout\);

-- Location: LCCOMB_X28_Y23_N30
\regFile_1|mem~1728\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1728_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~1725_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~1727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1725_combout\,
	datad => \regFile_1|mem~1727_combout\,
	combout => \regFile_1|mem~1728_combout\);

-- Location: LCCOMB_X27_Y23_N0
\regFile_1|mem~1731\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1731_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1728_combout\ & ((\regFile_1|mem~1730_combout\))) # (!\regFile_1|mem~1728_combout\ & (\regFile_1|mem~1723_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1723_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1730_combout\,
	datad => \regFile_1|mem~1728_combout\,
	combout => \regFile_1|mem~1731_combout\);

-- Location: LCCOMB_X27_Y23_N18
\regFile_1|o_rReg2[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[1]~1_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1731_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1741_combout\,
	datad => \regFile_1|mem~1731_combout\,
	combout => \regFile_1|o_rReg2[1]~1_combout\);

-- Location: LCCOMB_X31_Y20_N4
\ula_1|ula_1|SS0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~4_combout\ = ((\regFile_1|o_rReg2[2]~2_combout\ $ (\regFile_1|o_rReg1[2]~2_combout\ $ (\ula_1|ula_1|SS0|Add0~3\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~5\ = CARRY((\regFile_1|o_rReg2[2]~2_combout\ & (\regFile_1|o_rReg1[2]~2_combout\ & !\ula_1|ula_1|SS0|Add0~3\)) # (!\regFile_1|o_rReg2[2]~2_combout\ & ((\regFile_1|o_rReg1[2]~2_combout\) # (!\ula_1|ula_1|SS0|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[2]~2_combout\,
	datab => \regFile_1|o_rReg1[2]~2_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~3\,
	combout => \ula_1|ula_1|SS0|Add0~4_combout\,
	cout => \ula_1|ula_1|SS0|Add0~5\);

-- Location: LCCOMB_X28_Y24_N22
\i_wData3[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[2]~13_combout\ = (\i_wData3[2]~12_combout\ & (((\ula_1|ula_1|SS0|Add0~4_combout\) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\)))) # (!\i_wData3[2]~12_combout\ & (\ula_1|ula_1|SS0|Add1~4_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_1|SS0|Add1~4_combout\,
	datab => \i_wData3[2]~12_combout\,
	datac => \ula_1|ula_1|SS0|Add0~4_combout\,
	datad => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	combout => \i_wData3[2]~13_combout\);

-- Location: LCCOMB_X28_Y24_N4
\i_wData3[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[2]~14_combout\ = (\load_en~combout\ & ((\loadValue~combout\(2)) # ((\i_wData3[30]~7_combout\ & \i_wData3[2]~13_combout\)))) # (!\load_en~combout\ & (\i_wData3[30]~7_combout\ & ((\i_wData3[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \i_wData3[30]~7_combout\,
	datac => \loadValue~combout\(2),
	datad => \i_wData3[2]~13_combout\,
	combout => \i_wData3[2]~14_combout\);

-- Location: LCFF_X27_Y22_N9
\regFile_1|mem~520\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~520_regout\);

-- Location: LCCOMB_X25_Y22_N18
\regFile_1|mem~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1119_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~488_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~424_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~488_regout\,
	datad => \regFile_1|mem~424_regout\,
	combout => \regFile_1|mem~1119_combout\);

-- Location: LCCOMB_X27_Y22_N8
\regFile_1|mem~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1120_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1119_combout\ & ((\regFile_1|mem~520_regout\))) # (!\regFile_1|mem~1119_combout\ & (\regFile_1|mem~456_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~456_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~520_regout\,
	datad => \regFile_1|mem~1119_combout\,
	combout => \regFile_1|mem~1120_combout\);

-- Location: LCCOMB_X27_Y17_N0
\regFile_1|mem~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1114_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~232_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~168_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~232_regout\,
	datad => \regFile_1|mem~168_regout\,
	combout => \regFile_1|mem~1114_combout\);

-- Location: LCCOMB_X27_Y17_N22
\regFile_1|mem~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1115_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1114_combout\ & ((\regFile_1|mem~264_regout\))) # (!\regFile_1|mem~1114_combout\ & (\regFile_1|mem~200_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~200_regout\,
	datac => \regFile_1|mem~264_regout\,
	datad => \regFile_1|mem~1114_combout\,
	combout => \regFile_1|mem~1115_combout\);

-- Location: LCCOMB_X25_Y22_N8
\regFile_1|mem~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1116_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~72_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~40_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~40_regout\,
	datad => \regFile_1|mem~72_regout\,
	combout => \regFile_1|mem~1116_combout\);

-- Location: LCCOMB_X24_Y20_N28
\regFile_1|mem~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1117_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1116_combout\ & (\regFile_1|mem~136_regout\)) # (!\regFile_1|mem~1116_combout\ & ((\regFile_1|mem~104_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~136_regout\,
	datac => \regFile_1|mem~104_regout\,
	datad => \regFile_1|mem~1116_combout\,
	combout => \regFile_1|mem~1117_combout\);

-- Location: LCCOMB_X24_Y20_N18
\regFile_1|mem~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1118_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~1115_combout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1115_combout\,
	datad => \regFile_1|mem~1117_combout\,
	combout => \regFile_1|mem~1118_combout\);

-- Location: LCCOMB_X24_Y20_N4
\regFile_1|mem~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1121_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1118_combout\ & ((\regFile_1|mem~1120_combout\))) # (!\regFile_1|mem~1118_combout\ & (\regFile_1|mem~1113_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1113_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1120_combout\,
	datad => \regFile_1|mem~1118_combout\,
	combout => \regFile_1|mem~1121_combout\);

-- Location: LCCOMB_X23_Y21_N10
\regFile_1|mem~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1104_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~712_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~584_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~712_regout\,
	datad => \regFile_1|mem~584_regout\,
	combout => \regFile_1|mem~1104_combout\);

-- Location: LCCOMB_X23_Y20_N4
\regFile_1|mem~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1105_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1104_combout\ & (\regFile_1|mem~968_regout\)) # (!\regFile_1|mem~1104_combout\ & ((\regFile_1|mem~840_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~968_regout\,
	datac => \regFile_1|mem~840_regout\,
	datad => \regFile_1|mem~1104_combout\,
	combout => \regFile_1|mem~1105_combout\);

-- Location: LCCOMB_X25_Y20_N6
\regFile_1|mem~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1106_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~808_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~552_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~808_regout\,
	datad => \regFile_1|mem~552_regout\,
	combout => \regFile_1|mem~1106_combout\);

-- Location: LCCOMB_X25_Y20_N24
\regFile_1|mem~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1107_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1106_combout\ & ((\regFile_1|mem~936_regout\))) # (!\regFile_1|mem~1106_combout\ & (\regFile_1|mem~680_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~680_regout\,
	datac => \regFile_1|mem~936_regout\,
	datad => \regFile_1|mem~1106_combout\,
	combout => \regFile_1|mem~1107_combout\);

-- Location: LCCOMB_X24_Y20_N8
\regFile_1|mem~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1108_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~1105_combout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1105_combout\,
	datad => \regFile_1|mem~1107_combout\,
	combout => \regFile_1|mem~1108_combout\);

-- Location: LCFF_X28_Y16_N17
\regFile_1|mem~1032\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1032_regout\);

-- Location: LCCOMB_X28_Y16_N8
\regFile_1|mem~776feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~776feeder_combout\ = \i_wData3[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[2]~14_combout\,
	combout => \regFile_1|mem~776feeder_combout\);

-- Location: LCFF_X28_Y16_N9
\regFile_1|mem~776\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~776feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~776_regout\);

-- Location: LCFF_X27_Y18_N25
\regFile_1|mem~648\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[2]~14_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~648_regout\);

-- Location: LCCOMB_X28_Y16_N6
\regFile_1|mem~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1109_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~776_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~648_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~776_regout\,
	datad => \regFile_1|mem~648_regout\,
	combout => \regFile_1|mem~1109_combout\);

-- Location: LCCOMB_X25_Y16_N10
\regFile_1|mem~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1110_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1109_combout\ & ((\regFile_1|mem~1032_regout\))) # (!\regFile_1|mem~1109_combout\ & (\regFile_1|mem~904_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~904_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1032_regout\,
	datad => \regFile_1|mem~1109_combout\,
	combout => \regFile_1|mem~1110_combout\);

-- Location: LCCOMB_X33_Y21_N26
\regFile_1|mem~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1102_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~872_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~616_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~872_regout\,
	datad => \regFile_1|mem~616_regout\,
	combout => \regFile_1|mem~1102_combout\);

-- Location: LCCOMB_X33_Y18_N26
\regFile_1|mem~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1103_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1102_combout\ & ((\regFile_1|mem~1000_regout\))) # (!\regFile_1|mem~1102_combout\ & (\regFile_1|mem~744_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~744_regout\,
	datac => \regFile_1|mem~1000_regout\,
	datad => \regFile_1|mem~1102_combout\,
	combout => \regFile_1|mem~1103_combout\);

-- Location: LCCOMB_X24_Y20_N2
\regFile_1|mem~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1111_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1108_combout\ & (\regFile_1|mem~1110_combout\)) # (!\regFile_1|mem~1108_combout\ & ((\regFile_1|mem~1103_combout\))))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1108_combout\,
	datac => \regFile_1|mem~1110_combout\,
	datad => \regFile_1|mem~1103_combout\,
	combout => \regFile_1|mem~1111_combout\);

-- Location: LCCOMB_X24_Y20_N26
\regFile_1|o_rReg1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[2]~2_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1111_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1121_combout\,
	datad => \regFile_1|mem~1111_combout\,
	combout => \regFile_1|o_rReg1[2]~2_combout\);

-- Location: LCCOMB_X31_Y20_N6
\ula_1|ula_1|SS0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~6_combout\ = (\regFile_1|o_rReg1[3]~3_combout\ & ((\regFile_1|o_rReg2[3]~3_combout\ & (!\ula_1|ula_1|SS0|Add0~5\)) # (!\regFile_1|o_rReg2[3]~3_combout\ & (\ula_1|ula_1|SS0|Add0~5\ & VCC)))) # (!\regFile_1|o_rReg1[3]~3_combout\ & 
-- ((\regFile_1|o_rReg2[3]~3_combout\ & ((\ula_1|ula_1|SS0|Add0~5\) # (GND))) # (!\regFile_1|o_rReg2[3]~3_combout\ & (!\ula_1|ula_1|SS0|Add0~5\))))
-- \ula_1|ula_1|SS0|Add0~7\ = CARRY((\regFile_1|o_rReg1[3]~3_combout\ & (\regFile_1|o_rReg2[3]~3_combout\ & !\ula_1|ula_1|SS0|Add0~5\)) # (!\regFile_1|o_rReg1[3]~3_combout\ & ((\regFile_1|o_rReg2[3]~3_combout\) # (!\ula_1|ula_1|SS0|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[3]~3_combout\,
	datab => \regFile_1|o_rReg2[3]~3_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~5\,
	combout => \ula_1|ula_1|SS0|Add0~6_combout\,
	cout => \ula_1|ula_1|SS0|Add0~7\);

-- Location: LCCOMB_X29_Y20_N6
\ula_1|ula_1|SS0|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~6_combout\ = (\regFile_1|o_rReg2[3]~3_combout\ & ((\regFile_1|o_rReg1[3]~3_combout\ & (\ula_1|ula_1|SS0|Add1~5\ & VCC)) # (!\regFile_1|o_rReg1[3]~3_combout\ & (!\ula_1|ula_1|SS0|Add1~5\)))) # (!\regFile_1|o_rReg2[3]~3_combout\ & 
-- ((\regFile_1|o_rReg1[3]~3_combout\ & (!\ula_1|ula_1|SS0|Add1~5\)) # (!\regFile_1|o_rReg1[3]~3_combout\ & ((\ula_1|ula_1|SS0|Add1~5\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~7\ = CARRY((\regFile_1|o_rReg2[3]~3_combout\ & (!\regFile_1|o_rReg1[3]~3_combout\ & !\ula_1|ula_1|SS0|Add1~5\)) # (!\regFile_1|o_rReg2[3]~3_combout\ & ((!\ula_1|ula_1|SS0|Add1~5\) # (!\regFile_1|o_rReg1[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[3]~3_combout\,
	datab => \regFile_1|o_rReg1[3]~3_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~5\,
	combout => \ula_1|ula_1|SS0|Add1~6_combout\,
	cout => \ula_1|ula_1|SS0|Add1~7\);

-- Location: LCCOMB_X25_Y19_N28
\i_wData3[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[3]~16_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[3]~15_combout\ & (\ula_1|ula_1|SS0|Add0~6_combout\)) # (!\i_wData3[3]~15_combout\ & ((\ula_1|ula_1|SS0|Add1~6_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[3]~15_combout\,
	datac => \ula_1|ula_1|SS0|Add0~6_combout\,
	datad => \ula_1|ula_1|SS0|Add1~6_combout\,
	combout => \i_wData3[3]~16_combout\);

-- Location: LCCOMB_X25_Y19_N6
\i_wData3[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[3]~17_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[3]~16_combout\) # ((\loadValue~combout\(3) & \load_en~combout\)))) # (!\i_wData3[30]~7_combout\ & (\loadValue~combout\(3) & (\load_en~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \loadValue~combout\(3),
	datac => \load_en~combout\,
	datad => \i_wData3[3]~16_combout\,
	combout => \i_wData3[3]~17_combout\);

-- Location: LCFF_X25_Y18_N19
\regFile_1|mem~489\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~489_regout\);

-- Location: LCCOMB_X24_Y18_N22
\regFile_1|mem~1779\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1779_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~457_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~425_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~425_regout\,
	datad => \regFile_1|mem~457_regout\,
	combout => \regFile_1|mem~1779_combout\);

-- Location: LCCOMB_X25_Y18_N0
\regFile_1|mem~1780\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1780_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1779_combout\ & ((\regFile_1|mem~521_regout\))) # (!\regFile_1|mem~1779_combout\ & (\regFile_1|mem~489_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~489_regout\,
	datac => \regFile_1|mem~521_regout\,
	datad => \regFile_1|mem~1779_combout\,
	combout => \regFile_1|mem~1780_combout\);

-- Location: LCCOMB_X30_Y14_N16
\regFile_1|mem~233feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~233feeder_combout\ = \i_wData3[3]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[3]~17_combout\,
	combout => \regFile_1|mem~233feeder_combout\);

-- Location: LCFF_X30_Y14_N17
\regFile_1|mem~233\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~233feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~233_regout\);

-- Location: LCCOMB_X29_Y14_N12
\regFile_1|mem~1772\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1772_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~201_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~169_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~201_regout\,
	datad => \regFile_1|mem~169_regout\,
	combout => \regFile_1|mem~1772_combout\);

-- Location: LCCOMB_X30_Y14_N22
\regFile_1|mem~1773\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1773_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1772_combout\ & (\regFile_1|mem~265_regout\)) # (!\regFile_1|mem~1772_combout\ & ((\regFile_1|mem~233_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~265_regout\,
	datac => \regFile_1|mem~233_regout\,
	datad => \regFile_1|mem~1772_combout\,
	combout => \regFile_1|mem~1773_combout\);

-- Location: LCCOMB_X24_Y19_N8
\regFile_1|mem~1774\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1774_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~361_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~297_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~361_regout\,
	datad => \regFile_1|mem~297_regout\,
	combout => \regFile_1|mem~1774_combout\);

-- Location: LCCOMB_X24_Y19_N10
\regFile_1|mem~1775\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1775_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1774_combout\ & (\regFile_1|mem~393_regout\)) # (!\regFile_1|mem~1774_combout\ & ((\regFile_1|mem~329_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~393_regout\,
	datac => \regFile_1|mem~1774_combout\,
	datad => \regFile_1|mem~329_regout\,
	combout => \regFile_1|mem~1775_combout\);

-- Location: LCCOMB_X24_Y22_N6
\regFile_1|mem~1776\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1776_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~105_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~41_regout\,
	datad => \regFile_1|mem~105_regout\,
	combout => \regFile_1|mem~1776_combout\);

-- Location: LCCOMB_X24_Y24_N30
\regFile_1|mem~1777\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1777_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1776_combout\ & ((\regFile_1|mem~137_regout\))) # (!\regFile_1|mem~1776_combout\ & (\regFile_1|mem~73_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~73_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~137_regout\,
	datad => \regFile_1|mem~1776_combout\,
	combout => \regFile_1|mem~1777_combout\);

-- Location: LCCOMB_X25_Y21_N30
\regFile_1|mem~1778\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1778_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~1775_combout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~1777_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1775_combout\,
	datad => \regFile_1|mem~1777_combout\,
	combout => \regFile_1|mem~1778_combout\);

-- Location: LCCOMB_X25_Y21_N4
\regFile_1|mem~1781\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1781_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1778_combout\ & (\regFile_1|mem~1780_combout\)) # (!\regFile_1|mem~1778_combout\ & ((\regFile_1|mem~1773_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1780_combout\,
	datac => \regFile_1|mem~1773_combout\,
	datad => \regFile_1|mem~1778_combout\,
	combout => \regFile_1|mem~1781_combout\);

-- Location: LCCOMB_X27_Y18_N20
\regFile_1|mem~1769\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1769_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~905_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~649_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~649_regout\,
	datad => \regFile_1|mem~905_regout\,
	combout => \regFile_1|mem~1769_combout\);

-- Location: LCCOMB_X27_Y21_N2
\regFile_1|mem~1770\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1770_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1769_combout\ & ((\regFile_1|mem~1033_regout\))) # (!\regFile_1|mem~1769_combout\ & (\regFile_1|mem~777_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~777_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1033_regout\,
	datad => \regFile_1|mem~1769_combout\,
	combout => \regFile_1|mem~1770_combout\);

-- Location: LCFF_X25_Y23_N9
\regFile_1|mem~969\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~969_regout\);

-- Location: LCFF_X24_Y23_N13
\regFile_1|mem~713\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~713_regout\);

-- Location: LCFF_X25_Y23_N27
\regFile_1|mem~585\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~585_regout\);

-- Location: LCFF_X24_Y23_N3
\regFile_1|mem~841\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[3]~17_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~841_regout\);

-- Location: LCCOMB_X25_Y23_N26
\regFile_1|mem~1762\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1762_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~841_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~585_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~585_regout\,
	datad => \regFile_1|mem~841_regout\,
	combout => \regFile_1|mem~1762_combout\);

-- Location: LCCOMB_X24_Y23_N12
\regFile_1|mem~1763\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1763_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1762_combout\ & (\regFile_1|mem~969_regout\)) # (!\regFile_1|mem~1762_combout\ & ((\regFile_1|mem~713_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~969_regout\,
	datac => \regFile_1|mem~713_regout\,
	datad => \regFile_1|mem~1762_combout\,
	combout => \regFile_1|mem~1763_combout\);

-- Location: LCCOMB_X28_Y21_N18
\regFile_1|mem~1764\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1764_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~745_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~617_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~617_regout\,
	datad => \regFile_1|mem~745_regout\,
	combout => \regFile_1|mem~1764_combout\);

-- Location: LCCOMB_X28_Y21_N4
\regFile_1|mem~1765\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1765_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1764_combout\ & (\regFile_1|mem~1001_regout\)) # (!\regFile_1|mem~1764_combout\ & ((\regFile_1|mem~873_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1001_regout\,
	datac => \regFile_1|mem~873_regout\,
	datad => \regFile_1|mem~1764_combout\,
	combout => \regFile_1|mem~1765_combout\);

-- Location: LCCOMB_X25_Y21_N12
\regFile_1|mem~1766\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1766_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~681_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~553_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~553_regout\,
	datad => \regFile_1|mem~681_regout\,
	combout => \regFile_1|mem~1766_combout\);

-- Location: LCCOMB_X32_Y21_N6
\regFile_1|mem~1767\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1767_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1766_combout\ & (\regFile_1|mem~937_regout\)) # (!\regFile_1|mem~1766_combout\ & ((\regFile_1|mem~809_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~937_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~809_regout\,
	datad => \regFile_1|mem~1766_combout\,
	combout => \regFile_1|mem~1767_combout\);

-- Location: LCCOMB_X25_Y21_N26
\regFile_1|mem~1768\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1768_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~1765_combout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~1767_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1765_combout\,
	datad => \regFile_1|mem~1767_combout\,
	combout => \regFile_1|mem~1768_combout\);

-- Location: LCCOMB_X25_Y21_N0
\regFile_1|mem~1771\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1771_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1768_combout\ & (\regFile_1|mem~1770_combout\)) # (!\regFile_1|mem~1768_combout\ & ((\regFile_1|mem~1763_combout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~1770_combout\,
	datac => \regFile_1|mem~1763_combout\,
	datad => \regFile_1|mem~1768_combout\,
	combout => \regFile_1|mem~1771_combout\);

-- Location: LCCOMB_X25_Y21_N22
\regFile_1|o_rReg2[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[3]~3_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1771_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1781_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1781_combout\,
	datad => \regFile_1|mem~1771_combout\,
	combout => \regFile_1|o_rReg2[3]~3_combout\);

-- Location: LCCOMB_X31_Y20_N8
\ula_1|ula_1|SS0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~8_combout\ = ((\regFile_1|o_rReg2[4]~4_combout\ $ (\regFile_1|o_rReg1[4]~4_combout\ $ (\ula_1|ula_1|SS0|Add0~7\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~9\ = CARRY((\regFile_1|o_rReg2[4]~4_combout\ & (\regFile_1|o_rReg1[4]~4_combout\ & !\ula_1|ula_1|SS0|Add0~7\)) # (!\regFile_1|o_rReg2[4]~4_combout\ & ((\regFile_1|o_rReg1[4]~4_combout\) # (!\ula_1|ula_1|SS0|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[4]~4_combout\,
	datab => \regFile_1|o_rReg1[4]~4_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~7\,
	combout => \ula_1|ula_1|SS0|Add0~8_combout\,
	cout => \ula_1|ula_1|SS0|Add0~9\);

-- Location: LCFF_X24_Y18_N5
\regFile_1|mem~458\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~458_regout\);

-- Location: LCFF_X24_Y18_N7
\regFile_1|mem~426\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~426_regout\);

-- Location: LCCOMB_X23_Y18_N28
\regFile_1|mem~490feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~490feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~490feeder_combout\);

-- Location: LCFF_X23_Y18_N29
\regFile_1|mem~490\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~490feeder_combout\,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~490_regout\);

-- Location: LCCOMB_X24_Y18_N6
\regFile_1|mem~1799\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1799_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~490_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~426_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~426_regout\,
	datad => \regFile_1|mem~490_regout\,
	combout => \regFile_1|mem~1799_combout\);

-- Location: LCCOMB_X24_Y18_N30
\regFile_1|mem~1800\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1800_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1799_combout\ & (\regFile_1|mem~522_regout\)) # (!\regFile_1|mem~1799_combout\ & ((\regFile_1|mem~458_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~522_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~458_regout\,
	datad => \regFile_1|mem~1799_combout\,
	combout => \regFile_1|mem~1800_combout\);

-- Location: LCFF_X27_Y16_N19
\regFile_1|mem~394\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~394_regout\);

-- Location: LCFF_X25_Y17_N15
\regFile_1|mem~298\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~298_regout\);

-- Location: LCFF_X25_Y17_N1
\regFile_1|mem~330\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~330_regout\);

-- Location: LCCOMB_X25_Y17_N10
\regFile_1|mem~1792\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1792_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~330_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~298_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~298_regout\,
	datad => \regFile_1|mem~330_regout\,
	combout => \regFile_1|mem~1792_combout\);

-- Location: LCCOMB_X27_Y16_N18
\regFile_1|mem~1793\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1793_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1792_combout\ & ((\regFile_1|mem~394_regout\))) # (!\regFile_1|mem~1792_combout\ & (\regFile_1|mem~362_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~362_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~394_regout\,
	datad => \regFile_1|mem~1792_combout\,
	combout => \regFile_1|mem~1793_combout\);

-- Location: LCFF_X27_Y17_N13
\regFile_1|mem~266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~266_regout\);

-- Location: LCFF_X31_Y21_N17
\regFile_1|mem~202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~202_regout\);

-- Location: LCFF_X31_Y21_N27
\regFile_1|mem~170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~170_regout\);

-- Location: LCFF_X27_Y17_N25
\regFile_1|mem~234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~234_regout\);

-- Location: LCCOMB_X31_Y21_N26
\regFile_1|mem~1794\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1794_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~234_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~170_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~170_regout\,
	datad => \regFile_1|mem~234_regout\,
	combout => \regFile_1|mem~1794_combout\);

-- Location: LCCOMB_X31_Y21_N16
\regFile_1|mem~1795\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1795_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1794_combout\ & (\regFile_1|mem~266_regout\)) # (!\regFile_1|mem~1794_combout\ & ((\regFile_1|mem~202_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~266_regout\,
	datac => \regFile_1|mem~202_regout\,
	datad => \regFile_1|mem~1794_combout\,
	combout => \regFile_1|mem~1795_combout\);

-- Location: LCFF_X24_Y22_N23
\regFile_1|mem~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~106_regout\);

-- Location: LCFF_X24_Y22_N29
\regFile_1|mem~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~42_regout\);

-- Location: LCFF_X25_Y22_N5
\regFile_1|mem~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~74_regout\);

-- Location: LCCOMB_X24_Y22_N28
\regFile_1|mem~1796\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1796_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~74_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~42_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~42_regout\,
	datad => \regFile_1|mem~74_regout\,
	combout => \regFile_1|mem~1796_combout\);

-- Location: LCCOMB_X28_Y24_N18
\regFile_1|mem~1797\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1797_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1796_combout\ & (\regFile_1|mem~138_regout\)) # (!\regFile_1|mem~1796_combout\ & ((\regFile_1|mem~106_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~138_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~106_regout\,
	datad => \regFile_1|mem~1796_combout\,
	combout => \regFile_1|mem~1797_combout\);

-- Location: LCCOMB_X28_Y20_N28
\regFile_1|mem~1798\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1798_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~1795_combout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~1797_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1795_combout\,
	datad => \regFile_1|mem~1797_combout\,
	combout => \regFile_1|mem~1798_combout\);

-- Location: LCCOMB_X28_Y20_N14
\regFile_1|mem~1801\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1801_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1798_combout\ & (\regFile_1|mem~1800_combout\)) # (!\regFile_1|mem~1798_combout\ & ((\regFile_1|mem~1793_combout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1798_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1800_combout\,
	datac => \regFile_1|mem~1793_combout\,
	datad => \regFile_1|mem~1798_combout\,
	combout => \regFile_1|mem~1801_combout\);

-- Location: LCFF_X27_Y18_N23
\regFile_1|mem~650\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~650_regout\);

-- Location: LCCOMB_X28_Y16_N22
\regFile_1|mem~778feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~778feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~778feeder_combout\);

-- Location: LCFF_X28_Y16_N23
\regFile_1|mem~778\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~778feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~778_regout\);

-- Location: LCCOMB_X27_Y18_N22
\regFile_1|mem~1789\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1789_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~778_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~650_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~650_regout\,
	datad => \regFile_1|mem~778_regout\,
	combout => \regFile_1|mem~1789_combout\);

-- Location: LCFF_X27_Y18_N9
\regFile_1|mem~906\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~906_regout\);

-- Location: LCFF_X28_Y16_N19
\regFile_1|mem~1034\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1034_regout\);

-- Location: LCCOMB_X27_Y18_N8
\regFile_1|mem~1790\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1790_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1789_combout\ & ((\regFile_1|mem~1034_regout\))) # (!\regFile_1|mem~1789_combout\ & (\regFile_1|mem~906_regout\)))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~1789_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1789_combout\,
	datac => \regFile_1|mem~906_regout\,
	datad => \regFile_1|mem~1034_regout\,
	combout => \regFile_1|mem~1790_combout\);

-- Location: LCFF_X28_Y21_N17
\regFile_1|mem~1002\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1002_regout\);

-- Location: LCFF_X28_Y21_N3
\regFile_1|mem~618\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~618_regout\);

-- Location: LCCOMB_X29_Y21_N20
\regFile_1|mem~874feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~874feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~874feeder_combout\);

-- Location: LCFF_X29_Y21_N21
\regFile_1|mem~874\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~874feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~874_regout\);

-- Location: LCCOMB_X28_Y21_N2
\regFile_1|mem~1782\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1782_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~874_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~618_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~618_regout\,
	datad => \regFile_1|mem~874_regout\,
	combout => \regFile_1|mem~1782_combout\);

-- Location: LCCOMB_X28_Y21_N16
\regFile_1|mem~1783\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1783_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1782_combout\ & ((\regFile_1|mem~1002_regout\))) # (!\regFile_1|mem~1782_combout\ & (\regFile_1|mem~746_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~746_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1002_regout\,
	datad => \regFile_1|mem~1782_combout\,
	combout => \regFile_1|mem~1783_combout\);

-- Location: LCFF_X25_Y23_N13
\regFile_1|mem~970\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~970_regout\);

-- Location: LCFF_X24_Y23_N15
\regFile_1|mem~842\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~842_regout\);

-- Location: LCFF_X25_Y23_N23
\regFile_1|mem~586\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~586_regout\);

-- Location: LCCOMB_X24_Y23_N24
\regFile_1|mem~714feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~714feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~714feeder_combout\);

-- Location: LCFF_X24_Y23_N25
\regFile_1|mem~714\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~714feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~714_regout\);

-- Location: LCCOMB_X25_Y23_N22
\regFile_1|mem~1784\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1784_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~714_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~586_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~586_regout\,
	datad => \regFile_1|mem~714_regout\,
	combout => \regFile_1|mem~1784_combout\);

-- Location: LCCOMB_X24_Y23_N14
\regFile_1|mem~1785\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1785_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1784_combout\ & (\regFile_1|mem~970_regout\)) # (!\regFile_1|mem~1784_combout\ & ((\regFile_1|mem~842_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~970_regout\,
	datac => \regFile_1|mem~842_regout\,
	datad => \regFile_1|mem~1784_combout\,
	combout => \regFile_1|mem~1785_combout\);

-- Location: LCCOMB_X25_Y20_N30
\regFile_1|mem~938feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~938feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~938feeder_combout\);

-- Location: LCFF_X25_Y20_N31
\regFile_1|mem~938\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~938feeder_combout\,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~938_regout\);

-- Location: LCCOMB_X25_Y20_N10
\regFile_1|mem~810feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~810feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~810feeder_combout\);

-- Location: LCFF_X25_Y20_N11
\regFile_1|mem~810\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~810feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~810_regout\);

-- Location: LCCOMB_X37_Y20_N26
\regFile_1|mem~554feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~554feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~554feeder_combout\);

-- Location: LCFF_X37_Y20_N27
\regFile_1|mem~554\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~554feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~554_regout\);

-- Location: LCCOMB_X37_Y20_N22
\regFile_1|mem~1786\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1786_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~810_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~554_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~810_regout\,
	datad => \regFile_1|mem~554_regout\,
	combout => \regFile_1|mem~1786_combout\);

-- Location: LCCOMB_X37_Y20_N8
\regFile_1|mem~1787\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1787_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1786_combout\ & ((\regFile_1|mem~938_regout\))) # (!\regFile_1|mem~1786_combout\ & (\regFile_1|mem~682_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1786_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~682_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~938_regout\,
	datad => \regFile_1|mem~1786_combout\,
	combout => \regFile_1|mem~1787_combout\);

-- Location: LCCOMB_X28_Y20_N0
\regFile_1|mem~1788\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1788_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~1785_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~1787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1785_combout\,
	datad => \regFile_1|mem~1787_combout\,
	combout => \regFile_1|mem~1788_combout\);

-- Location: LCCOMB_X28_Y20_N18
\regFile_1|mem~1791\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1791_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1788_combout\ & (\regFile_1|mem~1790_combout\)) # (!\regFile_1|mem~1788_combout\ & ((\regFile_1|mem~1783_combout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1790_combout\,
	datac => \regFile_1|mem~1783_combout\,
	datad => \regFile_1|mem~1788_combout\,
	combout => \regFile_1|mem~1791_combout\);

-- Location: LCCOMB_X28_Y20_N8
\regFile_1|o_rReg2[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[4]~4_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1791_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1801_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1801_combout\,
	datad => \regFile_1|mem~1791_combout\,
	combout => \regFile_1|o_rReg2[4]~4_combout\);

-- Location: LCCOMB_X29_Y20_N8
\ula_1|ula_1|SS0|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~8_combout\ = ((\regFile_1|o_rReg1[4]~4_combout\ $ (\regFile_1|o_rReg2[4]~4_combout\ $ (!\ula_1|ula_1|SS0|Add1~7\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~9\ = CARRY((\regFile_1|o_rReg1[4]~4_combout\ & ((\regFile_1|o_rReg2[4]~4_combout\) # (!\ula_1|ula_1|SS0|Add1~7\))) # (!\regFile_1|o_rReg1[4]~4_combout\ & (\regFile_1|o_rReg2[4]~4_combout\ & !\ula_1|ula_1|SS0|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[4]~4_combout\,
	datab => \regFile_1|o_rReg2[4]~4_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~7\,
	combout => \ula_1|ula_1|SS0|Add1~8_combout\,
	cout => \ula_1|ula_1|SS0|Add1~9\);

-- Location: LCCOMB_X30_Y21_N22
\i_wData3[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[4]~19_combout\ = (\i_wData3[4]~18_combout\ & ((\ula_1|ula_1|SS0|Add0~8_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\)))) # (!\i_wData3[4]~18_combout\ & (((\ula_1|ula_ctrl_1|Mux4~0_combout\ & \ula_1|ula_1|SS0|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~18_combout\,
	datab => \ula_1|ula_1|SS0|Add0~8_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \ula_1|ula_1|SS0|Add1~8_combout\,
	combout => \i_wData3[4]~19_combout\);

-- Location: LCCOMB_X29_Y21_N18
\i_wData3[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[4]~20_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[4]~19_combout\) # ((\load_en~combout\ & \loadValue~combout\(4))))) # (!\i_wData3[30]~7_combout\ & (\load_en~combout\ & (\loadValue~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \load_en~combout\,
	datac => \loadValue~combout\(4),
	datad => \i_wData3[4]~19_combout\,
	combout => \i_wData3[4]~20_combout\);

-- Location: LCFF_X29_Y21_N19
\regFile_1|mem~746\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[4]~20_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~746_regout\);

-- Location: LCCOMB_X29_Y21_N22
\regFile_1|mem~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1142_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~874_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~618_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~874_regout\,
	datad => \regFile_1|mem~618_regout\,
	combout => \regFile_1|mem~1142_combout\);

-- Location: LCCOMB_X28_Y21_N26
\regFile_1|mem~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1143_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1142_combout\ & (\regFile_1|mem~1002_regout\)) # (!\regFile_1|mem~1142_combout\ & ((\regFile_1|mem~746_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1002_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~746_regout\,
	datad => \regFile_1|mem~1142_combout\,
	combout => \regFile_1|mem~1143_combout\);

-- Location: LCCOMB_X28_Y16_N18
\regFile_1|mem~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1150_combout\ = (\regFile_1|mem~1149_combout\ & (((\regFile_1|mem~1034_regout\)) # (!\i_rAddr1~combout\(3)))) # (!\regFile_1|mem~1149_combout\ & (\i_rAddr1~combout\(3) & ((\regFile_1|mem~906_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1149_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1034_regout\,
	datad => \regFile_1|mem~906_regout\,
	combout => \regFile_1|mem~1150_combout\);

-- Location: LCCOMB_X37_Y20_N24
\regFile_1|mem~682feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~682feeder_combout\ = \i_wData3[4]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[4]~20_combout\,
	combout => \regFile_1|mem~682feeder_combout\);

-- Location: LCFF_X37_Y20_N25
\regFile_1|mem~682\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~682feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~682_regout\);

-- Location: LCCOMB_X25_Y20_N12
\regFile_1|mem~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1146_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~810_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~554_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~810_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~554_regout\,
	combout => \regFile_1|mem~1146_combout\);

-- Location: LCCOMB_X25_Y20_N8
\regFile_1|mem~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1147_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1146_combout\ & ((\regFile_1|mem~938_regout\))) # (!\regFile_1|mem~1146_combout\ & (\regFile_1|mem~682_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~682_regout\,
	datac => \regFile_1|mem~938_regout\,
	datad => \regFile_1|mem~1146_combout\,
	combout => \regFile_1|mem~1147_combout\);

-- Location: LCCOMB_X24_Y23_N18
\regFile_1|mem~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1144_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~714_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~586_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~714_regout\,
	datad => \regFile_1|mem~586_regout\,
	combout => \regFile_1|mem~1144_combout\);

-- Location: LCCOMB_X25_Y23_N12
\regFile_1|mem~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1145_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1144_combout\ & (\regFile_1|mem~970_regout\)) # (!\regFile_1|mem~1144_combout\ & ((\regFile_1|mem~842_regout\))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1144_combout\,
	datac => \regFile_1|mem~970_regout\,
	datad => \regFile_1|mem~842_regout\,
	combout => \regFile_1|mem~1145_combout\);

-- Location: LCCOMB_X25_Y20_N2
\regFile_1|mem~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1148_combout\ = (\i_rAddr1~combout\(0) & (((\regFile_1|mem~1145_combout\) # (\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1147_combout\ & ((!\i_rAddr1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1147_combout\,
	datac => \regFile_1|mem~1145_combout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1148_combout\);

-- Location: LCCOMB_X25_Y20_N4
\regFile_1|mem~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1151_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1148_combout\ & ((\regFile_1|mem~1150_combout\))) # (!\regFile_1|mem~1148_combout\ & (\regFile_1|mem~1143_combout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1143_combout\,
	datac => \regFile_1|mem~1150_combout\,
	datad => \regFile_1|mem~1148_combout\,
	combout => \regFile_1|mem~1151_combout\);

-- Location: LCCOMB_X25_Y17_N16
\regFile_1|mem~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1152_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~330_regout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~298_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~298_regout\,
	datad => \regFile_1|mem~330_regout\,
	combout => \regFile_1|mem~1152_combout\);

-- Location: LCFF_X27_Y16_N21
\regFile_1|mem~362\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~362_regout\);

-- Location: LCCOMB_X27_Y16_N20
\regFile_1|mem~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1153_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1152_combout\ & ((\regFile_1|mem~394_regout\))) # (!\regFile_1|mem~1152_combout\ & (\regFile_1|mem~362_regout\)))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1152_combout\,
	datac => \regFile_1|mem~362_regout\,
	datad => \regFile_1|mem~394_regout\,
	combout => \regFile_1|mem~1153_combout\);

-- Location: LCFF_X28_Y24_N11
\regFile_1|mem~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[4]~20_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~138_regout\);

-- Location: LCCOMB_X25_Y22_N22
\regFile_1|mem~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1156_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~74_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~42_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~74_regout\,
	datad => \regFile_1|mem~42_regout\,
	combout => \regFile_1|mem~1156_combout\);

-- Location: LCCOMB_X24_Y22_N22
\regFile_1|mem~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1157_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1156_combout\ & (\regFile_1|mem~138_regout\)) # (!\regFile_1|mem~1156_combout\ & ((\regFile_1|mem~106_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~138_regout\,
	datac => \regFile_1|mem~106_regout\,
	datad => \regFile_1|mem~1156_combout\,
	combout => \regFile_1|mem~1157_combout\);

-- Location: LCCOMB_X27_Y17_N10
\regFile_1|mem~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1154_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~234_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~170_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~234_regout\,
	datad => \regFile_1|mem~170_regout\,
	combout => \regFile_1|mem~1154_combout\);

-- Location: LCCOMB_X27_Y17_N6
\regFile_1|mem~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1155_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1154_combout\ & (\regFile_1|mem~266_regout\)) # (!\regFile_1|mem~1154_combout\ & ((\regFile_1|mem~202_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~266_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~202_regout\,
	datad => \regFile_1|mem~1154_combout\,
	combout => \regFile_1|mem~1155_combout\);

-- Location: LCCOMB_X25_Y20_N18
\regFile_1|mem~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1158_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~1155_combout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1157_combout\,
	datad => \regFile_1|mem~1155_combout\,
	combout => \regFile_1|mem~1158_combout\);

-- Location: LCCOMB_X25_Y20_N28
\regFile_1|mem~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1161_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1158_combout\ & (\regFile_1|mem~1160_combout\)) # (!\regFile_1|mem~1158_combout\ & ((\regFile_1|mem~1153_combout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1160_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1153_combout\,
	datad => \regFile_1|mem~1158_combout\,
	combout => \regFile_1|mem~1161_combout\);

-- Location: LCCOMB_X25_Y20_N26
\regFile_1|o_rReg1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[4]~4_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1151_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1151_combout\,
	datad => \regFile_1|mem~1161_combout\,
	combout => \regFile_1|o_rReg1[4]~4_combout\);

-- Location: LCCOMB_X31_Y20_N10
\ula_1|ula_1|SS0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~10_combout\ = (\regFile_1|o_rReg2[5]~5_combout\ & ((\regFile_1|o_rReg1[5]~5_combout\ & (!\ula_1|ula_1|SS0|Add0~9\)) # (!\regFile_1|o_rReg1[5]~5_combout\ & ((\ula_1|ula_1|SS0|Add0~9\) # (GND))))) # (!\regFile_1|o_rReg2[5]~5_combout\ & 
-- ((\regFile_1|o_rReg1[5]~5_combout\ & (\ula_1|ula_1|SS0|Add0~9\ & VCC)) # (!\regFile_1|o_rReg1[5]~5_combout\ & (!\ula_1|ula_1|SS0|Add0~9\))))
-- \ula_1|ula_1|SS0|Add0~11\ = CARRY((\regFile_1|o_rReg2[5]~5_combout\ & ((!\ula_1|ula_1|SS0|Add0~9\) # (!\regFile_1|o_rReg1[5]~5_combout\))) # (!\regFile_1|o_rReg2[5]~5_combout\ & (!\regFile_1|o_rReg1[5]~5_combout\ & !\ula_1|ula_1|SS0|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[5]~5_combout\,
	datab => \regFile_1|o_rReg1[5]~5_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~9\,
	combout => \ula_1|ula_1|SS0|Add0~10_combout\,
	cout => \ula_1|ula_1|SS0|Add0~11\);

-- Location: LCCOMB_X29_Y20_N10
\ula_1|ula_1|SS0|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~10_combout\ = (\regFile_1|o_rReg2[5]~5_combout\ & ((\regFile_1|o_rReg1[5]~5_combout\ & (\ula_1|ula_1|SS0|Add1~9\ & VCC)) # (!\regFile_1|o_rReg1[5]~5_combout\ & (!\ula_1|ula_1|SS0|Add1~9\)))) # (!\regFile_1|o_rReg2[5]~5_combout\ & 
-- ((\regFile_1|o_rReg1[5]~5_combout\ & (!\ula_1|ula_1|SS0|Add1~9\)) # (!\regFile_1|o_rReg1[5]~5_combout\ & ((\ula_1|ula_1|SS0|Add1~9\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~11\ = CARRY((\regFile_1|o_rReg2[5]~5_combout\ & (!\regFile_1|o_rReg1[5]~5_combout\ & !\ula_1|ula_1|SS0|Add1~9\)) # (!\regFile_1|o_rReg2[5]~5_combout\ & ((!\ula_1|ula_1|SS0|Add1~9\) # (!\regFile_1|o_rReg1[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[5]~5_combout\,
	datab => \regFile_1|o_rReg1[5]~5_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~9\,
	combout => \ula_1|ula_1|SS0|Add1~10_combout\,
	cout => \ula_1|ula_1|SS0|Add1~11\);

-- Location: LCCOMB_X30_Y20_N12
\i_wData3[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[5]~22_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[5]~21_combout\ & (\ula_1|ula_1|SS0|Add0~10_combout\)) # (!\i_wData3[5]~21_combout\ & ((\ula_1|ula_1|SS0|Add1~10_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[5]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[5]~21_combout\,
	datac => \ula_1|ula_1|SS0|Add0~10_combout\,
	datad => \ula_1|ula_1|SS0|Add1~10_combout\,
	combout => \i_wData3[5]~22_combout\);

-- Location: LCCOMB_X29_Y21_N0
\i_wData3[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[5]~23_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[5]~22_combout\) # ((\load_en~combout\ & \loadValue~combout\(5))))) # (!\i_wData3[30]~7_combout\ & (\load_en~combout\ & (\loadValue~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \load_en~combout\,
	datac => \loadValue~combout\(5),
	datad => \i_wData3[5]~22_combout\,
	combout => \i_wData3[5]~23_combout\);

-- Location: LCFF_X25_Y18_N5
\regFile_1|mem~523\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~523_regout\);

-- Location: LCFF_X25_Y18_N11
\regFile_1|mem~491\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~491_regout\);

-- Location: LCFF_X24_Y18_N29
\regFile_1|mem~459\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~459_regout\);

-- Location: LCFF_X24_Y18_N3
\regFile_1|mem~427\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~427_regout\);

-- Location: LCCOMB_X24_Y18_N28
\regFile_1|mem~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1179_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~459_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~427_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~459_regout\,
	datad => \regFile_1|mem~427_regout\,
	combout => \regFile_1|mem~1179_combout\);

-- Location: LCCOMB_X25_Y18_N10
\regFile_1|mem~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1180_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1179_combout\ & (\regFile_1|mem~523_regout\)) # (!\regFile_1|mem~1179_combout\ & ((\regFile_1|mem~491_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~523_regout\,
	datac => \regFile_1|mem~491_regout\,
	datad => \regFile_1|mem~1179_combout\,
	combout => \regFile_1|mem~1180_combout\);

-- Location: LCFF_X30_Y14_N11
\regFile_1|mem~235\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~235_regout\);

-- Location: LCCOMB_X29_Y14_N16
\regFile_1|mem~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1172_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~203_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~171_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~203_regout\,
	datad => \regFile_1|mem~171_regout\,
	combout => \regFile_1|mem~1172_combout\);

-- Location: LCCOMB_X30_Y14_N10
\regFile_1|mem~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1173_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1172_combout\ & (\regFile_1|mem~267_regout\)) # (!\regFile_1|mem~1172_combout\ & ((\regFile_1|mem~235_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~267_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~235_regout\,
	datad => \regFile_1|mem~1172_combout\,
	combout => \regFile_1|mem~1173_combout\);

-- Location: LCCOMB_X23_Y24_N18
\regFile_1|mem~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1176_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~107_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~43_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~43_regout\,
	datad => \regFile_1|mem~107_regout\,
	combout => \regFile_1|mem~1176_combout\);

-- Location: LCCOMB_X24_Y24_N26
\regFile_1|mem~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1177_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1176_combout\ & ((\regFile_1|mem~139_regout\))) # (!\regFile_1|mem~1176_combout\ & (\regFile_1|mem~75_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~75_regout\,
	datac => \regFile_1|mem~139_regout\,
	datad => \regFile_1|mem~1176_combout\,
	combout => \regFile_1|mem~1177_combout\);

-- Location: LCCOMB_X31_Y22_N6
\regFile_1|mem~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1174_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~363_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~299_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~363_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~299_regout\,
	combout => \regFile_1|mem~1174_combout\);

-- Location: LCCOMB_X27_Y19_N16
\regFile_1|mem~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1175_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1174_combout\ & ((\regFile_1|mem~395_regout\))) # (!\regFile_1|mem~1174_combout\ & (\regFile_1|mem~331_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~331_regout\,
	datac => \regFile_1|mem~395_regout\,
	datad => \regFile_1|mem~1174_combout\,
	combout => \regFile_1|mem~1175_combout\);

-- Location: LCCOMB_X28_Y16_N30
\regFile_1|mem~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1178_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~1175_combout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1177_combout\,
	datad => \regFile_1|mem~1175_combout\,
	combout => \regFile_1|mem~1178_combout\);

-- Location: LCCOMB_X28_Y16_N4
\regFile_1|mem~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1181_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1178_combout\ & (\regFile_1|mem~1180_combout\)) # (!\regFile_1|mem~1178_combout\ & ((\regFile_1|mem~1173_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1180_combout\,
	datac => \regFile_1|mem~1173_combout\,
	datad => \regFile_1|mem~1178_combout\,
	combout => \regFile_1|mem~1181_combout\);

-- Location: LCCOMB_X24_Y23_N4
\regFile_1|mem~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1162_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~843_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~587_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~843_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~587_regout\,
	combout => \regFile_1|mem~1162_combout\);

-- Location: LCCOMB_X24_Y23_N16
\regFile_1|mem~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1163_combout\ = (\regFile_1|mem~1162_combout\ & ((\regFile_1|mem~971_regout\) # ((!\i_rAddr1~combout\(2))))) # (!\regFile_1|mem~1162_combout\ & (((\regFile_1|mem~715_regout\ & \i_rAddr1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~971_regout\,
	datab => \regFile_1|mem~1162_combout\,
	datac => \regFile_1|mem~715_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1163_combout\);

-- Location: LCCOMB_X27_Y18_N12
\regFile_1|mem~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1169_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~907_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~651_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~907_regout\,
	datad => \regFile_1|mem~651_regout\,
	combout => \regFile_1|mem~1169_combout\);

-- Location: LCCOMB_X27_Y21_N14
\regFile_1|mem~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1170_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1169_combout\ & ((\regFile_1|mem~1035_regout\))) # (!\regFile_1|mem~1169_combout\ & (\regFile_1|mem~779_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~779_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1035_regout\,
	datad => \regFile_1|mem~1169_combout\,
	combout => \regFile_1|mem~1170_combout\);

-- Location: LCFF_X28_Y21_N21
\regFile_1|mem~619\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[5]~23_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~619_regout\);

-- Location: LCCOMB_X29_Y21_N10
\regFile_1|mem~747feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~747feeder_combout\ = \i_wData3[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[5]~23_combout\,
	combout => \regFile_1|mem~747feeder_combout\);

-- Location: LCFF_X29_Y21_N11
\regFile_1|mem~747\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~747feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~747_regout\);

-- Location: LCCOMB_X29_Y21_N8
\regFile_1|mem~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1164_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~747_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~619_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~619_regout\,
	datad => \regFile_1|mem~747_regout\,
	combout => \regFile_1|mem~1164_combout\);

-- Location: LCCOMB_X28_Y16_N20
\regFile_1|mem~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1165_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1164_combout\ & (\regFile_1|mem~1003_regout\)) # (!\regFile_1|mem~1164_combout\ & ((\regFile_1|mem~875_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1003_regout\,
	datac => \regFile_1|mem~875_regout\,
	datad => \regFile_1|mem~1164_combout\,
	combout => \regFile_1|mem~1165_combout\);

-- Location: LCCOMB_X36_Y23_N20
\regFile_1|mem~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1166_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~683_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~555_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~555_regout\,
	datad => \regFile_1|mem~683_regout\,
	combout => \regFile_1|mem~1166_combout\);

-- Location: LCCOMB_X32_Y21_N18
\regFile_1|mem~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1167_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1166_combout\ & ((\regFile_1|mem~939_regout\))) # (!\regFile_1|mem~1166_combout\ & (\regFile_1|mem~811_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~811_regout\,
	datac => \regFile_1|mem~939_regout\,
	datad => \regFile_1|mem~1166_combout\,
	combout => \regFile_1|mem~1167_combout\);

-- Location: LCCOMB_X28_Y16_N10
\regFile_1|mem~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1168_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~1165_combout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1167_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1165_combout\,
	datad => \regFile_1|mem~1167_combout\,
	combout => \regFile_1|mem~1168_combout\);

-- Location: LCCOMB_X28_Y16_N28
\regFile_1|mem~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1171_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1168_combout\ & ((\regFile_1|mem~1170_combout\))) # (!\regFile_1|mem~1168_combout\ & (\regFile_1|mem~1163_combout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1163_combout\,
	datac => \regFile_1|mem~1170_combout\,
	datad => \regFile_1|mem~1168_combout\,
	combout => \regFile_1|mem~1171_combout\);

-- Location: LCCOMB_X28_Y16_N26
\regFile_1|o_rReg1[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[5]~5_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1171_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1181_combout\,
	datad => \regFile_1|mem~1171_combout\,
	combout => \regFile_1|o_rReg1[5]~5_combout\);

-- Location: LCCOMB_X29_Y20_N12
\ula_1|ula_1|SS0|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~12_combout\ = ((\regFile_1|o_rReg1[6]~6_combout\ $ (\regFile_1|o_rReg2[6]~6_combout\ $ (!\ula_1|ula_1|SS0|Add1~11\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~13\ = CARRY((\regFile_1|o_rReg1[6]~6_combout\ & ((\regFile_1|o_rReg2[6]~6_combout\) # (!\ula_1|ula_1|SS0|Add1~11\))) # (!\regFile_1|o_rReg1[6]~6_combout\ & (\regFile_1|o_rReg2[6]~6_combout\ & !\ula_1|ula_1|SS0|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[6]~6_combout\,
	datab => \regFile_1|o_rReg2[6]~6_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~11\,
	combout => \ula_1|ula_1|SS0|Add1~12_combout\,
	cout => \ula_1|ula_1|SS0|Add1~13\);

-- Location: LCCOMB_X31_Y20_N12
\ula_1|ula_1|SS0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~12_combout\ = ((\regFile_1|o_rReg2[6]~6_combout\ $ (\regFile_1|o_rReg1[6]~6_combout\ $ (\ula_1|ula_1|SS0|Add0~11\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~13\ = CARRY((\regFile_1|o_rReg2[6]~6_combout\ & (\regFile_1|o_rReg1[6]~6_combout\ & !\ula_1|ula_1|SS0|Add0~11\)) # (!\regFile_1|o_rReg2[6]~6_combout\ & ((\regFile_1|o_rReg1[6]~6_combout\) # (!\ula_1|ula_1|SS0|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[6]~6_combout\,
	datab => \regFile_1|o_rReg1[6]~6_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~11\,
	combout => \ula_1|ula_1|SS0|Add0~12_combout\,
	cout => \ula_1|ula_1|SS0|Add0~13\);

-- Location: LCCOMB_X28_Y24_N24
\i_wData3[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[6]~25_combout\ = (\i_wData3[6]~24_combout\ & (((\ula_1|ula_1|SS0|Add0~12_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\))) # (!\i_wData3[6]~24_combout\ & (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\ula_1|ula_1|SS0|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[6]~24_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \ula_1|ula_1|SS0|Add1~12_combout\,
	datad => \ula_1|ula_1|SS0|Add0~12_combout\,
	combout => \i_wData3[6]~25_combout\);

-- Location: LCCOMB_X28_Y24_N2
\i_wData3[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[6]~26_combout\ = (\load_en~combout\ & ((\loadValue~combout\(6)) # ((\i_wData3[6]~25_combout\ & \i_wData3[30]~7_combout\)))) # (!\load_en~combout\ & (((\i_wData3[6]~25_combout\ & \i_wData3[30]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \loadValue~combout\(6),
	datac => \i_wData3[6]~25_combout\,
	datad => \i_wData3[30]~7_combout\,
	combout => \i_wData3[6]~26_combout\);

-- Location: LCFF_X29_Y21_N3
\regFile_1|mem~748\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~748_regout\);

-- Location: LCFF_X29_Y21_N29
\regFile_1|mem~876\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~876_regout\);

-- Location: LCFF_X28_Y21_N13
\regFile_1|mem~620\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~620_regout\);

-- Location: LCCOMB_X29_Y21_N28
\regFile_1|mem~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1182_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~876_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~620_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~876_regout\,
	datad => \regFile_1|mem~620_regout\,
	combout => \regFile_1|mem~1182_combout\);

-- Location: LCCOMB_X29_Y21_N2
\regFile_1|mem~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1183_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1182_combout\ & (\regFile_1|mem~1004_regout\)) # (!\regFile_1|mem~1182_combout\ & ((\regFile_1|mem~748_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1004_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~748_regout\,
	datad => \regFile_1|mem~1182_combout\,
	combout => \regFile_1|mem~1183_combout\);

-- Location: LCCOMB_X25_Y23_N0
\regFile_1|mem~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1184_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~716_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~588_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~716_regout\,
	datad => \regFile_1|mem~588_regout\,
	combout => \regFile_1|mem~1184_combout\);

-- Location: LCCOMB_X25_Y23_N14
\regFile_1|mem~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1185_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1184_combout\ & ((\regFile_1|mem~972_regout\))) # (!\regFile_1|mem~1184_combout\ & (\regFile_1|mem~844_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~844_regout\,
	datac => \regFile_1|mem~972_regout\,
	datad => \regFile_1|mem~1184_combout\,
	combout => \regFile_1|mem~1185_combout\);

-- Location: LCCOMB_X35_Y23_N30
\regFile_1|mem~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1186_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~812_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~556_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~812_regout\,
	datad => \regFile_1|mem~556_regout\,
	combout => \regFile_1|mem~1186_combout\);

-- Location: LCCOMB_X35_Y23_N18
\regFile_1|mem~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1187_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1186_combout\ & ((\regFile_1|mem~940_regout\))) # (!\regFile_1|mem~1186_combout\ & (\regFile_1|mem~684_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~684_regout\,
	datac => \regFile_1|mem~940_regout\,
	datad => \regFile_1|mem~1186_combout\,
	combout => \regFile_1|mem~1187_combout\);

-- Location: LCCOMB_X27_Y17_N8
\regFile_1|mem~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1188_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~1185_combout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~1187_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1185_combout\,
	datad => \regFile_1|mem~1187_combout\,
	combout => \regFile_1|mem~1188_combout\);

-- Location: LCCOMB_X28_Y17_N16
\regFile_1|mem~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1191_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1188_combout\ & (\regFile_1|mem~1190_combout\)) # (!\regFile_1|mem~1188_combout\ & ((\regFile_1|mem~1183_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1190_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1183_combout\,
	datad => \regFile_1|mem~1188_combout\,
	combout => \regFile_1|mem~1191_combout\);

-- Location: LCFF_X27_Y22_N25
\regFile_1|mem~524\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[6]~26_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~524_regout\);

-- Location: LCCOMB_X29_Y22_N26
\regFile_1|mem~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1199_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~492_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~428_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~492_regout\,
	datad => \regFile_1|mem~428_regout\,
	combout => \regFile_1|mem~1199_combout\);

-- Location: LCCOMB_X27_Y22_N24
\regFile_1|mem~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1200_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1199_combout\ & ((\regFile_1|mem~524_regout\))) # (!\regFile_1|mem~1199_combout\ & (\regFile_1|mem~460_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~460_regout\,
	datac => \regFile_1|mem~524_regout\,
	datad => \regFile_1|mem~1199_combout\,
	combout => \regFile_1|mem~1200_combout\);

-- Location: LCCOMB_X27_Y17_N4
\regFile_1|mem~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1194_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~236_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~172_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~236_regout\,
	datad => \regFile_1|mem~172_regout\,
	combout => \regFile_1|mem~1194_combout\);

-- Location: LCCOMB_X27_Y17_N18
\regFile_1|mem~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1195_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1194_combout\ & (\regFile_1|mem~268_regout\)) # (!\regFile_1|mem~1194_combout\ & ((\regFile_1|mem~204_regout\))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1194_combout\,
	datac => \regFile_1|mem~268_regout\,
	datad => \regFile_1|mem~204_regout\,
	combout => \regFile_1|mem~1195_combout\);

-- Location: LCCOMB_X24_Y22_N18
\regFile_1|mem~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1196_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~76_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~44_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~44_regout\,
	datad => \regFile_1|mem~76_regout\,
	combout => \regFile_1|mem~1196_combout\);

-- Location: LCCOMB_X24_Y22_N2
\regFile_1|mem~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1197_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1196_combout\ & ((\regFile_1|mem~140_regout\))) # (!\regFile_1|mem~1196_combout\ & (\regFile_1|mem~108_regout\)))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1196_combout\,
	datac => \regFile_1|mem~108_regout\,
	datad => \regFile_1|mem~140_regout\,
	combout => \regFile_1|mem~1197_combout\);

-- Location: LCCOMB_X27_Y17_N28
\regFile_1|mem~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1198_combout\ = (\i_rAddr1~combout\(3) & (((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~1195_combout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1195_combout\,
	datac => \regFile_1|mem~1197_combout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1198_combout\);

-- Location: LCCOMB_X27_Y17_N2
\regFile_1|mem~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1201_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1198_combout\ & ((\regFile_1|mem~1200_combout\))) # (!\regFile_1|mem~1198_combout\ & (\regFile_1|mem~1193_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1193_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1200_combout\,
	datad => \regFile_1|mem~1198_combout\,
	combout => \regFile_1|mem~1201_combout\);

-- Location: LCCOMB_X28_Y17_N14
\regFile_1|o_rReg1[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[6]~6_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1191_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1191_combout\,
	datad => \regFile_1|mem~1201_combout\,
	combout => \regFile_1|o_rReg1[6]~6_combout\);

-- Location: LCCOMB_X31_Y20_N14
\ula_1|ula_1|SS0|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~14_combout\ = (\regFile_1|o_rReg2[7]~7_combout\ & ((\regFile_1|o_rReg1[7]~7_combout\ & (!\ula_1|ula_1|SS0|Add0~13\)) # (!\regFile_1|o_rReg1[7]~7_combout\ & ((\ula_1|ula_1|SS0|Add0~13\) # (GND))))) # (!\regFile_1|o_rReg2[7]~7_combout\ 
-- & ((\regFile_1|o_rReg1[7]~7_combout\ & (\ula_1|ula_1|SS0|Add0~13\ & VCC)) # (!\regFile_1|o_rReg1[7]~7_combout\ & (!\ula_1|ula_1|SS0|Add0~13\))))
-- \ula_1|ula_1|SS0|Add0~15\ = CARRY((\regFile_1|o_rReg2[7]~7_combout\ & ((!\ula_1|ula_1|SS0|Add0~13\) # (!\regFile_1|o_rReg1[7]~7_combout\))) # (!\regFile_1|o_rReg2[7]~7_combout\ & (!\regFile_1|o_rReg1[7]~7_combout\ & !\ula_1|ula_1|SS0|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[7]~7_combout\,
	datab => \regFile_1|o_rReg1[7]~7_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~13\,
	combout => \ula_1|ula_1|SS0|Add0~14_combout\,
	cout => \ula_1|ula_1|SS0|Add0~15\);

-- Location: LCCOMB_X29_Y20_N14
\ula_1|ula_1|SS0|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~14_combout\ = (\regFile_1|o_rReg1[7]~7_combout\ & ((\regFile_1|o_rReg2[7]~7_combout\ & (\ula_1|ula_1|SS0|Add1~13\ & VCC)) # (!\regFile_1|o_rReg2[7]~7_combout\ & (!\ula_1|ula_1|SS0|Add1~13\)))) # (!\regFile_1|o_rReg1[7]~7_combout\ & 
-- ((\regFile_1|o_rReg2[7]~7_combout\ & (!\ula_1|ula_1|SS0|Add1~13\)) # (!\regFile_1|o_rReg2[7]~7_combout\ & ((\ula_1|ula_1|SS0|Add1~13\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~15\ = CARRY((\regFile_1|o_rReg1[7]~7_combout\ & (!\regFile_1|o_rReg2[7]~7_combout\ & !\ula_1|ula_1|SS0|Add1~13\)) # (!\regFile_1|o_rReg1[7]~7_combout\ & ((!\ula_1|ula_1|SS0|Add1~13\) # (!\regFile_1|o_rReg2[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[7]~7_combout\,
	datab => \regFile_1|o_rReg2[7]~7_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~13\,
	combout => \ula_1|ula_1|SS0|Add1~14_combout\,
	cout => \ula_1|ula_1|SS0|Add1~15\);

-- Location: LCCOMB_X30_Y18_N22
\i_wData3[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[7]~28_combout\ = (\i_wData3[7]~27_combout\ & ((\ula_1|ula_1|SS0|Add0~14_combout\) # ((!\ula_1|ula_ctrl_1|Mux4~0_combout\)))) # (!\i_wData3[7]~27_combout\ & (((\ula_1|ula_ctrl_1|Mux4~0_combout\ & \ula_1|ula_1|SS0|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[7]~27_combout\,
	datab => \ula_1|ula_1|SS0|Add0~14_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \ula_1|ula_1|SS0|Add1~14_combout\,
	combout => \i_wData3[7]~28_combout\);

-- Location: LCCOMB_X30_Y18_N8
\i_wData3[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[7]~29_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[7]~28_combout\) # ((\load_en~combout\ & \loadValue~combout\(7))))) # (!\i_wData3[30]~7_combout\ & (\load_en~combout\ & (\loadValue~combout\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \load_en~combout\,
	datac => \loadValue~combout\(7),
	datad => \i_wData3[7]~28_combout\,
	combout => \i_wData3[7]~29_combout\);

-- Location: LCFF_X25_Y18_N23
\regFile_1|mem~493\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~493_regout\);

-- Location: LCFF_X24_Y18_N19
\regFile_1|mem~429\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~429_regout\);

-- Location: LCFF_X24_Y18_N13
\regFile_1|mem~461\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~461_regout\);

-- Location: LCCOMB_X24_Y18_N18
\regFile_1|mem~1859\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1859_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~461_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~429_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~429_regout\,
	datad => \regFile_1|mem~461_regout\,
	combout => \regFile_1|mem~1859_combout\);

-- Location: LCCOMB_X25_Y18_N22
\regFile_1|mem~1860\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1860_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1859_combout\ & (\regFile_1|mem~525_regout\)) # (!\regFile_1|mem~1859_combout\ & ((\regFile_1|mem~493_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~525_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~493_regout\,
	datad => \regFile_1|mem~1859_combout\,
	combout => \regFile_1|mem~1860_combout\);

-- Location: LCCOMB_X30_Y22_N6
\regFile_1|mem~1852\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1852_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~205_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~173_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~173_regout\,
	datad => \regFile_1|mem~205_regout\,
	combout => \regFile_1|mem~1852_combout\);

-- Location: LCCOMB_X30_Y14_N26
\regFile_1|mem~1853\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1853_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1852_combout\ & (\regFile_1|mem~269_regout\)) # (!\regFile_1|mem~1852_combout\ & ((\regFile_1|mem~237_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~269_regout\,
	datac => \regFile_1|mem~237_regout\,
	datad => \regFile_1|mem~1852_combout\,
	combout => \regFile_1|mem~1853_combout\);

-- Location: LCCOMB_X31_Y24_N18
\regFile_1|mem~1856\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1856_combout\ = (\i_rAddr2~combout\(1) & (((\regFile_1|mem~109_regout\) # (\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~45_regout\ & ((!\i_rAddr2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~45_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~109_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~1856_combout\);

-- Location: LCCOMB_X31_Y24_N20
\regFile_1|mem~1857\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1857_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1856_combout\ & (\regFile_1|mem~141_regout\)) # (!\regFile_1|mem~1856_combout\ & ((\regFile_1|mem~77_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~141_regout\,
	datac => \regFile_1|mem~77_regout\,
	datad => \regFile_1|mem~1856_combout\,
	combout => \regFile_1|mem~1857_combout\);

-- Location: LCFF_X31_Y23_N17
\regFile_1|mem~397\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[7]~29_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~397_regout\);

-- Location: LCCOMB_X28_Y22_N2
\regFile_1|mem~1854\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1854_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~365_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~301_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~301_regout\,
	datad => \regFile_1|mem~365_regout\,
	combout => \regFile_1|mem~1854_combout\);

-- Location: LCCOMB_X28_Y22_N26
\regFile_1|mem~1855\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1855_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1854_combout\ & ((\regFile_1|mem~397_regout\))) # (!\regFile_1|mem~1854_combout\ & (\regFile_1|mem~333_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~333_regout\,
	datac => \regFile_1|mem~397_regout\,
	datad => \regFile_1|mem~1854_combout\,
	combout => \regFile_1|mem~1855_combout\);

-- Location: LCCOMB_X31_Y24_N6
\regFile_1|mem~1858\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1858_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~1855_combout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~1857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1857_combout\,
	datad => \regFile_1|mem~1855_combout\,
	combout => \regFile_1|mem~1858_combout\);

-- Location: LCCOMB_X31_Y24_N4
\regFile_1|mem~1861\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1861_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1858_combout\ & (\regFile_1|mem~1860_combout\)) # (!\regFile_1|mem~1858_combout\ & ((\regFile_1|mem~1853_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1860_combout\,
	datac => \regFile_1|mem~1853_combout\,
	datad => \regFile_1|mem~1858_combout\,
	combout => \regFile_1|mem~1861_combout\);

-- Location: LCCOMB_X29_Y17_N30
\regFile_1|mem~1849\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1849_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~909_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~653_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~653_regout\,
	datad => \regFile_1|mem~909_regout\,
	combout => \regFile_1|mem~1849_combout\);

-- Location: LCCOMB_X27_Y21_N28
\regFile_1|mem~1850\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1850_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1849_combout\ & (\regFile_1|mem~1037_regout\)) # (!\regFile_1|mem~1849_combout\ & ((\regFile_1|mem~781_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1037_regout\,
	datac => \regFile_1|mem~781_regout\,
	datad => \regFile_1|mem~1849_combout\,
	combout => \regFile_1|mem~1850_combout\);

-- Location: LCCOMB_X24_Y21_N6
\regFile_1|mem~1842\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1842_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~845_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~589_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~845_regout\,
	datad => \regFile_1|mem~589_regout\,
	combout => \regFile_1|mem~1842_combout\);

-- Location: LCCOMB_X23_Y22_N18
\regFile_1|mem~1843\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1843_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1842_combout\ & (\regFile_1|mem~973_regout\)) # (!\regFile_1|mem~1842_combout\ & ((\regFile_1|mem~717_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~973_regout\,
	datac => \regFile_1|mem~717_regout\,
	datad => \regFile_1|mem~1842_combout\,
	combout => \regFile_1|mem~1843_combout\);

-- Location: LCCOMB_X28_Y21_N24
\regFile_1|mem~1844\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1844_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~749_regout\) # ((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~621_regout\ & !\i_rAddr2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~749_regout\,
	datac => \regFile_1|mem~621_regout\,
	datad => \i_rAddr2~combout\(3),
	combout => \regFile_1|mem~1844_combout\);

-- Location: LCCOMB_X29_Y25_N16
\regFile_1|mem~1845\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1845_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1844_combout\ & ((\regFile_1|mem~1005_regout\))) # (!\regFile_1|mem~1844_combout\ & (\regFile_1|mem~877_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~877_regout\,
	datac => \regFile_1|mem~1005_regout\,
	datad => \regFile_1|mem~1844_combout\,
	combout => \regFile_1|mem~1845_combout\);

-- Location: LCCOMB_X33_Y24_N18
\regFile_1|mem~1846\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1846_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~685_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~557_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~557_regout\,
	datad => \regFile_1|mem~685_regout\,
	combout => \regFile_1|mem~1846_combout\);

-- Location: LCCOMB_X32_Y21_N10
\regFile_1|mem~1847\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1847_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1846_combout\ & (\regFile_1|mem~941_regout\)) # (!\regFile_1|mem~1846_combout\ & ((\regFile_1|mem~813_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~941_regout\,
	datac => \regFile_1|mem~813_regout\,
	datad => \regFile_1|mem~1846_combout\,
	combout => \regFile_1|mem~1847_combout\);

-- Location: LCCOMB_X32_Y24_N24
\regFile_1|mem~1848\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1848_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~1845_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~1847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1845_combout\,
	datad => \regFile_1|mem~1847_combout\,
	combout => \regFile_1|mem~1848_combout\);

-- Location: LCCOMB_X31_Y24_N0
\regFile_1|mem~1851\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1851_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1848_combout\ & (\regFile_1|mem~1850_combout\)) # (!\regFile_1|mem~1848_combout\ & ((\regFile_1|mem~1843_combout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~1850_combout\,
	datac => \regFile_1|mem~1843_combout\,
	datad => \regFile_1|mem~1848_combout\,
	combout => \regFile_1|mem~1851_combout\);

-- Location: LCCOMB_X31_Y24_N26
\regFile_1|o_rReg2[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[7]~7_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1851_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1861_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1861_combout\,
	datad => \regFile_1|mem~1851_combout\,
	combout => \regFile_1|o_rReg2[7]~7_combout\);

-- Location: LCCOMB_X29_Y20_N16
\ula_1|ula_1|SS0|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~16_combout\ = ((\regFile_1|o_rReg2[8]~8_combout\ $ (\regFile_1|o_rReg1[8]~8_combout\ $ (!\ula_1|ula_1|SS0|Add1~15\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~17\ = CARRY((\regFile_1|o_rReg2[8]~8_combout\ & ((\regFile_1|o_rReg1[8]~8_combout\) # (!\ula_1|ula_1|SS0|Add1~15\))) # (!\regFile_1|o_rReg2[8]~8_combout\ & (\regFile_1|o_rReg1[8]~8_combout\ & !\ula_1|ula_1|SS0|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[8]~8_combout\,
	datab => \regFile_1|o_rReg1[8]~8_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~15\,
	combout => \ula_1|ula_1|SS0|Add1~16_combout\,
	cout => \ula_1|ula_1|SS0|Add1~17\);

-- Location: LCCOMB_X27_Y25_N28
\regFile_1|mem~750feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~750feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~750feeder_combout\);

-- Location: LCFF_X27_Y25_N29
\regFile_1|mem~750\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~750feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~750_regout\);

-- Location: LCCOMB_X27_Y25_N30
\regFile_1|mem~622feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~622feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~622feeder_combout\);

-- Location: LCFF_X27_Y25_N31
\regFile_1|mem~622\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~622feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~622_regout\);

-- Location: LCFF_X29_Y25_N31
\regFile_1|mem~878\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~878_regout\);

-- Location: LCCOMB_X28_Y25_N14
\regFile_1|mem~1862\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1862_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~878_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~622_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~622_regout\,
	datad => \regFile_1|mem~878_regout\,
	combout => \regFile_1|mem~1862_combout\);

-- Location: LCFF_X29_Y25_N7
\regFile_1|mem~1006\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1006_regout\);

-- Location: LCCOMB_X27_Y25_N16
\regFile_1|mem~1863\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1863_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1862_combout\ & ((\regFile_1|mem~1006_regout\))) # (!\regFile_1|mem~1862_combout\ & (\regFile_1|mem~750_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~750_regout\,
	datac => \regFile_1|mem~1862_combout\,
	datad => \regFile_1|mem~1006_regout\,
	combout => \regFile_1|mem~1863_combout\);

-- Location: LCCOMB_X28_Y24_N8
\regFile_1|mem~910feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~910feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~910feeder_combout\);

-- Location: LCFF_X28_Y24_N9
\regFile_1|mem~910\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~910feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~910_regout\);

-- Location: LCFF_X35_Y24_N5
\regFile_1|mem~654\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~654_regout\);

-- Location: LCCOMB_X35_Y24_N28
\regFile_1|mem~1869\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1869_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~782_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~654_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~654_regout\,
	datad => \regFile_1|mem~782_regout\,
	combout => \regFile_1|mem~1869_combout\);

-- Location: LCCOMB_X35_Y24_N2
\regFile_1|mem~1870\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1870_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1869_combout\ & (\regFile_1|mem~1038_regout\)) # (!\regFile_1|mem~1869_combout\ & ((\regFile_1|mem~910_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1038_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~910_regout\,
	datad => \regFile_1|mem~1869_combout\,
	combout => \regFile_1|mem~1870_combout\);

-- Location: LCFF_X29_Y23_N29
\regFile_1|mem~846\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~846_regout\);

-- Location: LCFF_X28_Y23_N23
\regFile_1|mem~974\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~974_regout\);

-- Location: LCFF_X28_Y23_N5
\regFile_1|mem~590\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~590_regout\);

-- Location: LCFF_X29_Y23_N19
\regFile_1|mem~718\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~718_regout\);

-- Location: LCCOMB_X28_Y23_N0
\regFile_1|mem~1864\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1864_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~718_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~590_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~590_regout\,
	datad => \regFile_1|mem~718_regout\,
	combout => \regFile_1|mem~1864_combout\);

-- Location: LCCOMB_X28_Y23_N22
\regFile_1|mem~1865\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1865_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1864_combout\ & ((\regFile_1|mem~974_regout\))) # (!\regFile_1|mem~1864_combout\ & (\regFile_1|mem~846_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~846_regout\,
	datac => \regFile_1|mem~974_regout\,
	datad => \regFile_1|mem~1864_combout\,
	combout => \regFile_1|mem~1865_combout\);

-- Location: LCFF_X35_Y23_N29
\regFile_1|mem~942\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~942_regout\);

-- Location: LCFF_X36_Y23_N27
\regFile_1|mem~686\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~686_regout\);

-- Location: LCFF_X36_Y23_N29
\regFile_1|mem~558\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~558_regout\);

-- Location: LCFF_X35_Y23_N9
\regFile_1|mem~814\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~814_regout\);

-- Location: LCCOMB_X36_Y23_N28
\regFile_1|mem~1866\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1866_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~814_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~558_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~558_regout\,
	datad => \regFile_1|mem~814_regout\,
	combout => \regFile_1|mem~1866_combout\);

-- Location: LCCOMB_X36_Y23_N26
\regFile_1|mem~1867\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1867_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1866_combout\ & (\regFile_1|mem~942_regout\)) # (!\regFile_1|mem~1866_combout\ & ((\regFile_1|mem~686_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~942_regout\,
	datac => \regFile_1|mem~686_regout\,
	datad => \regFile_1|mem~1866_combout\,
	combout => \regFile_1|mem~1867_combout\);

-- Location: LCCOMB_X25_Y24_N22
\regFile_1|mem~1868\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1868_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~1865_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1865_combout\,
	datad => \regFile_1|mem~1867_combout\,
	combout => \regFile_1|mem~1868_combout\);

-- Location: LCCOMB_X25_Y24_N8
\regFile_1|mem~1871\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1871_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1868_combout\ & ((\regFile_1|mem~1870_combout\))) # (!\regFile_1|mem~1868_combout\ & (\regFile_1|mem~1863_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1863_combout\,
	datac => \regFile_1|mem~1870_combout\,
	datad => \regFile_1|mem~1868_combout\,
	combout => \regFile_1|mem~1871_combout\);

-- Location: LCCOMB_X29_Y24_N18
\regFile_1|mem~270feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~270feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~270feeder_combout\);

-- Location: LCFF_X29_Y24_N19
\regFile_1|mem~270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~270feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~270_regout\);

-- Location: LCCOMB_X30_Y23_N8
\regFile_1|mem~206feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~206feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~206feeder_combout\);

-- Location: LCFF_X30_Y23_N9
\regFile_1|mem~206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~206feeder_combout\,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~206_regout\);

-- Location: LCCOMB_X29_Y24_N24
\regFile_1|mem~174feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~174feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~174feeder_combout\);

-- Location: LCFF_X29_Y24_N25
\regFile_1|mem~174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~174feeder_combout\,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~174_regout\);

-- Location: LCFF_X29_Y22_N11
\regFile_1|mem~238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~238_regout\);

-- Location: LCCOMB_X29_Y24_N2
\regFile_1|mem~1874\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1874_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~238_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~174_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~174_regout\,
	datad => \regFile_1|mem~238_regout\,
	combout => \regFile_1|mem~1874_combout\);

-- Location: LCCOMB_X29_Y24_N8
\regFile_1|mem~1875\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1875_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1874_combout\ & (\regFile_1|mem~270_regout\)) # (!\regFile_1|mem~1874_combout\ & ((\regFile_1|mem~206_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~270_regout\,
	datac => \regFile_1|mem~206_regout\,
	datad => \regFile_1|mem~1874_combout\,
	combout => \regFile_1|mem~1875_combout\);

-- Location: LCCOMB_X24_Y24_N28
\regFile_1|mem~142feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~142feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~142feeder_combout\);

-- Location: LCFF_X24_Y24_N29
\regFile_1|mem~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~142feeder_combout\,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~142_regout\);

-- Location: LCCOMB_X30_Y23_N0
\regFile_1|mem~110feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~110feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~110feeder_combout\);

-- Location: LCFF_X30_Y23_N1
\regFile_1|mem~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~110feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~110_regout\);

-- Location: LCCOMB_X24_Y24_N22
\regFile_1|mem~1877\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1877_combout\ = (\regFile_1|mem~1876_combout\ & ((\regFile_1|mem~142_regout\) # ((!\i_rAddr2~combout\(1))))) # (!\regFile_1|mem~1876_combout\ & (((\i_rAddr2~combout\(1) & \regFile_1|mem~110_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1876_combout\,
	datab => \regFile_1|mem~142_regout\,
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~110_regout\,
	combout => \regFile_1|mem~1877_combout\);

-- Location: LCCOMB_X24_Y24_N24
\regFile_1|mem~1878\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1878_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~1875_combout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~1877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1875_combout\,
	datad => \regFile_1|mem~1877_combout\,
	combout => \regFile_1|mem~1878_combout\);

-- Location: LCCOMB_X27_Y16_N30
\regFile_1|mem~398feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~398feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~398feeder_combout\);

-- Location: LCFF_X27_Y16_N31
\regFile_1|mem~398\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~398feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~398_regout\);

-- Location: LCCOMB_X27_Y16_N4
\regFile_1|mem~366feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~366feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~366feeder_combout\);

-- Location: LCFF_X27_Y16_N5
\regFile_1|mem~366\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~366feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~366_regout\);

-- Location: LCFF_X28_Y22_N7
\regFile_1|mem~302\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~302_regout\);

-- Location: LCFF_X28_Y22_N13
\regFile_1|mem~334\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~334_regout\);

-- Location: LCCOMB_X28_Y22_N6
\regFile_1|mem~1872\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1872_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~334_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~302_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~302_regout\,
	datad => \regFile_1|mem~334_regout\,
	combout => \regFile_1|mem~1872_combout\);

-- Location: LCCOMB_X27_Y16_N24
\regFile_1|mem~1873\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1873_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1872_combout\ & (\regFile_1|mem~398_regout\)) # (!\regFile_1|mem~1872_combout\ & ((\regFile_1|mem~366_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~398_regout\,
	datac => \regFile_1|mem~366_regout\,
	datad => \regFile_1|mem~1872_combout\,
	combout => \regFile_1|mem~1873_combout\);

-- Location: LCCOMB_X24_Y24_N18
\regFile_1|mem~1881\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1881_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1878_combout\ & (\regFile_1|mem~1880_combout\)) # (!\regFile_1|mem~1878_combout\ & ((\regFile_1|mem~1873_combout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1880_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1878_combout\,
	datad => \regFile_1|mem~1873_combout\,
	combout => \regFile_1|mem~1881_combout\);

-- Location: LCCOMB_X25_Y24_N10
\regFile_1|o_rReg2[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[8]~8_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1871_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~1881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1871_combout\,
	datad => \regFile_1|mem~1881_combout\,
	combout => \regFile_1|o_rReg2[8]~8_combout\);

-- Location: LCCOMB_X31_Y20_N16
\ula_1|ula_1|SS0|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~16_combout\ = ((\regFile_1|o_rReg1[8]~8_combout\ $ (\regFile_1|o_rReg2[8]~8_combout\ $ (\ula_1|ula_1|SS0|Add0~15\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~17\ = CARRY((\regFile_1|o_rReg1[8]~8_combout\ & ((!\ula_1|ula_1|SS0|Add0~15\) # (!\regFile_1|o_rReg2[8]~8_combout\))) # (!\regFile_1|o_rReg1[8]~8_combout\ & (!\regFile_1|o_rReg2[8]~8_combout\ & !\ula_1|ula_1|SS0|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[8]~8_combout\,
	datab => \regFile_1|o_rReg2[8]~8_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~15\,
	combout => \ula_1|ula_1|SS0|Add0~16_combout\,
	cout => \ula_1|ula_1|SS0|Add0~17\);

-- Location: LCCOMB_X28_Y24_N16
\i_wData3[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[8]~31_combout\ = (\i_wData3[8]~30_combout\ & (((\ula_1|ula_1|SS0|Add0~16_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\))) # (!\i_wData3[8]~30_combout\ & (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\ula_1|ula_1|SS0|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[8]~30_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \ula_1|ula_1|SS0|Add1~16_combout\,
	datad => \ula_1|ula_1|SS0|Add0~16_combout\,
	combout => \i_wData3[8]~31_combout\);

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\loadValue[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_loadValue(8),
	combout => \loadValue~combout\(8));

-- Location: LCCOMB_X28_Y24_N6
\i_wData3[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[8]~32_combout\ = (\load_en~combout\ & ((\loadValue~combout\(8)) # ((\i_wData3[30]~7_combout\ & \i_wData3[8]~31_combout\)))) # (!\load_en~combout\ & (\i_wData3[30]~7_combout\ & (\i_wData3[8]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \i_wData3[30]~7_combout\,
	datac => \i_wData3[8]~31_combout\,
	datad => \loadValue~combout\(8),
	combout => \i_wData3[8]~32_combout\);

-- Location: LCFF_X36_Y24_N25
\regFile_1|mem~782\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~782_regout\);

-- Location: LCCOMB_X36_Y24_N26
\regFile_1|mem~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1229_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~782_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~654_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~782_regout\,
	datad => \regFile_1|mem~654_regout\,
	combout => \regFile_1|mem~1229_combout\);

-- Location: LCFF_X35_Y24_N11
\regFile_1|mem~1038\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[8]~32_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1038_regout\);

-- Location: LCCOMB_X35_Y24_N8
\regFile_1|mem~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1230_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1229_combout\ & ((\regFile_1|mem~1038_regout\))) # (!\regFile_1|mem~1229_combout\ & (\regFile_1|mem~910_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~910_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1229_combout\,
	datad => \regFile_1|mem~1038_regout\,
	combout => \regFile_1|mem~1230_combout\);

-- Location: LCCOMB_X35_Y23_N6
\regFile_1|mem~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1226_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~814_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~558_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~814_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~558_regout\,
	combout => \regFile_1|mem~1226_combout\);

-- Location: LCCOMB_X35_Y23_N26
\regFile_1|mem~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1227_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1226_combout\ & (\regFile_1|mem~942_regout\)) # (!\regFile_1|mem~1226_combout\ & ((\regFile_1|mem~686_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~942_regout\,
	datac => \regFile_1|mem~686_regout\,
	datad => \regFile_1|mem~1226_combout\,
	combout => \regFile_1|mem~1227_combout\);

-- Location: LCCOMB_X29_Y23_N12
\regFile_1|mem~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1224_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~718_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~590_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~590_regout\,
	datad => \regFile_1|mem~718_regout\,
	combout => \regFile_1|mem~1224_combout\);

-- Location: LCCOMB_X29_Y23_N28
\regFile_1|mem~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1225_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1224_combout\ & (\regFile_1|mem~974_regout\)) # (!\regFile_1|mem~1224_combout\ & ((\regFile_1|mem~846_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~974_regout\,
	datac => \regFile_1|mem~846_regout\,
	datad => \regFile_1|mem~1224_combout\,
	combout => \regFile_1|mem~1225_combout\);

-- Location: LCCOMB_X34_Y23_N8
\regFile_1|mem~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1228_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~1225_combout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1227_combout\,
	datad => \regFile_1|mem~1225_combout\,
	combout => \regFile_1|mem~1228_combout\);

-- Location: LCCOMB_X29_Y25_N24
\regFile_1|mem~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1222_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~878_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~622_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~622_regout\,
	datad => \regFile_1|mem~878_regout\,
	combout => \regFile_1|mem~1222_combout\);

-- Location: LCCOMB_X29_Y25_N20
\regFile_1|mem~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1223_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1222_combout\ & ((\regFile_1|mem~1006_regout\))) # (!\regFile_1|mem~1222_combout\ & (\regFile_1|mem~750_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~750_regout\,
	datac => \regFile_1|mem~1222_combout\,
	datad => \regFile_1|mem~1006_regout\,
	combout => \regFile_1|mem~1223_combout\);

-- Location: LCCOMB_X34_Y23_N26
\regFile_1|mem~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1231_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1228_combout\ & (\regFile_1|mem~1230_combout\)) # (!\regFile_1|mem~1228_combout\ & ((\regFile_1|mem~1223_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1230_combout\,
	datac => \regFile_1|mem~1228_combout\,
	datad => \regFile_1|mem~1223_combout\,
	combout => \regFile_1|mem~1231_combout\);

-- Location: LCCOMB_X29_Y22_N10
\regFile_1|mem~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1234_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~238_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~174_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~238_regout\,
	datad => \regFile_1|mem~174_regout\,
	combout => \regFile_1|mem~1234_combout\);

-- Location: LCCOMB_X30_Y23_N14
\regFile_1|mem~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1235_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1234_combout\ & (\regFile_1|mem~270_regout\)) # (!\regFile_1|mem~1234_combout\ & ((\regFile_1|mem~206_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~270_regout\,
	datab => \regFile_1|mem~206_regout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~1234_combout\,
	combout => \regFile_1|mem~1235_combout\);

-- Location: LCCOMB_X23_Y23_N14
\regFile_1|mem~46feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~46feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~46feeder_combout\);

-- Location: LCFF_X23_Y23_N15
\regFile_1|mem~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~46feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~46_regout\);

-- Location: LCCOMB_X23_Y23_N0
\regFile_1|mem~78feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~78feeder_combout\ = \i_wData3[8]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[8]~32_combout\,
	combout => \regFile_1|mem~78feeder_combout\);

-- Location: LCFF_X23_Y23_N1
\regFile_1|mem~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~78feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~78_regout\);

-- Location: LCCOMB_X23_Y23_N4
\regFile_1|mem~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1236_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1)) # (\regFile_1|mem~78_regout\)))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~46_regout\ & (!\i_rAddr1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~46_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~78_regout\,
	combout => \regFile_1|mem~1236_combout\);

-- Location: LCCOMB_X30_Y23_N18
\regFile_1|mem~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1237_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1236_combout\ & ((\regFile_1|mem~142_regout\))) # (!\regFile_1|mem~1236_combout\ & (\regFile_1|mem~110_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~110_regout\,
	datac => \regFile_1|mem~1236_combout\,
	datad => \regFile_1|mem~142_regout\,
	combout => \regFile_1|mem~1237_combout\);

-- Location: LCCOMB_X30_Y23_N24
\regFile_1|mem~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1238_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~1235_combout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1235_combout\,
	datad => \regFile_1|mem~1237_combout\,
	combout => \regFile_1|mem~1238_combout\);

-- Location: LCCOMB_X28_Y22_N12
\regFile_1|mem~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1232_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~334_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~302_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~334_regout\,
	datad => \regFile_1|mem~302_regout\,
	combout => \regFile_1|mem~1232_combout\);

-- Location: LCCOMB_X27_Y16_N28
\regFile_1|mem~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1233_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1232_combout\ & ((\regFile_1|mem~398_regout\))) # (!\regFile_1|mem~1232_combout\ & (\regFile_1|mem~366_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~366_regout\,
	datac => \regFile_1|mem~1232_combout\,
	datad => \regFile_1|mem~398_regout\,
	combout => \regFile_1|mem~1233_combout\);

-- Location: LCCOMB_X30_Y23_N10
\regFile_1|mem~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1241_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1238_combout\ & (\regFile_1|mem~1240_combout\)) # (!\regFile_1|mem~1238_combout\ & ((\regFile_1|mem~1233_combout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1240_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1238_combout\,
	datad => \regFile_1|mem~1233_combout\,
	combout => \regFile_1|mem~1241_combout\);

-- Location: LCCOMB_X30_Y23_N12
\regFile_1|o_rReg1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[8]~8_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1231_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1231_combout\,
	datad => \regFile_1|mem~1241_combout\,
	combout => \regFile_1|o_rReg1[8]~8_combout\);

-- Location: LCCOMB_X29_Y20_N18
\ula_1|ula_1|SS0|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~18_combout\ = (\regFile_1|o_rReg1[9]~9_combout\ & ((\regFile_1|o_rReg2[9]~9_combout\ & (\ula_1|ula_1|SS0|Add1~17\ & VCC)) # (!\regFile_1|o_rReg2[9]~9_combout\ & (!\ula_1|ula_1|SS0|Add1~17\)))) # (!\regFile_1|o_rReg1[9]~9_combout\ & 
-- ((\regFile_1|o_rReg2[9]~9_combout\ & (!\ula_1|ula_1|SS0|Add1~17\)) # (!\regFile_1|o_rReg2[9]~9_combout\ & ((\ula_1|ula_1|SS0|Add1~17\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~19\ = CARRY((\regFile_1|o_rReg1[9]~9_combout\ & (!\regFile_1|o_rReg2[9]~9_combout\ & !\ula_1|ula_1|SS0|Add1~17\)) # (!\regFile_1|o_rReg1[9]~9_combout\ & ((!\ula_1|ula_1|SS0|Add1~17\) # (!\regFile_1|o_rReg2[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[9]~9_combout\,
	datab => \regFile_1|o_rReg2[9]~9_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~17\,
	combout => \ula_1|ula_1|SS0|Add1~18_combout\,
	cout => \ula_1|ula_1|SS0|Add1~19\);

-- Location: LCCOMB_X31_Y20_N18
\ula_1|ula_1|SS0|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~18_combout\ = (\regFile_1|o_rReg1[9]~9_combout\ & ((\regFile_1|o_rReg2[9]~9_combout\ & (!\ula_1|ula_1|SS0|Add0~17\)) # (!\regFile_1|o_rReg2[9]~9_combout\ & (\ula_1|ula_1|SS0|Add0~17\ & VCC)))) # (!\regFile_1|o_rReg1[9]~9_combout\ & 
-- ((\regFile_1|o_rReg2[9]~9_combout\ & ((\ula_1|ula_1|SS0|Add0~17\) # (GND))) # (!\regFile_1|o_rReg2[9]~9_combout\ & (!\ula_1|ula_1|SS0|Add0~17\))))
-- \ula_1|ula_1|SS0|Add0~19\ = CARRY((\regFile_1|o_rReg1[9]~9_combout\ & (\regFile_1|o_rReg2[9]~9_combout\ & !\ula_1|ula_1|SS0|Add0~17\)) # (!\regFile_1|o_rReg1[9]~9_combout\ & ((\regFile_1|o_rReg2[9]~9_combout\) # (!\ula_1|ula_1|SS0|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[9]~9_combout\,
	datab => \regFile_1|o_rReg2[9]~9_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~17\,
	combout => \ula_1|ula_1|SS0|Add0~18_combout\,
	cout => \ula_1|ula_1|SS0|Add0~19\);

-- Location: LCCOMB_X32_Y20_N28
\i_wData3[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[9]~34_combout\ = (\i_wData3[9]~33_combout\ & (((\ula_1|ula_1|SS0|Add0~18_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\))) # (!\i_wData3[9]~33_combout\ & (\ula_1|ula_ctrl_1|Mux4~0_combout\ & (\ula_1|ula_1|SS0|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[9]~33_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \ula_1|ula_1|SS0|Add1~18_combout\,
	datad => \ula_1|ula_1|SS0|Add0~18_combout\,
	combout => \i_wData3[9]~34_combout\);

-- Location: LCCOMB_X32_Y20_N14
\i_wData3[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[9]~35_combout\ = (\loadValue~combout\(9) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[9]~34_combout\)))) # (!\loadValue~combout\(9) & (((\i_wData3[30]~7_combout\ & \i_wData3[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(9),
	datab => \load_en~combout\,
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[9]~34_combout\,
	combout => \i_wData3[9]~35_combout\);

-- Location: LCCOMB_X29_Y15_N12
\regFile_1|mem~463feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~463feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~463feeder_combout\);

-- Location: LCFF_X29_Y15_N13
\regFile_1|mem~463\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~463feeder_combout\,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~463_regout\);

-- Location: LCFF_X28_Y15_N7
\regFile_1|mem~431\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~431_regout\);

-- Location: LCCOMB_X28_Y15_N6
\regFile_1|mem~1899\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1899_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~463_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~431_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~463_regout\,
	datac => \regFile_1|mem~431_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~1899_combout\);

-- Location: LCFF_X29_Y15_N15
\regFile_1|mem~527\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~527_regout\);

-- Location: LCFF_X28_Y15_N9
\regFile_1|mem~495\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~495_regout\);

-- Location: LCCOMB_X29_Y15_N14
\regFile_1|mem~1900\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1900_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1899_combout\ & (\regFile_1|mem~527_regout\)) # (!\regFile_1|mem~1899_combout\ & ((\regFile_1|mem~495_regout\))))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~1899_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1899_combout\,
	datac => \regFile_1|mem~527_regout\,
	datad => \regFile_1|mem~495_regout\,
	combout => \regFile_1|mem~1900_combout\);

-- Location: LCFF_X30_Y25_N9
\regFile_1|mem~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~79_regout\);

-- Location: LCFF_X31_Y24_N3
\regFile_1|mem~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~143_regout\);

-- Location: LCFF_X31_Y24_N29
\regFile_1|mem~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~47_regout\);

-- Location: LCFF_X30_Y25_N3
\regFile_1|mem~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~111_regout\);

-- Location: LCCOMB_X31_Y24_N12
\regFile_1|mem~1896\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1896_combout\ = (\i_rAddr2~combout\(0) & (((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~111_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~47_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~47_regout\,
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~111_regout\,
	combout => \regFile_1|mem~1896_combout\);

-- Location: LCCOMB_X31_Y24_N2
\regFile_1|mem~1897\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1897_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1896_combout\ & ((\regFile_1|mem~143_regout\))) # (!\regFile_1|mem~1896_combout\ & (\regFile_1|mem~79_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~79_regout\,
	datac => \regFile_1|mem~143_regout\,
	datad => \regFile_1|mem~1896_combout\,
	combout => \regFile_1|mem~1897_combout\);

-- Location: LCFF_X30_Y24_N3
\regFile_1|mem~399\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~399_regout\);

-- Location: LCFF_X30_Y24_N17
\regFile_1|mem~303\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~303_regout\);

-- Location: LCFF_X31_Y22_N5
\regFile_1|mem~367\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~367_regout\);

-- Location: LCCOMB_X30_Y24_N28
\regFile_1|mem~1894\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1894_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~367_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~303_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~303_regout\,
	datad => \regFile_1|mem~367_regout\,
	combout => \regFile_1|mem~1894_combout\);

-- Location: LCCOMB_X30_Y24_N2
\regFile_1|mem~1895\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1895_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1894_combout\ & ((\regFile_1|mem~399_regout\))) # (!\regFile_1|mem~1894_combout\ & (\regFile_1|mem~335_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~335_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~399_regout\,
	datad => \regFile_1|mem~1894_combout\,
	combout => \regFile_1|mem~1895_combout\);

-- Location: LCCOMB_X29_Y24_N26
\regFile_1|mem~1898\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1898_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~1895_combout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~1897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1897_combout\,
	datad => \regFile_1|mem~1895_combout\,
	combout => \regFile_1|mem~1898_combout\);

-- Location: LCCOMB_X28_Y22_N20
\regFile_1|mem~1901\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1901_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1898_combout\ & ((\regFile_1|mem~1900_combout\))) # (!\regFile_1|mem~1898_combout\ & (\regFile_1|mem~1893_combout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1893_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1900_combout\,
	datad => \regFile_1|mem~1898_combout\,
	combout => \regFile_1|mem~1901_combout\);

-- Location: LCFF_X29_Y25_N3
\regFile_1|mem~879\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~879_regout\);

-- Location: LCFF_X29_Y25_N13
\regFile_1|mem~1007\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1007_regout\);

-- Location: LCCOMB_X32_Y25_N14
\regFile_1|mem~623feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~623feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~623feeder_combout\);

-- Location: LCFF_X32_Y25_N15
\regFile_1|mem~623\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~623feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~623_regout\);

-- Location: LCCOMB_X32_Y25_N28
\regFile_1|mem~751feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~751feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~751feeder_combout\);

-- Location: LCFF_X32_Y25_N29
\regFile_1|mem~751\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~751feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~751_regout\);

-- Location: LCCOMB_X32_Y25_N22
\regFile_1|mem~1884\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1884_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~751_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~623_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~623_regout\,
	datad => \regFile_1|mem~751_regout\,
	combout => \regFile_1|mem~1884_combout\);

-- Location: LCCOMB_X29_Y25_N12
\regFile_1|mem~1885\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1885_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1884_combout\ & ((\regFile_1|mem~1007_regout\))) # (!\regFile_1|mem~1884_combout\ & (\regFile_1|mem~879_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~879_regout\,
	datac => \regFile_1|mem~1007_regout\,
	datad => \regFile_1|mem~1884_combout\,
	combout => \regFile_1|mem~1885_combout\);

-- Location: LCCOMB_X33_Y23_N22
\regFile_1|mem~943feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~943feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~943feeder_combout\);

-- Location: LCFF_X33_Y23_N23
\regFile_1|mem~943\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~943feeder_combout\,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~943_regout\);

-- Location: LCCOMB_X33_Y23_N24
\regFile_1|mem~815feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~815feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~815feeder_combout\);

-- Location: LCFF_X33_Y23_N25
\regFile_1|mem~815\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~815feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~815_regout\);

-- Location: LCFF_X36_Y23_N13
\regFile_1|mem~559\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~559_regout\);

-- Location: LCFF_X36_Y23_N3
\regFile_1|mem~687\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~687_regout\);

-- Location: LCCOMB_X36_Y23_N12
\regFile_1|mem~1886\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1886_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~687_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~559_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~559_regout\,
	datad => \regFile_1|mem~687_regout\,
	combout => \regFile_1|mem~1886_combout\);

-- Location: LCCOMB_X33_Y23_N2
\regFile_1|mem~1887\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1887_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1886_combout\ & (\regFile_1|mem~943_regout\)) # (!\regFile_1|mem~1886_combout\ & ((\regFile_1|mem~815_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~943_regout\,
	datac => \regFile_1|mem~815_regout\,
	datad => \regFile_1|mem~1886_combout\,
	combout => \regFile_1|mem~1887_combout\);

-- Location: LCCOMB_X28_Y22_N8
\regFile_1|mem~1888\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1888_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~1885_combout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~1887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1885_combout\,
	datad => \regFile_1|mem~1887_combout\,
	combout => \regFile_1|mem~1888_combout\);

-- Location: LCCOMB_X36_Y20_N8
\regFile_1|mem~1039feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1039feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~1039feeder_combout\);

-- Location: LCFF_X36_Y20_N9
\regFile_1|mem~1039\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1039feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1039_regout\);

-- Location: LCFF_X29_Y17_N23
\regFile_1|mem~655\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~655_regout\);

-- Location: LCFF_X29_Y17_N1
\regFile_1|mem~911\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~911_regout\);

-- Location: LCCOMB_X29_Y17_N22
\regFile_1|mem~1889\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1889_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~911_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~655_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~655_regout\,
	datad => \regFile_1|mem~911_regout\,
	combout => \regFile_1|mem~1889_combout\);

-- Location: LCCOMB_X36_Y20_N26
\regFile_1|mem~1890\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1890_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1889_combout\ & ((\regFile_1|mem~1039_regout\))) # (!\regFile_1|mem~1889_combout\ & (\regFile_1|mem~783_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~783_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1039_regout\,
	datad => \regFile_1|mem~1889_combout\,
	combout => \regFile_1|mem~1890_combout\);

-- Location: LCCOMB_X28_Y22_N18
\regFile_1|mem~1891\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1891_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1888_combout\ & ((\regFile_1|mem~1890_combout\))) # (!\regFile_1|mem~1888_combout\ & (\regFile_1|mem~1883_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1883_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1888_combout\,
	datad => \regFile_1|mem~1890_combout\,
	combout => \regFile_1|mem~1891_combout\);

-- Location: LCCOMB_X28_Y22_N14
\regFile_1|o_rReg2[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[9]~9_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1891_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1901_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1901_combout\,
	datad => \regFile_1|mem~1891_combout\,
	combout => \regFile_1|o_rReg2[9]~9_combout\);

-- Location: LCCOMB_X29_Y20_N20
\ula_1|ula_1|SS0|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~20_combout\ = ((\regFile_1|o_rReg1[10]~10_combout\ $ (\regFile_1|o_rReg2[10]~10_combout\ $ (!\ula_1|ula_1|SS0|Add1~19\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~21\ = CARRY((\regFile_1|o_rReg1[10]~10_combout\ & ((\regFile_1|o_rReg2[10]~10_combout\) # (!\ula_1|ula_1|SS0|Add1~19\))) # (!\regFile_1|o_rReg1[10]~10_combout\ & (\regFile_1|o_rReg2[10]~10_combout\ & !\ula_1|ula_1|SS0|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[10]~10_combout\,
	datab => \regFile_1|o_rReg2[10]~10_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~19\,
	combout => \ula_1|ula_1|SS0|Add1~20_combout\,
	cout => \ula_1|ula_1|SS0|Add1~21\);

-- Location: LCCOMB_X31_Y20_N20
\ula_1|ula_1|SS0|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~20_combout\ = ((\regFile_1|o_rReg1[10]~10_combout\ $ (\regFile_1|o_rReg2[10]~10_combout\ $ (\ula_1|ula_1|SS0|Add0~19\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~21\ = CARRY((\regFile_1|o_rReg1[10]~10_combout\ & ((!\ula_1|ula_1|SS0|Add0~19\) # (!\regFile_1|o_rReg2[10]~10_combout\))) # (!\regFile_1|o_rReg1[10]~10_combout\ & (!\regFile_1|o_rReg2[10]~10_combout\ & !\ula_1|ula_1|SS0|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[10]~10_combout\,
	datab => \regFile_1|o_rReg2[10]~10_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~19\,
	combout => \ula_1|ula_1|SS0|Add0~20_combout\,
	cout => \ula_1|ula_1|SS0|Add0~21\);

-- Location: LCCOMB_X32_Y24_N28
\i_wData3[10]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[10]~37_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[10]~36_combout\ & ((\ula_1|ula_1|SS0|Add0~20_combout\))) # (!\i_wData3[10]~36_combout\ & (\ula_1|ula_1|SS0|Add1~20_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[10]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[10]~36_combout\,
	datac => \ula_1|ula_1|SS0|Add1~20_combout\,
	datad => \ula_1|ula_1|SS0|Add0~20_combout\,
	combout => \i_wData3[10]~37_combout\);

-- Location: LCCOMB_X33_Y24_N0
\i_wData3[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[10]~38_combout\ = (\loadValue~combout\(10) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[10]~37_combout\)))) # (!\loadValue~combout\(10) & (((\i_wData3[30]~7_combout\ & \i_wData3[10]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(10),
	datab => \load_en~combout\,
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[10]~37_combout\,
	combout => \i_wData3[10]~38_combout\);

-- Location: LCFF_X29_Y24_N1
\regFile_1|mem~272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~272_regout\);

-- Location: LCFF_X31_Y21_N21
\regFile_1|mem~208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~208_regout\);

-- Location: LCFF_X31_Y21_N11
\regFile_1|mem~176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~176_regout\);

-- Location: LCFF_X29_Y22_N13
\regFile_1|mem~240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~240_regout\);

-- Location: LCCOMB_X31_Y21_N10
\regFile_1|mem~1914\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1914_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~240_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~176_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~176_regout\,
	datad => \regFile_1|mem~240_regout\,
	combout => \regFile_1|mem~1914_combout\);

-- Location: LCCOMB_X31_Y21_N20
\regFile_1|mem~1915\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1915_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1914_combout\ & (\regFile_1|mem~272_regout\)) # (!\regFile_1|mem~1914_combout\ & ((\regFile_1|mem~208_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~272_regout\,
	datac => \regFile_1|mem~208_regout\,
	datad => \regFile_1|mem~1914_combout\,
	combout => \regFile_1|mem~1915_combout\);

-- Location: LCFF_X31_Y25_N19
\regFile_1|mem~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~144_regout\);

-- Location: LCFF_X30_Y25_N7
\regFile_1|mem~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~112_regout\);

-- Location: LCFF_X31_Y25_N9
\regFile_1|mem~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~48_regout\);

-- Location: LCFF_X30_Y25_N13
\regFile_1|mem~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~80_regout\);

-- Location: LCCOMB_X31_Y25_N4
\regFile_1|mem~1916\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1916_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~80_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~48_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~48_regout\,
	datad => \regFile_1|mem~80_regout\,
	combout => \regFile_1|mem~1916_combout\);

-- Location: LCCOMB_X30_Y25_N6
\regFile_1|mem~1917\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1917_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1916_combout\ & (\regFile_1|mem~144_regout\)) # (!\regFile_1|mem~1916_combout\ & ((\regFile_1|mem~112_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~144_regout\,
	datac => \regFile_1|mem~112_regout\,
	datad => \regFile_1|mem~1916_combout\,
	combout => \regFile_1|mem~1917_combout\);

-- Location: LCCOMB_X31_Y24_N14
\regFile_1|mem~1918\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1918_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~1915_combout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~1917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1915_combout\,
	datad => \regFile_1|mem~1917_combout\,
	combout => \regFile_1|mem~1918_combout\);

-- Location: LCFF_X27_Y22_N29
\regFile_1|mem~528\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~528_regout\);

-- Location: LCFF_X27_Y22_N31
\regFile_1|mem~464\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~464_regout\);

-- Location: LCFF_X29_Y18_N15
\regFile_1|mem~432\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~432_regout\);

-- Location: LCFF_X29_Y22_N17
\regFile_1|mem~496\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~496_regout\);

-- Location: LCCOMB_X29_Y18_N14
\regFile_1|mem~1919\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1919_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~496_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~432_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~432_regout\,
	datad => \regFile_1|mem~496_regout\,
	combout => \regFile_1|mem~1919_combout\);

-- Location: LCCOMB_X27_Y22_N30
\regFile_1|mem~1920\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1920_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1919_combout\ & (\regFile_1|mem~528_regout\)) # (!\regFile_1|mem~1919_combout\ & ((\regFile_1|mem~464_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~528_regout\,
	datac => \regFile_1|mem~464_regout\,
	datad => \regFile_1|mem~1919_combout\,
	combout => \regFile_1|mem~1920_combout\);

-- Location: LCCOMB_X31_Y24_N24
\regFile_1|mem~1921\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1921_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1918_combout\ & ((\regFile_1|mem~1920_combout\))) # (!\regFile_1|mem~1918_combout\ & (\regFile_1|mem~1913_combout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1913_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1918_combout\,
	datad => \regFile_1|mem~1920_combout\,
	combout => \regFile_1|mem~1921_combout\);

-- Location: LCCOMB_X33_Y25_N22
\regFile_1|mem~1008feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1008feeder_combout\ = \i_wData3[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[10]~38_combout\,
	combout => \regFile_1|mem~1008feeder_combout\);

-- Location: LCFF_X33_Y25_N23
\regFile_1|mem~1008\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1008feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1008_regout\);

-- Location: LCCOMB_X32_Y25_N30
\regFile_1|mem~752feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~752feeder_combout\ = \i_wData3[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[10]~38_combout\,
	combout => \regFile_1|mem~752feeder_combout\);

-- Location: LCFF_X32_Y25_N31
\regFile_1|mem~752\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~752feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~752_regout\);

-- Location: LCFF_X32_Y25_N25
\regFile_1|mem~624\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~624_regout\);

-- Location: LCCOMB_X34_Y25_N24
\regFile_1|mem~880feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~880feeder_combout\ = \i_wData3[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[10]~38_combout\,
	combout => \regFile_1|mem~880feeder_combout\);

-- Location: LCFF_X34_Y25_N25
\regFile_1|mem~880\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~880feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~880_regout\);

-- Location: LCCOMB_X32_Y25_N24
\regFile_1|mem~1902\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1902_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~880_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~624_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~624_regout\,
	datad => \regFile_1|mem~880_regout\,
	combout => \regFile_1|mem~1902_combout\);

-- Location: LCCOMB_X33_Y25_N8
\regFile_1|mem~1903\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1903_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1902_combout\ & (\regFile_1|mem~1008_regout\)) # (!\regFile_1|mem~1902_combout\ & ((\regFile_1|mem~752_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1008_regout\,
	datac => \regFile_1|mem~752_regout\,
	datad => \regFile_1|mem~1902_combout\,
	combout => \regFile_1|mem~1903_combout\);

-- Location: LCFF_X33_Y24_N1
\regFile_1|mem~1040\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[10]~38_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1040_regout\);

-- Location: LCFF_X35_Y24_N31
\regFile_1|mem~656\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~656_regout\);

-- Location: LCFF_X34_Y24_N9
\regFile_1|mem~784\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~784_regout\);

-- Location: LCCOMB_X35_Y24_N12
\regFile_1|mem~1909\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1909_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~784_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~656_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~656_regout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~784_regout\,
	combout => \regFile_1|mem~1909_combout\);

-- Location: LCCOMB_X36_Y24_N12
\regFile_1|mem~1910\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1910_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1909_combout\ & ((\regFile_1|mem~1040_regout\))) # (!\regFile_1|mem~1909_combout\ & (\regFile_1|mem~912_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~912_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1040_regout\,
	datad => \regFile_1|mem~1909_combout\,
	combout => \regFile_1|mem~1910_combout\);

-- Location: LCCOMB_X32_Y23_N4
\regFile_1|mem~688feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~688feeder_combout\ = \i_wData3[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[10]~38_combout\,
	combout => \regFile_1|mem~688feeder_combout\);

-- Location: LCFF_X32_Y23_N5
\regFile_1|mem~688\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~688feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~688_regout\);

-- Location: LCFF_X33_Y23_N11
\regFile_1|mem~944\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~944_regout\);

-- Location: LCFF_X33_Y24_N15
\regFile_1|mem~560\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~560_regout\);

-- Location: LCFF_X33_Y23_N7
\regFile_1|mem~816\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~816_regout\);

-- Location: LCCOMB_X33_Y24_N24
\regFile_1|mem~1906\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1906_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~816_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~560_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~560_regout\,
	datad => \regFile_1|mem~816_regout\,
	combout => \regFile_1|mem~1906_combout\);

-- Location: LCCOMB_X33_Y23_N10
\regFile_1|mem~1907\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1907_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1906_combout\ & ((\regFile_1|mem~944_regout\))) # (!\regFile_1|mem~1906_combout\ & (\regFile_1|mem~688_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~688_regout\,
	datac => \regFile_1|mem~944_regout\,
	datad => \regFile_1|mem~1906_combout\,
	combout => \regFile_1|mem~1907_combout\);

-- Location: LCCOMB_X29_Y26_N8
\regFile_1|mem~976feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~976feeder_combout\ = \i_wData3[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[10]~38_combout\,
	combout => \regFile_1|mem~976feeder_combout\);

-- Location: LCFF_X29_Y26_N9
\regFile_1|mem~976\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~976feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~976_regout\);

-- Location: LCFF_X29_Y23_N23
\regFile_1|mem~848\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~848_regout\);

-- Location: LCCOMB_X25_Y23_N16
\regFile_1|mem~592feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~592feeder_combout\ = \i_wData3[10]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[10]~38_combout\,
	combout => \regFile_1|mem~592feeder_combout\);

-- Location: LCFF_X25_Y23_N17
\regFile_1|mem~592\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~592feeder_combout\,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~592_regout\);

-- Location: LCFF_X29_Y23_N1
\regFile_1|mem~720\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~720_regout\);

-- Location: LCCOMB_X25_Y23_N20
\regFile_1|mem~1904\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1904_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~720_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~592_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~592_regout\,
	datad => \regFile_1|mem~720_regout\,
	combout => \regFile_1|mem~1904_combout\);

-- Location: LCCOMB_X29_Y23_N22
\regFile_1|mem~1905\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1905_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1904_combout\ & (\regFile_1|mem~976_regout\)) # (!\regFile_1|mem~1904_combout\ & ((\regFile_1|mem~848_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~976_regout\,
	datac => \regFile_1|mem~848_regout\,
	datad => \regFile_1|mem~1904_combout\,
	combout => \regFile_1|mem~1905_combout\);

-- Location: LCCOMB_X32_Y24_N22
\regFile_1|mem~1908\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1908_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~1905_combout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~1907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~1907_combout\,
	datad => \regFile_1|mem~1905_combout\,
	combout => \regFile_1|mem~1908_combout\);

-- Location: LCCOMB_X32_Y24_N20
\regFile_1|mem~1911\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1911_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1908_combout\ & ((\regFile_1|mem~1910_combout\))) # (!\regFile_1|mem~1908_combout\ & (\regFile_1|mem~1903_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1903_combout\,
	datac => \regFile_1|mem~1910_combout\,
	datad => \regFile_1|mem~1908_combout\,
	combout => \regFile_1|mem~1911_combout\);

-- Location: LCCOMB_X31_Y24_N10
\regFile_1|o_rReg2[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[10]~10_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1911_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1921_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1921_combout\,
	datad => \regFile_1|mem~1911_combout\,
	combout => \regFile_1|o_rReg2[10]~10_combout\);

-- Location: LCCOMB_X31_Y20_N22
\ula_1|ula_1|SS0|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~22_combout\ = (\regFile_1|o_rReg2[11]~11_combout\ & ((\regFile_1|o_rReg1[11]~11_combout\ & (!\ula_1|ula_1|SS0|Add0~21\)) # (!\regFile_1|o_rReg1[11]~11_combout\ & ((\ula_1|ula_1|SS0|Add0~21\) # (GND))))) # 
-- (!\regFile_1|o_rReg2[11]~11_combout\ & ((\regFile_1|o_rReg1[11]~11_combout\ & (\ula_1|ula_1|SS0|Add0~21\ & VCC)) # (!\regFile_1|o_rReg1[11]~11_combout\ & (!\ula_1|ula_1|SS0|Add0~21\))))
-- \ula_1|ula_1|SS0|Add0~23\ = CARRY((\regFile_1|o_rReg2[11]~11_combout\ & ((!\ula_1|ula_1|SS0|Add0~21\) # (!\regFile_1|o_rReg1[11]~11_combout\))) # (!\regFile_1|o_rReg2[11]~11_combout\ & (!\regFile_1|o_rReg1[11]~11_combout\ & !\ula_1|ula_1|SS0|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[11]~11_combout\,
	datab => \regFile_1|o_rReg1[11]~11_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~21\,
	combout => \ula_1|ula_1|SS0|Add0~22_combout\,
	cout => \ula_1|ula_1|SS0|Add0~23\);

-- Location: LCCOMB_X29_Y20_N22
\ula_1|ula_1|SS0|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~22_combout\ = (\regFile_1|o_rReg1[11]~11_combout\ & ((\regFile_1|o_rReg2[11]~11_combout\ & (\ula_1|ula_1|SS0|Add1~21\ & VCC)) # (!\regFile_1|o_rReg2[11]~11_combout\ & (!\ula_1|ula_1|SS0|Add1~21\)))) # 
-- (!\regFile_1|o_rReg1[11]~11_combout\ & ((\regFile_1|o_rReg2[11]~11_combout\ & (!\ula_1|ula_1|SS0|Add1~21\)) # (!\regFile_1|o_rReg2[11]~11_combout\ & ((\ula_1|ula_1|SS0|Add1~21\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~23\ = CARRY((\regFile_1|o_rReg1[11]~11_combout\ & (!\regFile_1|o_rReg2[11]~11_combout\ & !\ula_1|ula_1|SS0|Add1~21\)) # (!\regFile_1|o_rReg1[11]~11_combout\ & ((!\ula_1|ula_1|SS0|Add1~21\) # (!\regFile_1|o_rReg2[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[11]~11_combout\,
	datab => \regFile_1|o_rReg2[11]~11_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~21\,
	combout => \ula_1|ula_1|SS0|Add1~22_combout\,
	cout => \ula_1|ula_1|SS0|Add1~23\);

-- Location: LCCOMB_X32_Y23_N28
\i_wData3[11]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[11]~40_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[11]~39_combout\ & (\ula_1|ula_1|SS0|Add0~22_combout\)) # (!\i_wData3[11]~39_combout\ & ((\ula_1|ula_1|SS0|Add1~22_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[11]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[11]~39_combout\,
	datac => \ula_1|ula_1|SS0|Add0~22_combout\,
	datad => \ula_1|ula_1|SS0|Add1~22_combout\,
	combout => \i_wData3[11]~40_combout\);

-- Location: LCCOMB_X32_Y23_N30
\i_wData3[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[11]~41_combout\ = (\load_en~combout\ & ((\loadValue~combout\(11)) # ((\i_wData3[30]~7_combout\ & \i_wData3[11]~40_combout\)))) # (!\load_en~combout\ & (((\i_wData3[30]~7_combout\ & \i_wData3[11]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \loadValue~combout\(11),
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[11]~40_combout\,
	combout => \i_wData3[11]~41_combout\);

-- Location: LCFF_X27_Y21_N9
\regFile_1|mem~785\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~785_regout\);

-- Location: LCCOMB_X32_Y21_N28
\regFile_1|mem~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1289_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~913_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~657_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~657_regout\,
	datad => \regFile_1|mem~913_regout\,
	combout => \regFile_1|mem~1289_combout\);

-- Location: LCCOMB_X32_Y21_N26
\regFile_1|mem~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1290_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1289_combout\ & (\regFile_1|mem~1041_regout\)) # (!\regFile_1|mem~1289_combout\ & ((\regFile_1|mem~785_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1041_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~785_regout\,
	datad => \regFile_1|mem~1289_combout\,
	combout => \regFile_1|mem~1290_combout\);

-- Location: LCFF_X28_Y23_N7
\regFile_1|mem~977\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~977_regout\);

-- Location: LCFF_X29_Y23_N21
\regFile_1|mem~721\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~721_regout\);

-- Location: LCFF_X29_Y23_N3
\regFile_1|mem~849\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~849_regout\);

-- Location: LCFF_X28_Y23_N17
\regFile_1|mem~593\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~593_regout\);

-- Location: LCCOMB_X29_Y23_N2
\regFile_1|mem~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1282_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~849_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~593_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~849_regout\,
	datad => \regFile_1|mem~593_regout\,
	combout => \regFile_1|mem~1282_combout\);

-- Location: LCCOMB_X29_Y23_N20
\regFile_1|mem~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1283_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1282_combout\ & (\regFile_1|mem~977_regout\)) # (!\regFile_1|mem~1282_combout\ & ((\regFile_1|mem~721_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~977_regout\,
	datac => \regFile_1|mem~721_regout\,
	datad => \regFile_1|mem~1282_combout\,
	combout => \regFile_1|mem~1283_combout\);

-- Location: LCCOMB_X31_Y23_N14
\regFile_1|mem~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1291_combout\ = (\regFile_1|mem~1288_combout\ & (((\regFile_1|mem~1290_combout\)) # (!\i_rAddr1~combout\(0)))) # (!\regFile_1|mem~1288_combout\ & (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1288_combout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1290_combout\,
	datad => \regFile_1|mem~1283_combout\,
	combout => \regFile_1|mem~1291_combout\);

-- Location: LCCOMB_X29_Y16_N6
\regFile_1|mem~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1293_combout\ = (\regFile_1|mem~1292_combout\ & (((\regFile_1|mem~273_regout\)) # (!\i_rAddr1~combout\(1)))) # (!\regFile_1|mem~1292_combout\ & (\i_rAddr1~combout\(1) & ((\regFile_1|mem~241_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1292_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~273_regout\,
	datad => \regFile_1|mem~241_regout\,
	combout => \regFile_1|mem~1293_combout\);

-- Location: LCFF_X28_Y15_N19
\regFile_1|mem~497\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[11]~41_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~497_regout\);

-- Location: LCCOMB_X29_Y15_N2
\regFile_1|mem~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1299_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~465_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~433_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~465_regout\,
	datad => \regFile_1|mem~433_regout\,
	combout => \regFile_1|mem~1299_combout\);

-- Location: LCCOMB_X28_Y15_N18
\regFile_1|mem~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1300_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1299_combout\ & (\regFile_1|mem~529_regout\)) # (!\regFile_1|mem~1299_combout\ & ((\regFile_1|mem~497_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~529_regout\,
	datac => \regFile_1|mem~497_regout\,
	datad => \regFile_1|mem~1299_combout\,
	combout => \regFile_1|mem~1300_combout\);

-- Location: LCCOMB_X31_Y23_N22
\regFile_1|mem~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1301_combout\ = (\regFile_1|mem~1298_combout\ & (((\regFile_1|mem~1300_combout\) # (!\i_rAddr1~combout\(2))))) # (!\regFile_1|mem~1298_combout\ & (\regFile_1|mem~1293_combout\ & ((\i_rAddr1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1298_combout\,
	datab => \regFile_1|mem~1293_combout\,
	datac => \regFile_1|mem~1300_combout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1301_combout\);

-- Location: LCCOMB_X31_Y23_N8
\regFile_1|o_rReg1[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[11]~11_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1291_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1291_combout\,
	datad => \regFile_1|mem~1301_combout\,
	combout => \regFile_1|o_rReg1[11]~11_combout\);

-- Location: LCCOMB_X31_Y20_N24
\ula_1|ula_1|SS0|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~24_combout\ = ((\regFile_1|o_rReg2[12]~12_combout\ $ (\regFile_1|o_rReg1[12]~12_combout\ $ (\ula_1|ula_1|SS0|Add0~23\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~25\ = CARRY((\regFile_1|o_rReg2[12]~12_combout\ & (\regFile_1|o_rReg1[12]~12_combout\ & !\ula_1|ula_1|SS0|Add0~23\)) # (!\regFile_1|o_rReg2[12]~12_combout\ & ((\regFile_1|o_rReg1[12]~12_combout\) # (!\ula_1|ula_1|SS0|Add0~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[12]~12_combout\,
	datab => \regFile_1|o_rReg1[12]~12_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~23\,
	combout => \ula_1|ula_1|SS0|Add0~24_combout\,
	cout => \ula_1|ula_1|SS0|Add0~25\);

-- Location: LCCOMB_X29_Y20_N24
\ula_1|ula_1|SS0|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~24_combout\ = ((\regFile_1|o_rReg2[12]~12_combout\ $ (\regFile_1|o_rReg1[12]~12_combout\ $ (!\ula_1|ula_1|SS0|Add1~23\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~25\ = CARRY((\regFile_1|o_rReg2[12]~12_combout\ & ((\regFile_1|o_rReg1[12]~12_combout\) # (!\ula_1|ula_1|SS0|Add1~23\))) # (!\regFile_1|o_rReg2[12]~12_combout\ & (\regFile_1|o_rReg1[12]~12_combout\ & !\ula_1|ula_1|SS0|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[12]~12_combout\,
	datab => \regFile_1|o_rReg1[12]~12_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~23\,
	combout => \ula_1|ula_1|SS0|Add1~24_combout\,
	cout => \ula_1|ula_1|SS0|Add1~25\);

-- Location: LCCOMB_X28_Y24_N28
\i_wData3[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[12]~43_combout\ = (\i_wData3[12]~42_combout\ & (((\ula_1|ula_1|SS0|Add0~24_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\))) # (!\i_wData3[12]~42_combout\ & (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\ula_1|ula_1|SS0|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[12]~42_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \ula_1|ula_1|SS0|Add0~24_combout\,
	datad => \ula_1|ula_1|SS0|Add1~24_combout\,
	combout => \i_wData3[12]~43_combout\);

-- Location: LCCOMB_X28_Y24_N14
\i_wData3[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[12]~44_combout\ = (\load_en~combout\ & ((\loadValue~combout\(12)) # ((\i_wData3[30]~7_combout\ & \i_wData3[12]~43_combout\)))) # (!\load_en~combout\ & (\i_wData3[30]~7_combout\ & ((\i_wData3[12]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \i_wData3[30]~7_combout\,
	datac => \loadValue~combout\(12),
	datad => \i_wData3[12]~43_combout\,
	combout => \i_wData3[12]~44_combout\);

-- Location: LCFF_X28_Y24_N1
\regFile_1|mem~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~146_regout\);

-- Location: LCFF_X30_Y25_N5
\regFile_1|mem~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~114_regout\);

-- Location: LCFF_X30_Y25_N15
\regFile_1|mem~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~82_regout\);

-- Location: LCCOMB_X31_Y25_N30
\regFile_1|mem~50feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~50feeder_combout\ = \i_wData3[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[12]~44_combout\,
	combout => \regFile_1|mem~50feeder_combout\);

-- Location: LCFF_X31_Y25_N31
\regFile_1|mem~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~50feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~50_regout\);

-- Location: LCCOMB_X30_Y25_N14
\regFile_1|mem~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1316_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~82_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~50_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~82_regout\,
	datad => \regFile_1|mem~50_regout\,
	combout => \regFile_1|mem~1316_combout\);

-- Location: LCCOMB_X30_Y25_N4
\regFile_1|mem~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1317_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1316_combout\ & (\regFile_1|mem~146_regout\)) # (!\regFile_1|mem~1316_combout\ & ((\regFile_1|mem~114_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~146_regout\,
	datac => \regFile_1|mem~114_regout\,
	datad => \regFile_1|mem~1316_combout\,
	combout => \regFile_1|mem~1317_combout\);

-- Location: LCCOMB_X29_Y16_N0
\regFile_1|mem~274feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~274feeder_combout\ = \i_wData3[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[12]~44_combout\,
	combout => \regFile_1|mem~274feeder_combout\);

-- Location: LCFF_X29_Y16_N1
\regFile_1|mem~274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~274feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~274_regout\);

-- Location: LCFF_X30_Y22_N1
\regFile_1|mem~210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~210_regout\);

-- Location: LCFF_X30_Y22_N15
\regFile_1|mem~178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~178_regout\);

-- Location: LCFF_X29_Y22_N9
\regFile_1|mem~242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~242_regout\);

-- Location: LCCOMB_X29_Y22_N8
\regFile_1|mem~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1314_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~242_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~178_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~178_regout\,
	datac => \regFile_1|mem~242_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1314_combout\);

-- Location: LCCOMB_X30_Y22_N0
\regFile_1|mem~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1315_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1314_combout\ & (\regFile_1|mem~274_regout\)) # (!\regFile_1|mem~1314_combout\ & ((\regFile_1|mem~210_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~274_regout\,
	datac => \regFile_1|mem~210_regout\,
	datad => \regFile_1|mem~1314_combout\,
	combout => \regFile_1|mem~1315_combout\);

-- Location: LCCOMB_X30_Y23_N26
\regFile_1|mem~1318\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1318_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~1315_combout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1317_combout\,
	datad => \regFile_1|mem~1315_combout\,
	combout => \regFile_1|mem~1318_combout\);

-- Location: LCCOMB_X27_Y22_N14
\regFile_1|mem~466feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~466feeder_combout\ = \i_wData3[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[12]~44_combout\,
	combout => \regFile_1|mem~466feeder_combout\);

-- Location: LCFF_X27_Y22_N15
\regFile_1|mem~466\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~466feeder_combout\,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~466_regout\);

-- Location: LCCOMB_X27_Y22_N16
\regFile_1|mem~530feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~530feeder_combout\ = \i_wData3[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[12]~44_combout\,
	combout => \regFile_1|mem~530feeder_combout\);

-- Location: LCFF_X27_Y22_N17
\regFile_1|mem~530\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~530feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~530_regout\);

-- Location: LCFF_X28_Y15_N31
\regFile_1|mem~498\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~498_regout\);

-- Location: LCCOMB_X28_Y15_N24
\regFile_1|mem~434feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~434feeder_combout\ = \i_wData3[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[12]~44_combout\,
	combout => \regFile_1|mem~434feeder_combout\);

-- Location: LCFF_X28_Y15_N25
\regFile_1|mem~434\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~434feeder_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~434_regout\);

-- Location: LCCOMB_X28_Y15_N30
\regFile_1|mem~1319\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1319_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~498_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~434_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~498_regout\,
	datad => \regFile_1|mem~434_regout\,
	combout => \regFile_1|mem~1319_combout\);

-- Location: LCCOMB_X27_Y22_N10
\regFile_1|mem~1320\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1320_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1319_combout\ & ((\regFile_1|mem~530_regout\))) # (!\regFile_1|mem~1319_combout\ & (\regFile_1|mem~466_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~466_regout\,
	datac => \regFile_1|mem~530_regout\,
	datad => \regFile_1|mem~1319_combout\,
	combout => \regFile_1|mem~1320_combout\);

-- Location: LCFF_X30_Y24_N11
\regFile_1|mem~402\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~402_regout\);

-- Location: LCFF_X25_Y24_N19
\regFile_1|mem~338\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~338_regout\);

-- Location: LCFF_X30_Y24_N13
\regFile_1|mem~306\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~306_regout\);

-- Location: LCCOMB_X25_Y24_N18
\regFile_1|mem~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1312_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~338_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~306_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~338_regout\,
	datad => \regFile_1|mem~306_regout\,
	combout => \regFile_1|mem~1312_combout\);

-- Location: LCCOMB_X25_Y24_N16
\regFile_1|mem~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1313_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1312_combout\ & ((\regFile_1|mem~402_regout\))) # (!\regFile_1|mem~1312_combout\ & (\regFile_1|mem~370_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~370_regout\,
	datab => \regFile_1|mem~402_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~1312_combout\,
	combout => \regFile_1|mem~1313_combout\);

-- Location: LCCOMB_X30_Y23_N20
\regFile_1|mem~1321\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1321_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1318_combout\ & (\regFile_1|mem~1320_combout\)) # (!\regFile_1|mem~1318_combout\ & ((\regFile_1|mem~1313_combout\))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1318_combout\,
	datac => \regFile_1|mem~1320_combout\,
	datad => \regFile_1|mem~1313_combout\,
	combout => \regFile_1|mem~1321_combout\);

-- Location: LCCOMB_X32_Y23_N26
\regFile_1|mem~690feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~690feeder_combout\ = \i_wData3[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[12]~44_combout\,
	combout => \regFile_1|mem~690feeder_combout\);

-- Location: LCFF_X32_Y23_N27
\regFile_1|mem~690\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~690feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~690_regout\);

-- Location: LCFF_X33_Y23_N9
\regFile_1|mem~946\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~946_regout\);

-- Location: LCFF_X33_Y23_N1
\regFile_1|mem~818\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~818_regout\);

-- Location: LCFF_X33_Y24_N9
\regFile_1|mem~562\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~562_regout\);

-- Location: LCCOMB_X33_Y23_N30
\regFile_1|mem~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1306_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~818_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~562_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~818_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~562_regout\,
	combout => \regFile_1|mem~1306_combout\);

-- Location: LCCOMB_X32_Y23_N0
\regFile_1|mem~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1307_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1306_combout\ & ((\regFile_1|mem~946_regout\))) # (!\regFile_1|mem~1306_combout\ & (\regFile_1|mem~690_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~690_regout\,
	datac => \regFile_1|mem~946_regout\,
	datad => \regFile_1|mem~1306_combout\,
	combout => \regFile_1|mem~1307_combout\);

-- Location: LCFF_X29_Y23_N17
\regFile_1|mem~850\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~850_regout\);

-- Location: LCFF_X25_Y23_N7
\regFile_1|mem~978\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~978_regout\);

-- Location: LCFF_X29_Y23_N7
\regFile_1|mem~722\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~722_regout\);

-- Location: LCFF_X28_Y23_N13
\regFile_1|mem~594\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~594_regout\);

-- Location: LCCOMB_X29_Y23_N6
\regFile_1|mem~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1304_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~722_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~594_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~722_regout\,
	datad => \regFile_1|mem~594_regout\,
	combout => \regFile_1|mem~1304_combout\);

-- Location: LCCOMB_X25_Y23_N6
\regFile_1|mem~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1305_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1304_combout\ & ((\regFile_1|mem~978_regout\))) # (!\regFile_1|mem~1304_combout\ & (\regFile_1|mem~850_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~850_regout\,
	datac => \regFile_1|mem~978_regout\,
	datad => \regFile_1|mem~1304_combout\,
	combout => \regFile_1|mem~1305_combout\);

-- Location: LCCOMB_X30_Y23_N30
\regFile_1|mem~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1308_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~1305_combout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1307_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1307_combout\,
	datad => \regFile_1|mem~1305_combout\,
	combout => \regFile_1|mem~1308_combout\);

-- Location: LCFF_X32_Y25_N5
\regFile_1|mem~754\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~754_regout\);

-- Location: LCFF_X29_Y25_N19
\regFile_1|mem~1010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1010_regout\);

-- Location: LCFF_X29_Y25_N29
\regFile_1|mem~882\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~882_regout\);

-- Location: LCFF_X32_Y25_N7
\regFile_1|mem~626\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~626_regout\);

-- Location: LCCOMB_X29_Y25_N28
\regFile_1|mem~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1302_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~882_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~626_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~882_regout\,
	datad => \regFile_1|mem~626_regout\,
	combout => \regFile_1|mem~1302_combout\);

-- Location: LCCOMB_X29_Y25_N18
\regFile_1|mem~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1303_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1302_combout\ & ((\regFile_1|mem~1010_regout\))) # (!\regFile_1|mem~1302_combout\ & (\regFile_1|mem~754_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~754_regout\,
	datac => \regFile_1|mem~1010_regout\,
	datad => \regFile_1|mem~1302_combout\,
	combout => \regFile_1|mem~1303_combout\);

-- Location: LCFF_X33_Y24_N31
\regFile_1|mem~1042\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1042_regout\);

-- Location: LCFF_X28_Y24_N31
\regFile_1|mem~914\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~914_regout\);

-- Location: LCFF_X35_Y24_N17
\regFile_1|mem~658\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~658_regout\);

-- Location: LCCOMB_X34_Y24_N28
\regFile_1|mem~786feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~786feeder_combout\ = \i_wData3[12]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[12]~44_combout\,
	combout => \regFile_1|mem~786feeder_combout\);

-- Location: LCFF_X34_Y24_N29
\regFile_1|mem~786\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~786feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~786_regout\);

-- Location: LCCOMB_X34_Y24_N26
\regFile_1|mem~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1309_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~786_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~658_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~658_regout\,
	datad => \regFile_1|mem~786_regout\,
	combout => \regFile_1|mem~1309_combout\);

-- Location: LCCOMB_X28_Y24_N30
\regFile_1|mem~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1310_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1309_combout\ & (\regFile_1|mem~1042_regout\)) # (!\regFile_1|mem~1309_combout\ & ((\regFile_1|mem~914_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1042_regout\,
	datac => \regFile_1|mem~914_regout\,
	datad => \regFile_1|mem~1309_combout\,
	combout => \regFile_1|mem~1310_combout\);

-- Location: LCCOMB_X30_Y23_N28
\regFile_1|mem~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1311_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1308_combout\ & ((\regFile_1|mem~1310_combout\))) # (!\regFile_1|mem~1308_combout\ & (\regFile_1|mem~1303_combout\)))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1308_combout\,
	datac => \regFile_1|mem~1303_combout\,
	datad => \regFile_1|mem~1310_combout\,
	combout => \regFile_1|mem~1311_combout\);

-- Location: LCCOMB_X30_Y23_N22
\regFile_1|o_rReg1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[12]~12_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1311_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1321_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1321_combout\,
	datad => \regFile_1|mem~1311_combout\,
	combout => \regFile_1|o_rReg1[12]~12_combout\);

-- Location: LCCOMB_X31_Y20_N26
\ula_1|ula_1|SS0|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~26_combout\ = (\regFile_1|o_rReg1[13]~13_combout\ & ((\regFile_1|o_rReg2[13]~13_combout\ & (!\ula_1|ula_1|SS0|Add0~25\)) # (!\regFile_1|o_rReg2[13]~13_combout\ & (\ula_1|ula_1|SS0|Add0~25\ & VCC)))) # 
-- (!\regFile_1|o_rReg1[13]~13_combout\ & ((\regFile_1|o_rReg2[13]~13_combout\ & ((\ula_1|ula_1|SS0|Add0~25\) # (GND))) # (!\regFile_1|o_rReg2[13]~13_combout\ & (!\ula_1|ula_1|SS0|Add0~25\))))
-- \ula_1|ula_1|SS0|Add0~27\ = CARRY((\regFile_1|o_rReg1[13]~13_combout\ & (\regFile_1|o_rReg2[13]~13_combout\ & !\ula_1|ula_1|SS0|Add0~25\)) # (!\regFile_1|o_rReg1[13]~13_combout\ & ((\regFile_1|o_rReg2[13]~13_combout\) # (!\ula_1|ula_1|SS0|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[13]~13_combout\,
	datab => \regFile_1|o_rReg2[13]~13_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~25\,
	combout => \ula_1|ula_1|SS0|Add0~26_combout\,
	cout => \ula_1|ula_1|SS0|Add0~27\);

-- Location: LCCOMB_X29_Y20_N26
\ula_1|ula_1|SS0|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~26_combout\ = (\regFile_1|o_rReg1[13]~13_combout\ & ((\regFile_1|o_rReg2[13]~13_combout\ & (\ula_1|ula_1|SS0|Add1~25\ & VCC)) # (!\regFile_1|o_rReg2[13]~13_combout\ & (!\ula_1|ula_1|SS0|Add1~25\)))) # 
-- (!\regFile_1|o_rReg1[13]~13_combout\ & ((\regFile_1|o_rReg2[13]~13_combout\ & (!\ula_1|ula_1|SS0|Add1~25\)) # (!\regFile_1|o_rReg2[13]~13_combout\ & ((\ula_1|ula_1|SS0|Add1~25\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~27\ = CARRY((\regFile_1|o_rReg1[13]~13_combout\ & (!\regFile_1|o_rReg2[13]~13_combout\ & !\ula_1|ula_1|SS0|Add1~25\)) # (!\regFile_1|o_rReg1[13]~13_combout\ & ((!\ula_1|ula_1|SS0|Add1~25\) # (!\regFile_1|o_rReg2[13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[13]~13_combout\,
	datab => \regFile_1|o_rReg2[13]~13_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~25\,
	combout => \ula_1|ula_1|SS0|Add1~26_combout\,
	cout => \ula_1|ula_1|SS0|Add1~27\);

-- Location: LCCOMB_X30_Y22_N10
\i_wData3[13]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[13]~46_combout\ = (\i_wData3[13]~45_combout\ & (((\ula_1|ula_1|SS0|Add0~26_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\))) # (!\i_wData3[13]~45_combout\ & (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\ula_1|ula_1|SS0|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[13]~45_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \ula_1|ula_1|SS0|Add0~26_combout\,
	datad => \ula_1|ula_1|SS0|Add1~26_combout\,
	combout => \i_wData3[13]~46_combout\);

-- Location: LCCOMB_X30_Y22_N2
\i_wData3[13]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[13]~47_combout\ = (\loadValue~combout\(13) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[13]~46_combout\)))) # (!\loadValue~combout\(13) & (((\i_wData3[30]~7_combout\ & \i_wData3[13]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(13),
	datab => \load_en~combout\,
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[13]~46_combout\,
	combout => \i_wData3[13]~47_combout\);

-- Location: LCFF_X30_Y22_N13
\regFile_1|mem~211\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~211_regout\);

-- Location: LCFF_X30_Y22_N3
\regFile_1|mem~179\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[13]~47_combout\,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~179_regout\);

-- Location: LCCOMB_X30_Y22_N12
\regFile_1|mem~1972\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1972_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~211_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~179_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~211_regout\,
	datad => \regFile_1|mem~179_regout\,
	combout => \regFile_1|mem~1972_combout\);

-- Location: LCFF_X29_Y22_N3
\regFile_1|mem~243\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~243_regout\);

-- Location: LCFF_X34_Y23_N1
\regFile_1|mem~275\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~275_regout\);

-- Location: LCCOMB_X29_Y22_N2
\regFile_1|mem~1973\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1973_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1972_combout\ & ((\regFile_1|mem~275_regout\))) # (!\regFile_1|mem~1972_combout\ & (\regFile_1|mem~243_regout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~1972_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~1972_combout\,
	datac => \regFile_1|mem~243_regout\,
	datad => \regFile_1|mem~275_regout\,
	combout => \regFile_1|mem~1973_combout\);

-- Location: LCFF_X30_Y25_N31
\regFile_1|mem~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~115_regout\);

-- Location: LCFF_X31_Y25_N13
\regFile_1|mem~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~51_regout\);

-- Location: LCCOMB_X31_Y25_N22
\regFile_1|mem~1976\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1976_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~115_regout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~51_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~115_regout\,
	datad => \regFile_1|mem~51_regout\,
	combout => \regFile_1|mem~1976_combout\);

-- Location: LCFF_X31_Y25_N3
\regFile_1|mem~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~147_regout\);

-- Location: LCFF_X30_Y25_N25
\regFile_1|mem~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~83_regout\);

-- Location: LCCOMB_X31_Y25_N2
\regFile_1|mem~1977\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1977_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1976_combout\ & (\regFile_1|mem~147_regout\)) # (!\regFile_1|mem~1976_combout\ & ((\regFile_1|mem~83_regout\))))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~1976_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~1976_combout\,
	datac => \regFile_1|mem~147_regout\,
	datad => \regFile_1|mem~83_regout\,
	combout => \regFile_1|mem~1977_combout\);

-- Location: LCCOMB_X30_Y24_N22
\regFile_1|mem~403feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~403feeder_combout\ = \i_wData3[13]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[13]~47_combout\,
	combout => \regFile_1|mem~403feeder_combout\);

-- Location: LCFF_X30_Y24_N23
\regFile_1|mem~403\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~403feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~403_regout\);

-- Location: LCFF_X30_Y24_N21
\regFile_1|mem~307\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~307_regout\);

-- Location: LCFF_X25_Y24_N21
\regFile_1|mem~371\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~371_regout\);

-- Location: LCCOMB_X30_Y24_N20
\regFile_1|mem~1974\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1974_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~371_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~307_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~307_regout\,
	datad => \regFile_1|mem~371_regout\,
	combout => \regFile_1|mem~1974_combout\);

-- Location: LCFF_X25_Y24_N7
\regFile_1|mem~339\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~339_regout\);

-- Location: LCCOMB_X30_Y24_N6
\regFile_1|mem~1975\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1975_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1974_combout\ & (\regFile_1|mem~403_regout\)) # (!\regFile_1|mem~1974_combout\ & ((\regFile_1|mem~339_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~403_regout\,
	datac => \regFile_1|mem~1974_combout\,
	datad => \regFile_1|mem~339_regout\,
	combout => \regFile_1|mem~1975_combout\);

-- Location: LCCOMB_X30_Y24_N4
\regFile_1|mem~1978\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1978_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~1975_combout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~1977_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1977_combout\,
	datad => \regFile_1|mem~1975_combout\,
	combout => \regFile_1|mem~1978_combout\);

-- Location: LCFF_X29_Y15_N17
\regFile_1|mem~531\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~531_regout\);

-- Location: LCFF_X29_Y22_N1
\regFile_1|mem~499\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~499_regout\);

-- Location: LCFF_X28_Y15_N23
\regFile_1|mem~435\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~435_regout\);

-- Location: LCFF_X29_Y15_N31
\regFile_1|mem~467\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~467_regout\);

-- Location: LCCOMB_X28_Y15_N22
\regFile_1|mem~1979\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1979_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~467_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~435_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~435_regout\,
	datad => \regFile_1|mem~467_regout\,
	combout => \regFile_1|mem~1979_combout\);

-- Location: LCCOMB_X29_Y22_N0
\regFile_1|mem~1980\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1980_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1979_combout\ & (\regFile_1|mem~531_regout\)) # (!\regFile_1|mem~1979_combout\ & ((\regFile_1|mem~499_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~531_regout\,
	datac => \regFile_1|mem~499_regout\,
	datad => \regFile_1|mem~1979_combout\,
	combout => \regFile_1|mem~1980_combout\);

-- Location: LCCOMB_X29_Y22_N6
\regFile_1|mem~1981\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1981_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1978_combout\ & ((\regFile_1|mem~1980_combout\))) # (!\regFile_1|mem~1978_combout\ & (\regFile_1|mem~1973_combout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1973_combout\,
	datac => \regFile_1|mem~1978_combout\,
	datad => \regFile_1|mem~1980_combout\,
	combout => \regFile_1|mem~1981_combout\);

-- Location: LCFF_X34_Y16_N5
\regFile_1|mem~723\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~723_regout\);

-- Location: LCFF_X34_Y16_N11
\regFile_1|mem~979\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~979_regout\);

-- Location: LCFF_X31_Y16_N9
\regFile_1|mem~851\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~851_regout\);

-- Location: LCFF_X31_Y16_N7
\regFile_1|mem~595\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~595_regout\);

-- Location: LCCOMB_X31_Y16_N22
\regFile_1|mem~1962\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1962_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~851_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~595_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~851_regout\,
	datad => \regFile_1|mem~595_regout\,
	combout => \regFile_1|mem~1962_combout\);

-- Location: LCCOMB_X34_Y16_N10
\regFile_1|mem~1963\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1963_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1962_combout\ & ((\regFile_1|mem~979_regout\))) # (!\regFile_1|mem~1962_combout\ & (\regFile_1|mem~723_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~723_regout\,
	datac => \regFile_1|mem~979_regout\,
	datad => \regFile_1|mem~1962_combout\,
	combout => \regFile_1|mem~1963_combout\);

-- Location: LCFF_X33_Y23_N27
\regFile_1|mem~819\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~819_regout\);

-- Location: LCFF_X33_Y23_N5
\regFile_1|mem~947\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~947_regout\);

-- Location: LCCOMB_X33_Y24_N4
\regFile_1|mem~563feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~563feeder_combout\ = \i_wData3[13]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[13]~47_combout\,
	combout => \regFile_1|mem~563feeder_combout\);

-- Location: LCFF_X33_Y24_N5
\regFile_1|mem~563\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~563feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~563_regout\);

-- Location: LCCOMB_X34_Y24_N24
\regFile_1|mem~691feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~691feeder_combout\ = \i_wData3[13]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[13]~47_combout\,
	combout => \regFile_1|mem~691feeder_combout\);

-- Location: LCFF_X34_Y24_N25
\regFile_1|mem~691\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~691feeder_combout\,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~691_regout\);

-- Location: LCCOMB_X33_Y24_N2
\regFile_1|mem~1966\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1966_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~691_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~563_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~563_regout\,
	datad => \regFile_1|mem~691_regout\,
	combout => \regFile_1|mem~1966_combout\);

-- Location: LCCOMB_X33_Y23_N4
\regFile_1|mem~1967\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1967_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1966_combout\ & ((\regFile_1|mem~947_regout\))) # (!\regFile_1|mem~1966_combout\ & (\regFile_1|mem~819_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~819_regout\,
	datac => \regFile_1|mem~947_regout\,
	datad => \regFile_1|mem~1966_combout\,
	combout => \regFile_1|mem~1967_combout\);

-- Location: LCFF_X33_Y22_N3
\regFile_1|mem~1011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1011_regout\);

-- Location: LCCOMB_X32_Y25_N8
\regFile_1|mem~755feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~755feeder_combout\ = \i_wData3[13]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[13]~47_combout\,
	combout => \regFile_1|mem~755feeder_combout\);

-- Location: LCFF_X32_Y25_N9
\regFile_1|mem~755\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~755feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~755_regout\);

-- Location: LCCOMB_X32_Y25_N26
\regFile_1|mem~627feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~627feeder_combout\ = \i_wData3[13]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[13]~47_combout\,
	combout => \regFile_1|mem~627feeder_combout\);

-- Location: LCFF_X32_Y25_N27
\regFile_1|mem~627\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~627feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~627_regout\);

-- Location: LCCOMB_X32_Y25_N2
\regFile_1|mem~1964\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1964_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~755_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~627_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~755_regout\,
	datad => \regFile_1|mem~627_regout\,
	combout => \regFile_1|mem~1964_combout\);

-- Location: LCCOMB_X33_Y22_N2
\regFile_1|mem~1965\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1965_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1964_combout\ & ((\regFile_1|mem~1011_regout\))) # (!\regFile_1|mem~1964_combout\ & (\regFile_1|mem~883_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~883_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~1011_regout\,
	datad => \regFile_1|mem~1964_combout\,
	combout => \regFile_1|mem~1965_combout\);

-- Location: LCCOMB_X33_Y23_N20
\regFile_1|mem~1968\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1968_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~1965_combout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~1967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1967_combout\,
	datad => \regFile_1|mem~1965_combout\,
	combout => \regFile_1|mem~1968_combout\);

-- Location: LCCOMB_X34_Y24_N22
\regFile_1|mem~787feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~787feeder_combout\ = \i_wData3[13]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[13]~47_combout\,
	combout => \regFile_1|mem~787feeder_combout\);

-- Location: LCFF_X34_Y24_N23
\regFile_1|mem~787\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~787feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~787_regout\);

-- Location: LCFF_X33_Y24_N21
\regFile_1|mem~1043\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1043_regout\);

-- Location: LCFF_X29_Y17_N27
\regFile_1|mem~659\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~659_regout\);

-- Location: LCFF_X29_Y17_N25
\regFile_1|mem~915\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~915_regout\);

-- Location: LCCOMB_X29_Y17_N26
\regFile_1|mem~1969\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1969_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~915_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~659_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~659_regout\,
	datad => \regFile_1|mem~915_regout\,
	combout => \regFile_1|mem~1969_combout\);

-- Location: LCCOMB_X34_Y24_N18
\regFile_1|mem~1970\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1970_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1969_combout\ & ((\regFile_1|mem~1043_regout\))) # (!\regFile_1|mem~1969_combout\ & (\regFile_1|mem~787_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~787_regout\,
	datac => \regFile_1|mem~1043_regout\,
	datad => \regFile_1|mem~1969_combout\,
	combout => \regFile_1|mem~1970_combout\);

-- Location: LCCOMB_X33_Y23_N18
\regFile_1|mem~1971\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1971_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1968_combout\ & ((\regFile_1|mem~1970_combout\))) # (!\regFile_1|mem~1968_combout\ & (\regFile_1|mem~1963_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1968_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~1963_combout\,
	datac => \regFile_1|mem~1968_combout\,
	datad => \regFile_1|mem~1970_combout\,
	combout => \regFile_1|mem~1971_combout\);

-- Location: LCCOMB_X30_Y20_N28
\regFile_1|o_rReg2[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[13]~13_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1971_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~1981_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1981_combout\,
	datad => \regFile_1|mem~1971_combout\,
	combout => \regFile_1|o_rReg2[13]~13_combout\);

-- Location: LCCOMB_X29_Y20_N28
\ula_1|ula_1|SS0|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~28_combout\ = ((\regFile_1|o_rReg2[14]~14_combout\ $ (\regFile_1|o_rReg1[14]~14_combout\ $ (!\ula_1|ula_1|SS0|Add1~27\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~29\ = CARRY((\regFile_1|o_rReg2[14]~14_combout\ & ((\regFile_1|o_rReg1[14]~14_combout\) # (!\ula_1|ula_1|SS0|Add1~27\))) # (!\regFile_1|o_rReg2[14]~14_combout\ & (\regFile_1|o_rReg1[14]~14_combout\ & !\ula_1|ula_1|SS0|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[14]~14_combout\,
	datab => \regFile_1|o_rReg1[14]~14_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~27\,
	combout => \ula_1|ula_1|SS0|Add1~28_combout\,
	cout => \ula_1|ula_1|SS0|Add1~29\);

-- Location: LCCOMB_X31_Y20_N28
\ula_1|ula_1|SS0|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~28_combout\ = ((\regFile_1|o_rReg2[14]~14_combout\ $ (\regFile_1|o_rReg1[14]~14_combout\ $ (\ula_1|ula_1|SS0|Add0~27\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~29\ = CARRY((\regFile_1|o_rReg2[14]~14_combout\ & (\regFile_1|o_rReg1[14]~14_combout\ & !\ula_1|ula_1|SS0|Add0~27\)) # (!\regFile_1|o_rReg2[14]~14_combout\ & ((\regFile_1|o_rReg1[14]~14_combout\) # (!\ula_1|ula_1|SS0|Add0~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[14]~14_combout\,
	datab => \regFile_1|o_rReg1[14]~14_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~27\,
	combout => \ula_1|ula_1|SS0|Add0~28_combout\,
	cout => \ula_1|ula_1|SS0|Add0~29\);

-- Location: LCCOMB_X32_Y24_N12
\i_wData3[14]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[14]~49_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[14]~48_combout\ & ((\ula_1|ula_1|SS0|Add0~28_combout\))) # (!\i_wData3[14]~48_combout\ & (\ula_1|ula_1|SS0|Add1~28_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[14]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[14]~48_combout\,
	datac => \ula_1|ula_1|SS0|Add1~28_combout\,
	datad => \ula_1|ula_1|SS0|Add0~28_combout\,
	combout => \i_wData3[14]~49_combout\);

-- Location: LCCOMB_X32_Y24_N10
\i_wData3[14]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[14]~50_combout\ = (\loadValue~combout\(14) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[14]~49_combout\)))) # (!\loadValue~combout\(14) & (\i_wData3[30]~7_combout\ & ((\i_wData3[14]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(14),
	datab => \i_wData3[30]~7_combout\,
	datac => \load_en~combout\,
	datad => \i_wData3[14]~49_combout\,
	combout => \i_wData3[14]~50_combout\);

-- Location: LCCOMB_X36_Y24_N30
\regFile_1|mem~916feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~916feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~916feeder_combout\);

-- Location: LCFF_X36_Y24_N31
\regFile_1|mem~916\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~916feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~916_regout\);

-- Location: LCFF_X34_Y24_N15
\regFile_1|mem~788\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~788_regout\);

-- Location: LCCOMB_X34_Y24_N12
\regFile_1|mem~1349\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1349_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~788_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~660_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~788_regout\,
	datad => \regFile_1|mem~660_regout\,
	combout => \regFile_1|mem~1349_combout\);

-- Location: LCCOMB_X35_Y24_N0
\regFile_1|mem~1350\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1350_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1349_combout\ & ((\regFile_1|mem~1044_regout\))) # (!\regFile_1|mem~1349_combout\ & (\regFile_1|mem~916_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~916_regout\,
	datac => \regFile_1|mem~1044_regout\,
	datad => \regFile_1|mem~1349_combout\,
	combout => \regFile_1|mem~1350_combout\);

-- Location: LCFF_X32_Y17_N17
\regFile_1|mem~852\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~852_regout\);

-- Location: LCCOMB_X31_Y17_N8
\regFile_1|mem~1344\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1344_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~724_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~596_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~724_regout\,
	datad => \regFile_1|mem~596_regout\,
	combout => \regFile_1|mem~1344_combout\);

-- Location: LCCOMB_X32_Y17_N16
\regFile_1|mem~1345\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1345_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1344_combout\ & (\regFile_1|mem~980_regout\)) # (!\regFile_1|mem~1344_combout\ & ((\regFile_1|mem~852_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~980_regout\,
	datac => \regFile_1|mem~852_regout\,
	datad => \regFile_1|mem~1344_combout\,
	combout => \regFile_1|mem~1345_combout\);

-- Location: LCCOMB_X35_Y23_N14
\regFile_1|mem~1346\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1346_combout\ = (\i_rAddr1~combout\(3) & (((\i_rAddr1~combout\(2)) # (\regFile_1|mem~820_regout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~564_regout\ & (!\i_rAddr1~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~564_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~820_regout\,
	combout => \regFile_1|mem~1346_combout\);

-- Location: LCFF_X34_Y24_N21
\regFile_1|mem~692\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~692_regout\);

-- Location: LCCOMB_X35_Y23_N22
\regFile_1|mem~1347\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1347_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1346_combout\ & (\regFile_1|mem~948_regout\)) # (!\regFile_1|mem~1346_combout\ & ((\regFile_1|mem~692_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~948_regout\,
	datac => \regFile_1|mem~1346_combout\,
	datad => \regFile_1|mem~692_regout\,
	combout => \regFile_1|mem~1347_combout\);

-- Location: LCCOMB_X31_Y25_N24
\regFile_1|mem~1348\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1348_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~1345_combout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~1347_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1345_combout\,
	datad => \regFile_1|mem~1347_combout\,
	combout => \regFile_1|mem~1348_combout\);

-- Location: LCCOMB_X33_Y21_N12
\regFile_1|mem~756feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~756feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~756feeder_combout\);

-- Location: LCFF_X33_Y21_N13
\regFile_1|mem~756\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~756feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~756_regout\);

-- Location: LCCOMB_X33_Y18_N22
\regFile_1|mem~1342\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1342_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~884_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~628_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~884_regout\,
	datad => \regFile_1|mem~628_regout\,
	combout => \regFile_1|mem~1342_combout\);

-- Location: LCCOMB_X33_Y18_N8
\regFile_1|mem~1343\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1343_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1342_combout\ & ((\regFile_1|mem~1012_regout\))) # (!\regFile_1|mem~1342_combout\ & (\regFile_1|mem~756_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~756_regout\,
	datac => \regFile_1|mem~1012_regout\,
	datad => \regFile_1|mem~1342_combout\,
	combout => \regFile_1|mem~1343_combout\);

-- Location: LCCOMB_X31_Y25_N26
\regFile_1|mem~1351\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1351_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1348_combout\ & (\regFile_1|mem~1350_combout\)) # (!\regFile_1|mem~1348_combout\ & ((\regFile_1|mem~1343_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1350_combout\,
	datac => \regFile_1|mem~1348_combout\,
	datad => \regFile_1|mem~1343_combout\,
	combout => \regFile_1|mem~1351_combout\);

-- Location: LCFF_X25_Y24_N15
\regFile_1|mem~340\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~340_regout\);

-- Location: LCCOMB_X23_Y24_N28
\regFile_1|mem~308feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~308feeder_combout\ = \i_wData3[14]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[14]~50_combout\,
	combout => \regFile_1|mem~308feeder_combout\);

-- Location: LCFF_X23_Y24_N29
\regFile_1|mem~308\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~308feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~308_regout\);

-- Location: LCCOMB_X25_Y24_N4
\regFile_1|mem~1352\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1352_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~340_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~308_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~340_regout\,
	datad => \regFile_1|mem~308_regout\,
	combout => \regFile_1|mem~1352_combout\);

-- Location: LCCOMB_X25_Y25_N18
\regFile_1|mem~1353\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1353_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1352_combout\ & ((\regFile_1|mem~404_regout\))) # (!\regFile_1|mem~1352_combout\ & (\regFile_1|mem~372_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~372_regout\,
	datac => \regFile_1|mem~404_regout\,
	datad => \regFile_1|mem~1352_combout\,
	combout => \regFile_1|mem~1353_combout\);

-- Location: LCFF_X28_Y25_N23
\regFile_1|mem~468\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[14]~50_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~468_regout\);

-- Location: LCCOMB_X28_Y15_N12
\regFile_1|mem~1359\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1359_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~500_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~436_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~500_regout\,
	datad => \regFile_1|mem~436_regout\,
	combout => \regFile_1|mem~1359_combout\);

-- Location: LCCOMB_X28_Y25_N28
\regFile_1|mem~1360\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1360_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1359_combout\ & ((\regFile_1|mem~532_regout\))) # (!\regFile_1|mem~1359_combout\ & (\regFile_1|mem~468_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~468_regout\,
	datac => \regFile_1|mem~532_regout\,
	datad => \regFile_1|mem~1359_combout\,
	combout => \regFile_1|mem~1360_combout\);

-- Location: LCCOMB_X34_Y25_N0
\regFile_1|mem~1356\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1356_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~84_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~52_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~84_regout\,
	datad => \regFile_1|mem~52_regout\,
	combout => \regFile_1|mem~1356_combout\);

-- Location: LCCOMB_X31_Y25_N20
\regFile_1|mem~1357\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1357_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1356_combout\ & (\regFile_1|mem~148_regout\)) # (!\regFile_1|mem~1356_combout\ & ((\regFile_1|mem~116_regout\))))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1356_combout\,
	datac => \regFile_1|mem~148_regout\,
	datad => \regFile_1|mem~116_regout\,
	combout => \regFile_1|mem~1357_combout\);

-- Location: LCCOMB_X30_Y14_N28
\regFile_1|mem~1354\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1354_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~244_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~180_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~244_regout\,
	datad => \regFile_1|mem~180_regout\,
	combout => \regFile_1|mem~1354_combout\);

-- Location: LCCOMB_X30_Y14_N8
\regFile_1|mem~1355\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1355_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1354_combout\ & (\regFile_1|mem~276_regout\)) # (!\regFile_1|mem~1354_combout\ & ((\regFile_1|mem~212_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~276_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~212_regout\,
	datad => \regFile_1|mem~1354_combout\,
	combout => \regFile_1|mem~1355_combout\);

-- Location: LCCOMB_X31_Y25_N6
\regFile_1|mem~1358\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1358_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~1355_combout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1357_combout\,
	datad => \regFile_1|mem~1355_combout\,
	combout => \regFile_1|mem~1358_combout\);

-- Location: LCCOMB_X30_Y25_N28
\regFile_1|mem~1361\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1361_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1358_combout\ & ((\regFile_1|mem~1360_combout\))) # (!\regFile_1|mem~1358_combout\ & (\regFile_1|mem~1353_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1353_combout\,
	datac => \regFile_1|mem~1360_combout\,
	datad => \regFile_1|mem~1358_combout\,
	combout => \regFile_1|mem~1361_combout\);

-- Location: LCCOMB_X30_Y25_N22
\regFile_1|o_rReg1[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[14]~14_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1351_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1351_combout\,
	datad => \regFile_1|mem~1361_combout\,
	combout => \regFile_1|o_rReg1[14]~14_combout\);

-- Location: LCCOMB_X31_Y20_N30
\ula_1|ula_1|SS0|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~30_combout\ = (\regFile_1|o_rReg2[15]~15_combout\ & ((\regFile_1|o_rReg1[15]~15_combout\ & (!\ula_1|ula_1|SS0|Add0~29\)) # (!\regFile_1|o_rReg1[15]~15_combout\ & ((\ula_1|ula_1|SS0|Add0~29\) # (GND))))) # 
-- (!\regFile_1|o_rReg2[15]~15_combout\ & ((\regFile_1|o_rReg1[15]~15_combout\ & (\ula_1|ula_1|SS0|Add0~29\ & VCC)) # (!\regFile_1|o_rReg1[15]~15_combout\ & (!\ula_1|ula_1|SS0|Add0~29\))))
-- \ula_1|ula_1|SS0|Add0~31\ = CARRY((\regFile_1|o_rReg2[15]~15_combout\ & ((!\ula_1|ula_1|SS0|Add0~29\) # (!\regFile_1|o_rReg1[15]~15_combout\))) # (!\regFile_1|o_rReg2[15]~15_combout\ & (!\regFile_1|o_rReg1[15]~15_combout\ & !\ula_1|ula_1|SS0|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[15]~15_combout\,
	datab => \regFile_1|o_rReg1[15]~15_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~29\,
	combout => \ula_1|ula_1|SS0|Add0~30_combout\,
	cout => \ula_1|ula_1|SS0|Add0~31\);

-- Location: LCCOMB_X29_Y20_N30
\ula_1|ula_1|SS0|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~30_combout\ = (\regFile_1|o_rReg1[15]~15_combout\ & ((\regFile_1|o_rReg2[15]~15_combout\ & (\ula_1|ula_1|SS0|Add1~29\ & VCC)) # (!\regFile_1|o_rReg2[15]~15_combout\ & (!\ula_1|ula_1|SS0|Add1~29\)))) # 
-- (!\regFile_1|o_rReg1[15]~15_combout\ & ((\regFile_1|o_rReg2[15]~15_combout\ & (!\ula_1|ula_1|SS0|Add1~29\)) # (!\regFile_1|o_rReg2[15]~15_combout\ & ((\ula_1|ula_1|SS0|Add1~29\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~31\ = CARRY((\regFile_1|o_rReg1[15]~15_combout\ & (!\regFile_1|o_rReg2[15]~15_combout\ & !\ula_1|ula_1|SS0|Add1~29\)) # (!\regFile_1|o_rReg1[15]~15_combout\ & ((!\ula_1|ula_1|SS0|Add1~29\) # (!\regFile_1|o_rReg2[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[15]~15_combout\,
	datab => \regFile_1|o_rReg2[15]~15_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~29\,
	combout => \ula_1|ula_1|SS0|Add1~30_combout\,
	cout => \ula_1|ula_1|SS0|Add1~31\);

-- Location: LCCOMB_X32_Y20_N18
\i_wData3[15]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[15]~52_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[15]~51_combout\ & (\ula_1|ula_1|SS0|Add0~30_combout\)) # (!\i_wData3[15]~51_combout\ & ((\ula_1|ula_1|SS0|Add1~30_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[15]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[15]~51_combout\,
	datac => \ula_1|ula_1|SS0|Add0~30_combout\,
	datad => \ula_1|ula_1|SS0|Add1~30_combout\,
	combout => \i_wData3[15]~52_combout\);

-- Location: LCCOMB_X32_Y20_N0
\i_wData3[15]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[15]~53_combout\ = (\loadValue~combout\(15) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[15]~52_combout\)))) # (!\loadValue~combout\(15) & (((\i_wData3[30]~7_combout\ & \i_wData3[15]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(15),
	datab => \load_en~combout\,
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[15]~52_combout\,
	combout => \i_wData3[15]~53_combout\);

-- Location: LCFF_X34_Y16_N13
\regFile_1|mem~725\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~725_regout\);

-- Location: LCCOMB_X34_Y16_N12
\regFile_1|mem~1363\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1363_combout\ = (\regFile_1|mem~1362_combout\ & (((\regFile_1|mem~981_regout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1362_combout\ & (\i_rAddr1~combout\(2) & (\regFile_1|mem~725_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1362_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~725_regout\,
	datad => \regFile_1|mem~981_regout\,
	combout => \regFile_1|mem~1363_combout\);

-- Location: LCCOMB_X32_Y20_N26
\regFile_1|mem~789feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~789feeder_combout\ = \i_wData3[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[15]~53_combout\,
	combout => \regFile_1|mem~789feeder_combout\);

-- Location: LCFF_X32_Y20_N27
\regFile_1|mem~789\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~789feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~789_regout\);

-- Location: LCCOMB_X36_Y20_N6
\regFile_1|mem~661feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~661feeder_combout\ = \i_wData3[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[15]~53_combout\,
	combout => \regFile_1|mem~661feeder_combout\);

-- Location: LCFF_X36_Y20_N7
\regFile_1|mem~661\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~661feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~661_regout\);

-- Location: LCFF_X36_Y21_N19
\regFile_1|mem~917\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[15]~53_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~917_regout\);

-- Location: LCCOMB_X36_Y21_N28
\regFile_1|mem~1369\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1369_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~917_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~661_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~661_regout\,
	datad => \regFile_1|mem~917_regout\,
	combout => \regFile_1|mem~1369_combout\);

-- Location: LCCOMB_X32_Y20_N16
\regFile_1|mem~1370\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1370_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1369_combout\ & (\regFile_1|mem~1045_regout\)) # (!\regFile_1|mem~1369_combout\ & ((\regFile_1|mem~789_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1045_regout\,
	datab => \regFile_1|mem~789_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~1369_combout\,
	combout => \regFile_1|mem~1370_combout\);

-- Location: LCCOMB_X33_Y20_N0
\regFile_1|mem~1371\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1371_combout\ = (\regFile_1|mem~1368_combout\ & (((\regFile_1|mem~1370_combout\)) # (!\i_rAddr1~combout\(0)))) # (!\regFile_1|mem~1368_combout\ & (\i_rAddr1~combout\(0) & (\regFile_1|mem~1363_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1368_combout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1363_combout\,
	datad => \regFile_1|mem~1370_combout\,
	combout => \regFile_1|mem~1371_combout\);

-- Location: LCCOMB_X34_Y21_N28
\regFile_1|mem~245feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~245feeder_combout\ = \i_wData3[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[15]~53_combout\,
	combout => \regFile_1|mem~245feeder_combout\);

-- Location: LCFF_X34_Y21_N29
\regFile_1|mem~245\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~245feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~245_regout\);

-- Location: LCCOMB_X32_Y22_N12
\regFile_1|mem~1373\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1373_combout\ = (\regFile_1|mem~1372_combout\ & (((\regFile_1|mem~277_regout\)) # (!\i_rAddr1~combout\(1)))) # (!\regFile_1|mem~1372_combout\ & (\i_rAddr1~combout\(1) & ((\regFile_1|mem~245_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1372_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~277_regout\,
	datad => \regFile_1|mem~245_regout\,
	combout => \regFile_1|mem~1373_combout\);

-- Location: LCCOMB_X32_Y20_N30
\regFile_1|mem~341feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~341feeder_combout\ = \i_wData3[15]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[15]~53_combout\,
	combout => \regFile_1|mem~341feeder_combout\);

-- Location: LCFF_X32_Y20_N31
\regFile_1|mem~341\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~341feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~341_regout\);

-- Location: LCCOMB_X31_Y22_N18
\regFile_1|mem~1374\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1374_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~373_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~309_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~373_regout\,
	datad => \regFile_1|mem~309_regout\,
	combout => \regFile_1|mem~1374_combout\);

-- Location: LCCOMB_X32_Y20_N20
\regFile_1|mem~1375\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1375_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1374_combout\ & ((\regFile_1|mem~405_regout\))) # (!\regFile_1|mem~1374_combout\ & (\regFile_1|mem~341_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~341_regout\,
	datac => \regFile_1|mem~1374_combout\,
	datad => \regFile_1|mem~405_regout\,
	combout => \regFile_1|mem~1375_combout\);

-- Location: LCCOMB_X34_Y22_N6
\regFile_1|mem~1376\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1376_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~117_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~53_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~117_regout\,
	datad => \regFile_1|mem~53_regout\,
	combout => \regFile_1|mem~1376_combout\);

-- Location: LCCOMB_X34_Y22_N22
\regFile_1|mem~1377\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1377_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1376_combout\ & (\regFile_1|mem~149_regout\)) # (!\regFile_1|mem~1376_combout\ & ((\regFile_1|mem~85_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~149_regout\,
	datac => \regFile_1|mem~85_regout\,
	datad => \regFile_1|mem~1376_combout\,
	combout => \regFile_1|mem~1377_combout\);

-- Location: LCCOMB_X33_Y20_N18
\regFile_1|mem~1378\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1378_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~1375_combout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1377_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1375_combout\,
	datad => \regFile_1|mem~1377_combout\,
	combout => \regFile_1|mem~1378_combout\);

-- Location: LCCOMB_X32_Y20_N22
\regFile_1|mem~1381\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1381_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1378_combout\ & (\regFile_1|mem~1380_combout\)) # (!\regFile_1|mem~1378_combout\ & ((\regFile_1|mem~1373_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1380_combout\,
	datab => \regFile_1|mem~1373_combout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~1378_combout\,
	combout => \regFile_1|mem~1381_combout\);

-- Location: LCCOMB_X32_Y20_N12
\regFile_1|o_rReg1[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[15]~15_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1371_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1371_combout\,
	datad => \regFile_1|mem~1381_combout\,
	combout => \regFile_1|o_rReg1[15]~15_combout\);

-- Location: LCCOMB_X31_Y19_N0
\ula_1|ula_1|SS0|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~32_combout\ = ((\regFile_1|o_rReg1[16]~16_combout\ $ (\regFile_1|o_rReg2[16]~16_combout\ $ (\ula_1|ula_1|SS0|Add0~31\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~33\ = CARRY((\regFile_1|o_rReg1[16]~16_combout\ & ((!\ula_1|ula_1|SS0|Add0~31\) # (!\regFile_1|o_rReg2[16]~16_combout\))) # (!\regFile_1|o_rReg1[16]~16_combout\ & (!\regFile_1|o_rReg2[16]~16_combout\ & !\ula_1|ula_1|SS0|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[16]~16_combout\,
	datab => \regFile_1|o_rReg2[16]~16_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~31\,
	combout => \ula_1|ula_1|SS0|Add0~32_combout\,
	cout => \ula_1|ula_1|SS0|Add0~33\);

-- Location: LCCOMB_X29_Y19_N0
\ula_1|ula_1|SS0|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~32_combout\ = ((\regFile_1|o_rReg2[16]~16_combout\ $ (\regFile_1|o_rReg1[16]~16_combout\ $ (!\ula_1|ula_1|SS0|Add1~31\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~33\ = CARRY((\regFile_1|o_rReg2[16]~16_combout\ & ((\regFile_1|o_rReg1[16]~16_combout\) # (!\ula_1|ula_1|SS0|Add1~31\))) # (!\regFile_1|o_rReg2[16]~16_combout\ & (\regFile_1|o_rReg1[16]~16_combout\ & !\ula_1|ula_1|SS0|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[16]~16_combout\,
	datab => \regFile_1|o_rReg1[16]~16_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~31\,
	combout => \ula_1|ula_1|SS0|Add1~32_combout\,
	cout => \ula_1|ula_1|SS0|Add1~33\);

-- Location: LCCOMB_X32_Y17_N2
\i_wData3[16]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[16]~55_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[16]~54_combout\ & (\ula_1|ula_1|SS0|Add0~32_combout\)) # (!\i_wData3[16]~54_combout\ & ((\ula_1|ula_1|SS0|Add1~32_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[16]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[16]~54_combout\,
	datac => \ula_1|ula_1|SS0|Add0~32_combout\,
	datad => \ula_1|ula_1|SS0|Add1~32_combout\,
	combout => \i_wData3[16]~55_combout\);

-- Location: LCCOMB_X32_Y17_N24
\i_wData3[16]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[16]~56_combout\ = (\load_en~combout\ & ((\loadValue~combout\(16)) # ((\i_wData3[30]~7_combout\ & \i_wData3[16]~55_combout\)))) # (!\load_en~combout\ & (((\i_wData3[30]~7_combout\ & \i_wData3[16]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \loadValue~combout\(16),
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[16]~55_combout\,
	combout => \i_wData3[16]~56_combout\);

-- Location: LCCOMB_X33_Y24_N26
\regFile_1|mem~1046feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1046feeder_combout\ = \i_wData3[16]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[16]~56_combout\,
	combout => \regFile_1|mem~1046feeder_combout\);

-- Location: LCFF_X33_Y24_N27
\regFile_1|mem~1046\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1046feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1046_regout\);

-- Location: LCCOMB_X34_Y24_N16
\regFile_1|mem~1389\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1389_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~790_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~662_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~790_regout\,
	datad => \regFile_1|mem~662_regout\,
	combout => \regFile_1|mem~1389_combout\);

-- Location: LCCOMB_X33_Y24_N28
\regFile_1|mem~1390\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1390_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1389_combout\ & (\regFile_1|mem~1046_regout\)) # (!\regFile_1|mem~1389_combout\ & ((\regFile_1|mem~918_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1046_regout\,
	datac => \regFile_1|mem~1389_combout\,
	datad => \regFile_1|mem~918_regout\,
	combout => \regFile_1|mem~1390_combout\);

-- Location: LCCOMB_X33_Y18_N30
\regFile_1|mem~1382\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1382_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~886_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~630_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~886_regout\,
	datad => \regFile_1|mem~630_regout\,
	combout => \regFile_1|mem~1382_combout\);

-- Location: LCCOMB_X33_Y21_N16
\regFile_1|mem~1383\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1383_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1382_combout\ & ((\regFile_1|mem~1014_regout\))) # (!\regFile_1|mem~1382_combout\ & (\regFile_1|mem~758_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~758_regout\,
	datac => \regFile_1|mem~1014_regout\,
	datad => \regFile_1|mem~1382_combout\,
	combout => \regFile_1|mem~1383_combout\);

-- Location: LCCOMB_X31_Y17_N28
\regFile_1|mem~1384\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1384_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~726_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~598_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~726_regout\,
	datad => \regFile_1|mem~598_regout\,
	combout => \regFile_1|mem~1384_combout\);

-- Location: LCCOMB_X31_Y17_N20
\regFile_1|mem~1385\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1385_combout\ = (\regFile_1|mem~1384_combout\ & ((\regFile_1|mem~982_regout\) # ((!\i_rAddr1~combout\(3))))) # (!\regFile_1|mem~1384_combout\ & (((\i_rAddr1~combout\(3) & \regFile_1|mem~854_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~982_regout\,
	datab => \regFile_1|mem~1384_combout\,
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~854_regout\,
	combout => \regFile_1|mem~1385_combout\);

-- Location: LCCOMB_X35_Y20_N26
\regFile_1|mem~1386\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1386_combout\ = (\i_rAddr1~combout\(3) & (((\i_rAddr1~combout\(2)) # (\regFile_1|mem~822_regout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~566_regout\ & (!\i_rAddr1~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~566_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~822_regout\,
	combout => \regFile_1|mem~1386_combout\);

-- Location: LCCOMB_X33_Y20_N26
\regFile_1|mem~1387\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1387_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1386_combout\ & (\regFile_1|mem~950_regout\)) # (!\regFile_1|mem~1386_combout\ & ((\regFile_1|mem~694_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~950_regout\,
	datac => \regFile_1|mem~694_regout\,
	datad => \regFile_1|mem~1386_combout\,
	combout => \regFile_1|mem~1387_combout\);

-- Location: LCCOMB_X33_Y20_N28
\regFile_1|mem~1388\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1388_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~1385_combout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~1387_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1385_combout\,
	datad => \regFile_1|mem~1387_combout\,
	combout => \regFile_1|mem~1388_combout\);

-- Location: LCCOMB_X33_Y20_N30
\regFile_1|mem~1391\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1391_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1388_combout\ & (\regFile_1|mem~1390_combout\)) # (!\regFile_1|mem~1388_combout\ & ((\regFile_1|mem~1383_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1390_combout\,
	datac => \regFile_1|mem~1383_combout\,
	datad => \regFile_1|mem~1388_combout\,
	combout => \regFile_1|mem~1391_combout\);

-- Location: LCFF_X24_Y18_N21
\regFile_1|mem~470\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[16]~56_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~470_regout\);

-- Location: LCCOMB_X25_Y18_N30
\regFile_1|mem~1399\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1399_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~502_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~438_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~502_regout\,
	datad => \regFile_1|mem~438_regout\,
	combout => \regFile_1|mem~1399_combout\);

-- Location: LCCOMB_X24_Y18_N20
\regFile_1|mem~1400\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1400_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1399_combout\ & (\regFile_1|mem~534_regout\)) # (!\regFile_1|mem~1399_combout\ & ((\regFile_1|mem~470_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~534_regout\,
	datac => \regFile_1|mem~470_regout\,
	datad => \regFile_1|mem~1399_combout\,
	combout => \regFile_1|mem~1400_combout\);

-- Location: LCCOMB_X25_Y24_N24
\regFile_1|mem~1392\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1392_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~342_regout\) # ((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (((!\i_rAddr1~combout\(1) & \regFile_1|mem~310_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~342_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~310_regout\,
	combout => \regFile_1|mem~1392_combout\);

-- Location: LCCOMB_X33_Y20_N22
\regFile_1|mem~1393\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1393_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1392_combout\ & ((\regFile_1|mem~406_regout\))) # (!\regFile_1|mem~1392_combout\ & (\regFile_1|mem~374_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~374_regout\,
	datac => \regFile_1|mem~406_regout\,
	datad => \regFile_1|mem~1392_combout\,
	combout => \regFile_1|mem~1393_combout\);

-- Location: LCCOMB_X33_Y20_N6
\regFile_1|mem~1401\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1401_combout\ = (\regFile_1|mem~1398_combout\ & (((\regFile_1|mem~1400_combout\)) # (!\i_rAddr1~combout\(3)))) # (!\regFile_1|mem~1398_combout\ & (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1398_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1400_combout\,
	datad => \regFile_1|mem~1393_combout\,
	combout => \regFile_1|mem~1401_combout\);

-- Location: LCCOMB_X33_Y20_N16
\regFile_1|o_rReg1[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[16]~16_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1391_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \regFile_1|mem~1391_combout\,
	datac => \i_rAddr1~combout\(4),
	datad => \regFile_1|mem~1401_combout\,
	combout => \regFile_1|o_rReg1[16]~16_combout\);

-- Location: LCCOMB_X29_Y19_N2
\ula_1|ula_1|SS0|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~34_combout\ = (\regFile_1|o_rReg2[17]~17_combout\ & ((\regFile_1|o_rReg1[17]~17_combout\ & (\ula_1|ula_1|SS0|Add1~33\ & VCC)) # (!\regFile_1|o_rReg1[17]~17_combout\ & (!\ula_1|ula_1|SS0|Add1~33\)))) # 
-- (!\regFile_1|o_rReg2[17]~17_combout\ & ((\regFile_1|o_rReg1[17]~17_combout\ & (!\ula_1|ula_1|SS0|Add1~33\)) # (!\regFile_1|o_rReg1[17]~17_combout\ & ((\ula_1|ula_1|SS0|Add1~33\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~35\ = CARRY((\regFile_1|o_rReg2[17]~17_combout\ & (!\regFile_1|o_rReg1[17]~17_combout\ & !\ula_1|ula_1|SS0|Add1~33\)) # (!\regFile_1|o_rReg2[17]~17_combout\ & ((!\ula_1|ula_1|SS0|Add1~33\) # (!\regFile_1|o_rReg1[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[17]~17_combout\,
	datab => \regFile_1|o_rReg1[17]~17_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~33\,
	combout => \ula_1|ula_1|SS0|Add1~34_combout\,
	cout => \ula_1|ula_1|SS0|Add1~35\);

-- Location: LCCOMB_X31_Y19_N2
\ula_1|ula_1|SS0|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~34_combout\ = (\regFile_1|o_rReg1[17]~17_combout\ & ((\regFile_1|o_rReg2[17]~17_combout\ & (!\ula_1|ula_1|SS0|Add0~33\)) # (!\regFile_1|o_rReg2[17]~17_combout\ & (\ula_1|ula_1|SS0|Add0~33\ & VCC)))) # 
-- (!\regFile_1|o_rReg1[17]~17_combout\ & ((\regFile_1|o_rReg2[17]~17_combout\ & ((\ula_1|ula_1|SS0|Add0~33\) # (GND))) # (!\regFile_1|o_rReg2[17]~17_combout\ & (!\ula_1|ula_1|SS0|Add0~33\))))
-- \ula_1|ula_1|SS0|Add0~35\ = CARRY((\regFile_1|o_rReg1[17]~17_combout\ & (\regFile_1|o_rReg2[17]~17_combout\ & !\ula_1|ula_1|SS0|Add0~33\)) # (!\regFile_1|o_rReg1[17]~17_combout\ & ((\regFile_1|o_rReg2[17]~17_combout\) # (!\ula_1|ula_1|SS0|Add0~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[17]~17_combout\,
	datab => \regFile_1|o_rReg2[17]~17_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~33\,
	combout => \ula_1|ula_1|SS0|Add0~34_combout\,
	cout => \ula_1|ula_1|SS0|Add0~35\);

-- Location: LCCOMB_X30_Y18_N20
\i_wData3[17]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[17]~58_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[17]~57_combout\ & ((\ula_1|ula_1|SS0|Add0~34_combout\))) # (!\i_wData3[17]~57_combout\ & (\ula_1|ula_1|SS0|Add1~34_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[17]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[17]~57_combout\,
	datac => \ula_1|ula_1|SS0|Add1~34_combout\,
	datad => \ula_1|ula_1|SS0|Add0~34_combout\,
	combout => \i_wData3[17]~58_combout\);

-- Location: LCCOMB_X29_Y18_N6
\i_wData3[17]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[17]~59_combout\ = (\loadValue~combout\(17) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[17]~58_combout\)))) # (!\loadValue~combout\(17) & (\i_wData3[30]~7_combout\ & ((\i_wData3[17]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(17),
	datab => \i_wData3[30]~7_combout\,
	datac => \load_en~combout\,
	datad => \i_wData3[17]~58_combout\,
	combout => \i_wData3[17]~59_combout\);

-- Location: LCFF_X27_Y21_N19
\regFile_1|mem~1047\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1047_regout\);

-- Location: LCCOMB_X27_Y21_N18
\regFile_1|mem~2050\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2050_combout\ = (\regFile_1|mem~2049_combout\ & (((\regFile_1|mem~1047_regout\)) # (!\i_rAddr2~combout\(2)))) # (!\regFile_1|mem~2049_combout\ & (\i_rAddr2~combout\(2) & ((\regFile_1|mem~791_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2049_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~1047_regout\,
	datad => \regFile_1|mem~791_regout\,
	combout => \regFile_1|mem~2050_combout\);

-- Location: LCFF_X34_Y16_N29
\regFile_1|mem~727\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~727_regout\);

-- Location: LCFF_X34_Y16_N7
\regFile_1|mem~983\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~983_regout\);

-- Location: LCFF_X30_Y16_N11
\regFile_1|mem~599\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~599_regout\);

-- Location: LCFF_X30_Y16_N1
\regFile_1|mem~855\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~855_regout\);

-- Location: LCCOMB_X30_Y16_N10
\regFile_1|mem~2042\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2042_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~855_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~599_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~599_regout\,
	datad => \regFile_1|mem~855_regout\,
	combout => \regFile_1|mem~2042_combout\);

-- Location: LCCOMB_X34_Y16_N6
\regFile_1|mem~2043\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2043_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2042_combout\ & ((\regFile_1|mem~983_regout\))) # (!\regFile_1|mem~2042_combout\ & (\regFile_1|mem~727_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~727_regout\,
	datac => \regFile_1|mem~983_regout\,
	datad => \regFile_1|mem~2042_combout\,
	combout => \regFile_1|mem~2043_combout\);

-- Location: LCCOMB_X35_Y20_N18
\regFile_1|mem~2046\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2046_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~695_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~567_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~567_regout\,
	datad => \regFile_1|mem~695_regout\,
	combout => \regFile_1|mem~2046_combout\);

-- Location: LCCOMB_X35_Y20_N8
\regFile_1|mem~2047\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2047_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2046_combout\ & (\regFile_1|mem~951_regout\)) # (!\regFile_1|mem~2046_combout\ & ((\regFile_1|mem~823_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~951_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~823_regout\,
	datad => \regFile_1|mem~2046_combout\,
	combout => \regFile_1|mem~2047_combout\);

-- Location: LCFF_X33_Y18_N17
\regFile_1|mem~887\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[17]~59_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~887_regout\);

-- Location: LCCOMB_X32_Y18_N8
\regFile_1|mem~2044\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2044_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~759_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~631_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~631_regout\,
	datad => \regFile_1|mem~759_regout\,
	combout => \regFile_1|mem~2044_combout\);

-- Location: LCCOMB_X33_Y18_N16
\regFile_1|mem~2045\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2045_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2044_combout\ & (\regFile_1|mem~1015_regout\)) # (!\regFile_1|mem~2044_combout\ & ((\regFile_1|mem~887_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1015_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~887_regout\,
	datad => \regFile_1|mem~2044_combout\,
	combout => \regFile_1|mem~2045_combout\);

-- Location: LCCOMB_X28_Y18_N26
\regFile_1|mem~2048\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2048_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0)) # (\regFile_1|mem~2045_combout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2047_combout\ & (!\i_rAddr2~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2047_combout\,
	datac => \i_rAddr2~combout\(0),
	datad => \regFile_1|mem~2045_combout\,
	combout => \regFile_1|mem~2048_combout\);

-- Location: LCCOMB_X28_Y18_N8
\regFile_1|mem~2051\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2051_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2048_combout\ & (\regFile_1|mem~2050_combout\)) # (!\regFile_1|mem~2048_combout\ & ((\regFile_1|mem~2043_combout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2050_combout\,
	datac => \regFile_1|mem~2043_combout\,
	datad => \regFile_1|mem~2048_combout\,
	combout => \regFile_1|mem~2051_combout\);

-- Location: LCCOMB_X29_Y18_N8
\regFile_1|mem~2059\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2059_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~471_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~439_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~471_regout\,
	datad => \regFile_1|mem~439_regout\,
	combout => \regFile_1|mem~2059_combout\);

-- Location: LCCOMB_X25_Y18_N14
\regFile_1|mem~2060\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2060_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2059_combout\ & ((\regFile_1|mem~535_regout\))) # (!\regFile_1|mem~2059_combout\ & (\regFile_1|mem~503_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~503_regout\,
	datac => \regFile_1|mem~535_regout\,
	datad => \regFile_1|mem~2059_combout\,
	combout => \regFile_1|mem~2060_combout\);

-- Location: LCCOMB_X34_Y23_N2
\regFile_1|mem~2052\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2052_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~215_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~183_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~215_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \i_rAddr2~combout\(0),
	datad => \regFile_1|mem~183_regout\,
	combout => \regFile_1|mem~2052_combout\);

-- Location: LCCOMB_X34_Y23_N16
\regFile_1|mem~2053\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2053_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2052_combout\ & (\regFile_1|mem~279_regout\)) # (!\regFile_1|mem~2052_combout\ & ((\regFile_1|mem~247_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~279_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~247_regout\,
	datad => \regFile_1|mem~2052_combout\,
	combout => \regFile_1|mem~2053_combout\);

-- Location: LCCOMB_X32_Y22_N6
\regFile_1|mem~2054\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2054_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~375_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~311_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~311_regout\,
	datad => \regFile_1|mem~375_regout\,
	combout => \regFile_1|mem~2054_combout\);

-- Location: LCCOMB_X32_Y22_N8
\regFile_1|mem~2055\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2055_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2054_combout\ & ((\regFile_1|mem~407_regout\))) # (!\regFile_1|mem~2054_combout\ & (\regFile_1|mem~343_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~343_regout\,
	datac => \regFile_1|mem~407_regout\,
	datad => \regFile_1|mem~2054_combout\,
	combout => \regFile_1|mem~2055_combout\);

-- Location: LCCOMB_X35_Y18_N6
\regFile_1|mem~2056\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2056_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~119_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~55_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~55_regout\,
	datad => \regFile_1|mem~119_regout\,
	combout => \regFile_1|mem~2056_combout\);

-- Location: LCCOMB_X35_Y18_N4
\regFile_1|mem~2057\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2057_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2056_combout\ & (\regFile_1|mem~151_regout\)) # (!\regFile_1|mem~2056_combout\ & ((\regFile_1|mem~87_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~151_regout\,
	datac => \regFile_1|mem~87_regout\,
	datad => \regFile_1|mem~2056_combout\,
	combout => \regFile_1|mem~2057_combout\);

-- Location: LCCOMB_X31_Y18_N14
\regFile_1|mem~2058\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2058_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~2055_combout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~2057_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2055_combout\,
	datad => \regFile_1|mem~2057_combout\,
	combout => \regFile_1|mem~2058_combout\);

-- Location: LCCOMB_X27_Y18_N28
\regFile_1|mem~2061\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2061_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2058_combout\ & (\regFile_1|mem~2060_combout\)) # (!\regFile_1|mem~2058_combout\ & ((\regFile_1|mem~2053_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2060_combout\,
	datac => \regFile_1|mem~2053_combout\,
	datad => \regFile_1|mem~2058_combout\,
	combout => \regFile_1|mem~2061_combout\);

-- Location: LCCOMB_X28_Y18_N2
\regFile_1|o_rReg2[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[17]~17_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2051_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2051_combout\,
	datad => \regFile_1|mem~2061_combout\,
	combout => \regFile_1|o_rReg2[17]~17_combout\);

-- Location: LCCOMB_X31_Y19_N4
\ula_1|ula_1|SS0|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~36_combout\ = ((\regFile_1|o_rReg2[18]~18_combout\ $ (\regFile_1|o_rReg1[18]~18_combout\ $ (\ula_1|ula_1|SS0|Add0~35\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~37\ = CARRY((\regFile_1|o_rReg2[18]~18_combout\ & (\regFile_1|o_rReg1[18]~18_combout\ & !\ula_1|ula_1|SS0|Add0~35\)) # (!\regFile_1|o_rReg2[18]~18_combout\ & ((\regFile_1|o_rReg1[18]~18_combout\) # (!\ula_1|ula_1|SS0|Add0~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[18]~18_combout\,
	datab => \regFile_1|o_rReg1[18]~18_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~35\,
	combout => \ula_1|ula_1|SS0|Add0~36_combout\,
	cout => \ula_1|ula_1|SS0|Add0~37\);

-- Location: LCCOMB_X29_Y19_N4
\ula_1|ula_1|SS0|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~36_combout\ = ((\regFile_1|o_rReg2[18]~18_combout\ $ (\regFile_1|o_rReg1[18]~18_combout\ $ (!\ula_1|ula_1|SS0|Add1~35\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~37\ = CARRY((\regFile_1|o_rReg2[18]~18_combout\ & ((\regFile_1|o_rReg1[18]~18_combout\) # (!\ula_1|ula_1|SS0|Add1~35\))) # (!\regFile_1|o_rReg2[18]~18_combout\ & (\regFile_1|o_rReg1[18]~18_combout\ & !\ula_1|ula_1|SS0|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[18]~18_combout\,
	datab => \regFile_1|o_rReg1[18]~18_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~35\,
	combout => \ula_1|ula_1|SS0|Add1~36_combout\,
	cout => \ula_1|ula_1|SS0|Add1~37\);

-- Location: LCCOMB_X30_Y20_N0
\i_wData3[18]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[18]~61_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[18]~60_combout\ & (\ula_1|ula_1|SS0|Add0~36_combout\)) # (!\i_wData3[18]~60_combout\ & ((\ula_1|ula_1|SS0|Add1~36_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[18]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[18]~60_combout\,
	datac => \ula_1|ula_1|SS0|Add0~36_combout\,
	datad => \ula_1|ula_1|SS0|Add1~36_combout\,
	combout => \i_wData3[18]~61_combout\);

-- Location: LCCOMB_X30_Y20_N22
\i_wData3[18]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[18]~62_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[18]~61_combout\) # ((\load_en~combout\ & \loadValue~combout\(18))))) # (!\i_wData3[30]~7_combout\ & (\load_en~combout\ & (\loadValue~combout\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \load_en~combout\,
	datac => \loadValue~combout\(18),
	datad => \i_wData3[18]~61_combout\,
	combout => \i_wData3[18]~62_combout\);

-- Location: LCCOMB_X35_Y20_N0
\regFile_1|mem~824feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~824feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~824feeder_combout\);

-- Location: LCFF_X35_Y20_N1
\regFile_1|mem~824\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~824feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~824_regout\);

-- Location: LCCOMB_X34_Y20_N2
\regFile_1|mem~1426\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1426_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~824_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~568_regout\ & !\i_rAddr1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~824_regout\,
	datac => \regFile_1|mem~568_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1426_combout\);

-- Location: LCCOMB_X34_Y20_N4
\regFile_1|mem~1427\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1427_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1426_combout\ & (\regFile_1|mem~952_regout\)) # (!\regFile_1|mem~1426_combout\ & ((\regFile_1|mem~696_regout\))))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1426_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1426_combout\,
	datac => \regFile_1|mem~952_regout\,
	datad => \regFile_1|mem~696_regout\,
	combout => \regFile_1|mem~1427_combout\);

-- Location: LCCOMB_X31_Y17_N14
\regFile_1|mem~1424\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1424_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~728_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~600_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~728_regout\,
	datad => \regFile_1|mem~600_regout\,
	combout => \regFile_1|mem~1424_combout\);

-- Location: LCCOMB_X32_Y17_N28
\regFile_1|mem~1425\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1425_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1424_combout\ & (\regFile_1|mem~984_regout\)) # (!\regFile_1|mem~1424_combout\ & ((\regFile_1|mem~856_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~984_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~856_regout\,
	datad => \regFile_1|mem~1424_combout\,
	combout => \regFile_1|mem~1425_combout\);

-- Location: LCCOMB_X34_Y20_N26
\regFile_1|mem~1428\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1428_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~1425_combout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1427_combout\,
	datad => \regFile_1|mem~1425_combout\,
	combout => \regFile_1|mem~1428_combout\);

-- Location: LCCOMB_X36_Y21_N0
\regFile_1|mem~920feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~920feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~920feeder_combout\);

-- Location: LCFF_X36_Y21_N1
\regFile_1|mem~920\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~920feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~920_regout\);

-- Location: LCCOMB_X27_Y21_N0
\regFile_1|mem~1429\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1429_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~792_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~664_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~792_regout\,
	datad => \regFile_1|mem~664_regout\,
	combout => \regFile_1|mem~1429_combout\);

-- Location: LCCOMB_X27_Y21_N6
\regFile_1|mem~1430\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1430_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1429_combout\ & ((\regFile_1|mem~1048_regout\))) # (!\regFile_1|mem~1429_combout\ & (\regFile_1|mem~920_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~920_regout\,
	datac => \regFile_1|mem~1048_regout\,
	datad => \regFile_1|mem~1429_combout\,
	combout => \regFile_1|mem~1430_combout\);

-- Location: LCCOMB_X28_Y18_N24
\regFile_1|mem~760feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~760feeder_combout\ = \i_wData3[18]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[18]~62_combout\,
	combout => \regFile_1|mem~760feeder_combout\);

-- Location: LCFF_X28_Y18_N25
\regFile_1|mem~760\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~760feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~760_regout\);

-- Location: LCCOMB_X33_Y22_N18
\regFile_1|mem~1422\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1422_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~888_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~632_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~888_regout\,
	datad => \regFile_1|mem~632_regout\,
	combout => \regFile_1|mem~1422_combout\);

-- Location: LCCOMB_X33_Y22_N8
\regFile_1|mem~1423\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1423_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1422_combout\ & ((\regFile_1|mem~1016_regout\))) # (!\regFile_1|mem~1422_combout\ & (\regFile_1|mem~760_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~760_regout\,
	datac => \regFile_1|mem~1016_regout\,
	datad => \regFile_1|mem~1422_combout\,
	combout => \regFile_1|mem~1423_combout\);

-- Location: LCCOMB_X34_Y20_N20
\regFile_1|mem~1431\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1431_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1428_combout\ & (\regFile_1|mem~1430_combout\)) # (!\regFile_1|mem~1428_combout\ & ((\regFile_1|mem~1423_combout\))))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1428_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1428_combout\,
	datac => \regFile_1|mem~1430_combout\,
	datad => \regFile_1|mem~1423_combout\,
	combout => \regFile_1|mem~1431_combout\);

-- Location: LCCOMB_X32_Y16_N28
\regFile_1|mem~1436\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1436_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~88_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~56_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~88_regout\,
	datad => \regFile_1|mem~56_regout\,
	combout => \regFile_1|mem~1436_combout\);

-- Location: LCFF_X33_Y16_N13
\regFile_1|mem~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~120_regout\);

-- Location: LCCOMB_X33_Y16_N12
\regFile_1|mem~1437\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1437_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1436_combout\ & ((\regFile_1|mem~152_regout\))) # (!\regFile_1|mem~1436_combout\ & (\regFile_1|mem~120_regout\)))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1436_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1436_combout\,
	datac => \regFile_1|mem~120_regout\,
	datad => \regFile_1|mem~152_regout\,
	combout => \regFile_1|mem~1437_combout\);

-- Location: LCCOMB_X34_Y20_N18
\regFile_1|mem~1438\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1438_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1435_combout\) # ((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & (((!\i_rAddr1~combout\(3) & \regFile_1|mem~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1435_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~1437_combout\,
	combout => \regFile_1|mem~1438_combout\);

-- Location: LCCOMB_X27_Y19_N12
\regFile_1|mem~1432\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1432_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1)) # (\regFile_1|mem~344_regout\)))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~312_regout\ & (!\i_rAddr1~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~312_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~344_regout\,
	combout => \regFile_1|mem~1432_combout\);

-- Location: LCCOMB_X27_Y19_N30
\regFile_1|mem~1433\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1433_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1432_combout\ & ((\regFile_1|mem~408_regout\))) # (!\regFile_1|mem~1432_combout\ & (\regFile_1|mem~376_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~376_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~408_regout\,
	datad => \regFile_1|mem~1432_combout\,
	combout => \regFile_1|mem~1433_combout\);

-- Location: LCFF_X27_Y22_N21
\regFile_1|mem~536\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[18]~62_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~536_regout\);

-- Location: LCCOMB_X25_Y22_N6
\regFile_1|mem~1439\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1439_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~504_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~440_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~504_regout\,
	datad => \regFile_1|mem~440_regout\,
	combout => \regFile_1|mem~1439_combout\);

-- Location: LCCOMB_X27_Y22_N20
\regFile_1|mem~1440\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1440_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1439_combout\ & ((\regFile_1|mem~536_regout\))) # (!\regFile_1|mem~1439_combout\ & (\regFile_1|mem~472_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~472_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~536_regout\,
	datad => \regFile_1|mem~1439_combout\,
	combout => \regFile_1|mem~1440_combout\);

-- Location: LCCOMB_X34_Y20_N12
\regFile_1|mem~1441\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1441_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1438_combout\ & ((\regFile_1|mem~1440_combout\))) # (!\regFile_1|mem~1438_combout\ & (\regFile_1|mem~1433_combout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1438_combout\,
	datac => \regFile_1|mem~1433_combout\,
	datad => \regFile_1|mem~1440_combout\,
	combout => \regFile_1|mem~1441_combout\);

-- Location: LCCOMB_X34_Y20_N10
\regFile_1|o_rReg1[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[18]~18_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1431_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1431_combout\,
	datad => \regFile_1|mem~1441_combout\,
	combout => \regFile_1|o_rReg1[18]~18_combout\);

-- Location: LCCOMB_X29_Y19_N6
\ula_1|ula_1|SS0|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~38_combout\ = (\regFile_1|o_rReg1[19]~19_combout\ & ((\regFile_1|o_rReg2[19]~19_combout\ & (\ula_1|ula_1|SS0|Add1~37\ & VCC)) # (!\regFile_1|o_rReg2[19]~19_combout\ & (!\ula_1|ula_1|SS0|Add1~37\)))) # 
-- (!\regFile_1|o_rReg1[19]~19_combout\ & ((\regFile_1|o_rReg2[19]~19_combout\ & (!\ula_1|ula_1|SS0|Add1~37\)) # (!\regFile_1|o_rReg2[19]~19_combout\ & ((\ula_1|ula_1|SS0|Add1~37\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~39\ = CARRY((\regFile_1|o_rReg1[19]~19_combout\ & (!\regFile_1|o_rReg2[19]~19_combout\ & !\ula_1|ula_1|SS0|Add1~37\)) # (!\regFile_1|o_rReg1[19]~19_combout\ & ((!\ula_1|ula_1|SS0|Add1~37\) # (!\regFile_1|o_rReg2[19]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[19]~19_combout\,
	datab => \regFile_1|o_rReg2[19]~19_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~37\,
	combout => \ula_1|ula_1|SS0|Add1~38_combout\,
	cout => \ula_1|ula_1|SS0|Add1~39\);

-- Location: LCCOMB_X31_Y19_N6
\ula_1|ula_1|SS0|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~38_combout\ = (\regFile_1|o_rReg1[19]~19_combout\ & ((\regFile_1|o_rReg2[19]~19_combout\ & (!\ula_1|ula_1|SS0|Add0~37\)) # (!\regFile_1|o_rReg2[19]~19_combout\ & (\ula_1|ula_1|SS0|Add0~37\ & VCC)))) # 
-- (!\regFile_1|o_rReg1[19]~19_combout\ & ((\regFile_1|o_rReg2[19]~19_combout\ & ((\ula_1|ula_1|SS0|Add0~37\) # (GND))) # (!\regFile_1|o_rReg2[19]~19_combout\ & (!\ula_1|ula_1|SS0|Add0~37\))))
-- \ula_1|ula_1|SS0|Add0~39\ = CARRY((\regFile_1|o_rReg1[19]~19_combout\ & (\regFile_1|o_rReg2[19]~19_combout\ & !\ula_1|ula_1|SS0|Add0~37\)) # (!\regFile_1|o_rReg1[19]~19_combout\ & ((\regFile_1|o_rReg2[19]~19_combout\) # (!\ula_1|ula_1|SS0|Add0~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[19]~19_combout\,
	datab => \regFile_1|o_rReg2[19]~19_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~37\,
	combout => \ula_1|ula_1|SS0|Add0~38_combout\,
	cout => \ula_1|ula_1|SS0|Add0~39\);

-- Location: LCCOMB_X30_Y22_N22
\i_wData3[19]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[19]~64_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[19]~63_combout\ & ((\ula_1|ula_1|SS0|Add0~38_combout\))) # (!\i_wData3[19]~63_combout\ & (\ula_1|ula_1|SS0|Add1~38_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[19]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[19]~63_combout\,
	datac => \ula_1|ula_1|SS0|Add1~38_combout\,
	datad => \ula_1|ula_1|SS0|Add0~38_combout\,
	combout => \i_wData3[19]~64_combout\);

-- Location: LCCOMB_X30_Y22_N16
\i_wData3[19]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[19]~65_combout\ = (\loadValue~combout\(19) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[19]~64_combout\)))) # (!\loadValue~combout\(19) & (((\i_wData3[30]~7_combout\ & \i_wData3[19]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(19),
	datab => \load_en~combout\,
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[19]~64_combout\,
	combout => \i_wData3[19]~65_combout\);

-- Location: LCFF_X34_Y16_N23
\regFile_1|mem~985\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~985_regout\);

-- Location: LCFF_X34_Y16_N17
\regFile_1|mem~729\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[19]~65_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~729_regout\);

-- Location: LCCOMB_X32_Y17_N20
\regFile_1|mem~2082\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2082_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~857_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~601_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~857_regout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~601_regout\,
	combout => \regFile_1|mem~2082_combout\);

-- Location: LCCOMB_X34_Y16_N16
\regFile_1|mem~2083\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2083_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2082_combout\ & (\regFile_1|mem~985_regout\)) # (!\regFile_1|mem~2082_combout\ & ((\regFile_1|mem~729_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~985_regout\,
	datac => \regFile_1|mem~729_regout\,
	datad => \regFile_1|mem~2082_combout\,
	combout => \regFile_1|mem~2083_combout\);

-- Location: LCCOMB_X29_Y17_N6
\regFile_1|mem~2089\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2089_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~921_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~665_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~665_regout\,
	datad => \regFile_1|mem~921_regout\,
	combout => \regFile_1|mem~2089_combout\);

-- Location: LCCOMB_X36_Y20_N4
\regFile_1|mem~2090\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2090_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2089_combout\ & (\regFile_1|mem~1049_regout\)) # (!\regFile_1|mem~2089_combout\ & ((\regFile_1|mem~793_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1049_regout\,
	datab => \regFile_1|mem~793_regout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~2089_combout\,
	combout => \regFile_1|mem~2090_combout\);

-- Location: LCCOMB_X37_Y20_N6
\regFile_1|mem~2086\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2086_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~697_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~569_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~697_regout\,
	datad => \regFile_1|mem~569_regout\,
	combout => \regFile_1|mem~2086_combout\);

-- Location: LCCOMB_X36_Y22_N26
\regFile_1|mem~2087\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2087_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2086_combout\ & ((\regFile_1|mem~953_regout\))) # (!\regFile_1|mem~2086_combout\ & (\regFile_1|mem~825_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~825_regout\,
	datac => \regFile_1|mem~953_regout\,
	datad => \regFile_1|mem~2086_combout\,
	combout => \regFile_1|mem~2087_combout\);

-- Location: LCCOMB_X32_Y18_N6
\regFile_1|mem~2084\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2084_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~761_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~633_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~761_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~633_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2084_combout\);

-- Location: LCCOMB_X34_Y22_N26
\regFile_1|mem~2085\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2085_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2084_combout\ & ((\regFile_1|mem~1017_regout\))) # (!\regFile_1|mem~2084_combout\ & (\regFile_1|mem~889_regout\)))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2084_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2084_combout\,
	datac => \regFile_1|mem~889_regout\,
	datad => \regFile_1|mem~1017_regout\,
	combout => \regFile_1|mem~2085_combout\);

-- Location: LCCOMB_X35_Y22_N26
\regFile_1|mem~2088\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2088_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~2085_combout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2087_combout\,
	datad => \regFile_1|mem~2085_combout\,
	combout => \regFile_1|mem~2088_combout\);

-- Location: LCCOMB_X35_Y22_N20
\regFile_1|mem~2091\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2091_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2088_combout\ & ((\regFile_1|mem~2090_combout\))) # (!\regFile_1|mem~2088_combout\ & (\regFile_1|mem~2083_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2083_combout\,
	datac => \regFile_1|mem~2090_combout\,
	datad => \regFile_1|mem~2088_combout\,
	combout => \regFile_1|mem~2091_combout\);

-- Location: LCCOMB_X35_Y18_N10
\regFile_1|mem~2096\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2096_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~121_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~57_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~57_regout\,
	datad => \regFile_1|mem~121_regout\,
	combout => \regFile_1|mem~2096_combout\);

-- Location: LCCOMB_X35_Y22_N4
\regFile_1|mem~2097\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2097_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2096_combout\ & ((\regFile_1|mem~153_regout\))) # (!\regFile_1|mem~2096_combout\ & (\regFile_1|mem~89_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~89_regout\,
	datac => \regFile_1|mem~153_regout\,
	datad => \regFile_1|mem~2096_combout\,
	combout => \regFile_1|mem~2097_combout\);

-- Location: LCCOMB_X32_Y22_N2
\regFile_1|mem~2094\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2094_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~377_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~313_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~313_regout\,
	datad => \regFile_1|mem~377_regout\,
	combout => \regFile_1|mem~2094_combout\);

-- Location: LCCOMB_X35_Y22_N30
\regFile_1|mem~2095\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2095_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2094_combout\ & (\regFile_1|mem~409_regout\)) # (!\regFile_1|mem~2094_combout\ & ((\regFile_1|mem~345_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~409_regout\,
	datac => \regFile_1|mem~345_regout\,
	datad => \regFile_1|mem~2094_combout\,
	combout => \regFile_1|mem~2095_combout\);

-- Location: LCCOMB_X35_Y22_N14
\regFile_1|mem~2098\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2098_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~2095_combout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2097_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2097_combout\,
	datad => \regFile_1|mem~2095_combout\,
	combout => \regFile_1|mem~2098_combout\);

-- Location: LCCOMB_X31_Y22_N20
\regFile_1|mem~2092\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2092_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~217_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~185_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~217_regout\,
	datad => \regFile_1|mem~185_regout\,
	combout => \regFile_1|mem~2092_combout\);

-- Location: LCCOMB_X36_Y22_N12
\regFile_1|mem~2093\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2093_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2092_combout\ & ((\regFile_1|mem~281_regout\))) # (!\regFile_1|mem~2092_combout\ & (\regFile_1|mem~249_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~249_regout\,
	datac => \regFile_1|mem~281_regout\,
	datad => \regFile_1|mem~2092_combout\,
	combout => \regFile_1|mem~2093_combout\);

-- Location: LCCOMB_X33_Y15_N24
\regFile_1|mem~2099\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2099_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~473_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~441_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~441_regout\,
	datad => \regFile_1|mem~473_regout\,
	combout => \regFile_1|mem~2099_combout\);

-- Location: LCCOMB_X34_Y15_N24
\regFile_1|mem~2100\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2100_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2099_combout\ & ((\regFile_1|mem~537_regout\))) # (!\regFile_1|mem~2099_combout\ & (\regFile_1|mem~505_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~505_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~537_regout\,
	datad => \regFile_1|mem~2099_combout\,
	combout => \regFile_1|mem~2100_combout\);

-- Location: LCCOMB_X35_Y22_N0
\regFile_1|mem~2101\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2101_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2098_combout\ & ((\regFile_1|mem~2100_combout\))) # (!\regFile_1|mem~2098_combout\ & (\regFile_1|mem~2093_combout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2098_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2098_combout\,
	datac => \regFile_1|mem~2093_combout\,
	datad => \regFile_1|mem~2100_combout\,
	combout => \regFile_1|mem~2101_combout\);

-- Location: LCCOMB_X35_Y22_N22
\regFile_1|o_rReg2[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[19]~19_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2091_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2091_combout\,
	datad => \regFile_1|mem~2101_combout\,
	combout => \regFile_1|o_rReg2[19]~19_combout\);

-- Location: LCCOMB_X29_Y19_N8
\ula_1|ula_1|SS0|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~40_combout\ = ((\regFile_1|o_rReg1[20]~20_combout\ $ (\regFile_1|o_rReg2[20]~20_combout\ $ (!\ula_1|ula_1|SS0|Add1~39\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~41\ = CARRY((\regFile_1|o_rReg1[20]~20_combout\ & ((\regFile_1|o_rReg2[20]~20_combout\) # (!\ula_1|ula_1|SS0|Add1~39\))) # (!\regFile_1|o_rReg1[20]~20_combout\ & (\regFile_1|o_rReg2[20]~20_combout\ & !\ula_1|ula_1|SS0|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[20]~20_combout\,
	datab => \regFile_1|o_rReg2[20]~20_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~39\,
	combout => \ula_1|ula_1|SS0|Add1~40_combout\,
	cout => \ula_1|ula_1|SS0|Add1~41\);

-- Location: LCCOMB_X31_Y19_N8
\ula_1|ula_1|SS0|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~40_combout\ = ((\regFile_1|o_rReg1[20]~20_combout\ $ (\regFile_1|o_rReg2[20]~20_combout\ $ (\ula_1|ula_1|SS0|Add0~39\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~41\ = CARRY((\regFile_1|o_rReg1[20]~20_combout\ & ((!\ula_1|ula_1|SS0|Add0~39\) # (!\regFile_1|o_rReg2[20]~20_combout\))) # (!\regFile_1|o_rReg1[20]~20_combout\ & (!\regFile_1|o_rReg2[20]~20_combout\ & !\ula_1|ula_1|SS0|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[20]~20_combout\,
	datab => \regFile_1|o_rReg2[20]~20_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~39\,
	combout => \ula_1|ula_1|SS0|Add0~40_combout\,
	cout => \ula_1|ula_1|SS0|Add0~41\);

-- Location: LCCOMB_X32_Y23_N2
\i_wData3[20]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[20]~67_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[20]~66_combout\ & ((\ula_1|ula_1|SS0|Add0~40_combout\))) # (!\i_wData3[20]~66_combout\ & (\ula_1|ula_1|SS0|Add1~40_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[20]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[20]~66_combout\,
	datac => \ula_1|ula_1|SS0|Add1~40_combout\,
	datad => \ula_1|ula_1|SS0|Add0~40_combout\,
	combout => \i_wData3[20]~67_combout\);

-- Location: LCCOMB_X32_Y23_N16
\i_wData3[20]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[20]~68_combout\ = (\load_en~combout\ & ((\loadValue~combout\(20)) # ((\i_wData3[30]~7_combout\ & \i_wData3[20]~67_combout\)))) # (!\load_en~combout\ & (\i_wData3[30]~7_combout\ & ((\i_wData3[20]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \i_wData3[30]~7_combout\,
	datac => \loadValue~combout\(20),
	datad => \i_wData3[20]~67_combout\,
	combout => \i_wData3[20]~68_combout\);

-- Location: LCFF_X29_Y18_N5
\regFile_1|mem~474\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~474_regout\);

-- Location: LCFF_X29_Y18_N23
\regFile_1|mem~442\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~442_regout\);

-- Location: LCCOMB_X37_Y19_N16
\regFile_1|mem~506feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~506feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~506feeder_combout\);

-- Location: LCFF_X37_Y19_N17
\regFile_1|mem~506\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~506feeder_combout\,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~506_regout\);

-- Location: LCCOMB_X29_Y18_N22
\regFile_1|mem~2119\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2119_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~506_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~442_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~442_regout\,
	datad => \regFile_1|mem~506_regout\,
	combout => \regFile_1|mem~2119_combout\);

-- Location: LCCOMB_X29_Y18_N4
\regFile_1|mem~2120\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2120_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2119_combout\ & (\regFile_1|mem~538_regout\)) # (!\regFile_1|mem~2119_combout\ & ((\regFile_1|mem~474_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~538_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~474_regout\,
	datad => \regFile_1|mem~2119_combout\,
	combout => \regFile_1|mem~2120_combout\);

-- Location: LCFF_X33_Y16_N1
\regFile_1|mem~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~122_regout\);

-- Location: LCFF_X33_Y16_N3
\regFile_1|mem~154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~154_regout\);

-- Location: LCCOMB_X33_Y16_N8
\regFile_1|mem~2117\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2117_combout\ = (\regFile_1|mem~2116_combout\ & (((\regFile_1|mem~154_regout\) # (!\i_rAddr2~combout\(1))))) # (!\regFile_1|mem~2116_combout\ & (\regFile_1|mem~122_regout\ & (\i_rAddr2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2116_combout\,
	datab => \regFile_1|mem~122_regout\,
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~154_regout\,
	combout => \regFile_1|mem~2117_combout\);

-- Location: LCFF_X31_Y21_N19
\regFile_1|mem~186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~186_regout\);

-- Location: LCCOMB_X30_Y21_N26
\regFile_1|mem~250feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~250feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~250feeder_combout\);

-- Location: LCFF_X30_Y21_N27
\regFile_1|mem~250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~250feeder_combout\,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~250_regout\);

-- Location: LCCOMB_X31_Y21_N18
\regFile_1|mem~2114\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2114_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~250_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~186_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~186_regout\,
	datad => \regFile_1|mem~250_regout\,
	combout => \regFile_1|mem~2114_combout\);

-- Location: LCFF_X31_Y21_N29
\regFile_1|mem~218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~218_regout\);

-- Location: LCCOMB_X30_Y21_N2
\regFile_1|mem~282feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~282feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~282feeder_combout\);

-- Location: LCFF_X30_Y21_N3
\regFile_1|mem~282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~282feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~282_regout\);

-- Location: LCCOMB_X31_Y21_N28
\regFile_1|mem~2115\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2115_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2114_combout\ & ((\regFile_1|mem~282_regout\))) # (!\regFile_1|mem~2114_combout\ & (\regFile_1|mem~218_regout\)))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2114_combout\,
	datac => \regFile_1|mem~218_regout\,
	datad => \regFile_1|mem~282_regout\,
	combout => \regFile_1|mem~2115_combout\);

-- Location: LCCOMB_X32_Y18_N10
\regFile_1|mem~2118\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2118_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~2115_combout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2117_combout\,
	datad => \regFile_1|mem~2115_combout\,
	combout => \regFile_1|mem~2118_combout\);

-- Location: LCFF_X30_Y17_N13
\regFile_1|mem~378\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~378_regout\);

-- Location: LCCOMB_X30_Y17_N18
\regFile_1|mem~314feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~314feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~314feeder_combout\);

-- Location: LCFF_X30_Y17_N19
\regFile_1|mem~314\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~314feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~314_regout\);

-- Location: LCCOMB_X34_Y19_N4
\regFile_1|mem~346feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~346feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~346feeder_combout\);

-- Location: LCFF_X34_Y19_N5
\regFile_1|mem~346\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~346feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~346_regout\);

-- Location: LCCOMB_X30_Y17_N22
\regFile_1|mem~2112\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2112_combout\ = (\i_rAddr2~combout\(0) & (((\i_rAddr2~combout\(1)) # (\regFile_1|mem~346_regout\)))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~314_regout\ & (!\i_rAddr2~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~314_regout\,
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~346_regout\,
	combout => \regFile_1|mem~2112_combout\);

-- Location: LCCOMB_X30_Y17_N12
\regFile_1|mem~2113\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2113_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2112_combout\ & (\regFile_1|mem~410_regout\)) # (!\regFile_1|mem~2112_combout\ & ((\regFile_1|mem~378_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~410_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~378_regout\,
	datad => \regFile_1|mem~2112_combout\,
	combout => \regFile_1|mem~2113_combout\);

-- Location: LCCOMB_X31_Y18_N16
\regFile_1|mem~2121\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2121_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2118_combout\ & (\regFile_1|mem~2120_combout\)) # (!\regFile_1|mem~2118_combout\ & ((\regFile_1|mem~2113_combout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2120_combout\,
	datac => \regFile_1|mem~2118_combout\,
	datad => \regFile_1|mem~2113_combout\,
	combout => \regFile_1|mem~2121_combout\);

-- Location: LCFF_X36_Y22_N29
\regFile_1|mem~954\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~954_regout\);

-- Location: LCFF_X32_Y23_N19
\regFile_1|mem~698\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~698_regout\);

-- Location: LCFF_X35_Y19_N29
\regFile_1|mem~826\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~826_regout\);

-- Location: LCFF_X35_Y19_N19
\regFile_1|mem~570\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~570_regout\);

-- Location: LCCOMB_X35_Y19_N18
\regFile_1|mem~2106\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2106_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~826_regout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~570_regout\ & !\i_rAddr2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~826_regout\,
	datac => \regFile_1|mem~570_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2106_combout\);

-- Location: LCCOMB_X36_Y22_N14
\regFile_1|mem~2107\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2107_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2106_combout\ & (\regFile_1|mem~954_regout\)) # (!\regFile_1|mem~2106_combout\ & ((\regFile_1|mem~698_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~954_regout\,
	datac => \regFile_1|mem~698_regout\,
	datad => \regFile_1|mem~2106_combout\,
	combout => \regFile_1|mem~2107_combout\);

-- Location: LCFF_X31_Y17_N3
\regFile_1|mem~730\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~730_regout\);

-- Location: LCFF_X32_Y17_N5
\regFile_1|mem~602\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~602_regout\);

-- Location: LCCOMB_X31_Y17_N2
\regFile_1|mem~2104\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2104_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~730_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~602_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~730_regout\,
	datad => \regFile_1|mem~602_regout\,
	combout => \regFile_1|mem~2104_combout\);

-- Location: LCFF_X31_Y17_N25
\regFile_1|mem~986\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~986_regout\);

-- Location: LCFF_X32_Y17_N31
\regFile_1|mem~858\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~858_regout\);

-- Location: LCCOMB_X31_Y17_N24
\regFile_1|mem~2105\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2105_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2104_combout\ & (\regFile_1|mem~986_regout\)) # (!\regFile_1|mem~2104_combout\ & ((\regFile_1|mem~858_regout\))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2104_combout\,
	datac => \regFile_1|mem~986_regout\,
	datad => \regFile_1|mem~858_regout\,
	combout => \regFile_1|mem~2105_combout\);

-- Location: LCCOMB_X35_Y18_N8
\regFile_1|mem~2108\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2108_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~2105_combout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2107_combout\,
	datad => \regFile_1|mem~2105_combout\,
	combout => \regFile_1|mem~2108_combout\);

-- Location: LCCOMB_X33_Y21_N2
\regFile_1|mem~762feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~762feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~762feeder_combout\);

-- Location: LCFF_X33_Y21_N3
\regFile_1|mem~762\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~762feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~762_regout\);

-- Location: LCFF_X32_Y18_N25
\regFile_1|mem~634\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~634_regout\);

-- Location: LCCOMB_X33_Y21_N4
\regFile_1|mem~890feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~890feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~890feeder_combout\);

-- Location: LCFF_X33_Y21_N5
\regFile_1|mem~890\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~890feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~890_regout\);

-- Location: LCCOMB_X32_Y18_N24
\regFile_1|mem~2102\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2102_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~890_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~634_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~634_regout\,
	datad => \regFile_1|mem~890_regout\,
	combout => \regFile_1|mem~2102_combout\);

-- Location: LCCOMB_X33_Y22_N10
\regFile_1|mem~2103\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2103_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2102_combout\ & (\regFile_1|mem~1018_regout\)) # (!\regFile_1|mem~2102_combout\ & ((\regFile_1|mem~762_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1018_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~762_regout\,
	datad => \regFile_1|mem~2102_combout\,
	combout => \regFile_1|mem~2103_combout\);

-- Location: LCFF_X32_Y23_N25
\regFile_1|mem~666\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~666_regout\);

-- Location: LCCOMB_X36_Y19_N24
\regFile_1|mem~794feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~794feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~794feeder_combout\);

-- Location: LCFF_X36_Y19_N25
\regFile_1|mem~794\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~794feeder_combout\,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~794_regout\);

-- Location: LCCOMB_X32_Y23_N22
\regFile_1|mem~2109\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2109_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~794_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~666_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~666_regout\,
	datad => \regFile_1|mem~794_regout\,
	combout => \regFile_1|mem~2109_combout\);

-- Location: LCFF_X36_Y19_N15
\regFile_1|mem~922\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[20]~68_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~922_regout\);

-- Location: LCCOMB_X36_Y18_N22
\regFile_1|mem~2110\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2110_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2109_combout\ & (\regFile_1|mem~1050_regout\)) # (!\regFile_1|mem~2109_combout\ & ((\regFile_1|mem~922_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1050_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2109_combout\,
	datad => \regFile_1|mem~922_regout\,
	combout => \regFile_1|mem~2110_combout\);

-- Location: LCCOMB_X35_Y18_N22
\regFile_1|mem~2111\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2111_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2108_combout\ & ((\regFile_1|mem~2110_combout\))) # (!\regFile_1|mem~2108_combout\ & (\regFile_1|mem~2103_combout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2108_combout\,
	datac => \regFile_1|mem~2103_combout\,
	datad => \regFile_1|mem~2110_combout\,
	combout => \regFile_1|mem~2111_combout\);

-- Location: LCCOMB_X30_Y18_N24
\regFile_1|o_rReg2[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[20]~20_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2111_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~2121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2121_combout\,
	datad => \regFile_1|mem~2111_combout\,
	combout => \regFile_1|o_rReg2[20]~20_combout\);

-- Location: LCCOMB_X31_Y19_N10
\ula_1|ula_1|SS0|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~42_combout\ = (\regFile_1|o_rReg1[21]~21_combout\ & ((\regFile_1|o_rReg2[21]~21_combout\ & (!\ula_1|ula_1|SS0|Add0~41\)) # (!\regFile_1|o_rReg2[21]~21_combout\ & (\ula_1|ula_1|SS0|Add0~41\ & VCC)))) # 
-- (!\regFile_1|o_rReg1[21]~21_combout\ & ((\regFile_1|o_rReg2[21]~21_combout\ & ((\ula_1|ula_1|SS0|Add0~41\) # (GND))) # (!\regFile_1|o_rReg2[21]~21_combout\ & (!\ula_1|ula_1|SS0|Add0~41\))))
-- \ula_1|ula_1|SS0|Add0~43\ = CARRY((\regFile_1|o_rReg1[21]~21_combout\ & (\regFile_1|o_rReg2[21]~21_combout\ & !\ula_1|ula_1|SS0|Add0~41\)) # (!\regFile_1|o_rReg1[21]~21_combout\ & ((\regFile_1|o_rReg2[21]~21_combout\) # (!\ula_1|ula_1|SS0|Add0~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[21]~21_combout\,
	datab => \regFile_1|o_rReg2[21]~21_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~41\,
	combout => \ula_1|ula_1|SS0|Add0~42_combout\,
	cout => \ula_1|ula_1|SS0|Add0~43\);

-- Location: LCCOMB_X29_Y19_N10
\ula_1|ula_1|SS0|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~42_combout\ = (\regFile_1|o_rReg2[21]~21_combout\ & ((\regFile_1|o_rReg1[21]~21_combout\ & (\ula_1|ula_1|SS0|Add1~41\ & VCC)) # (!\regFile_1|o_rReg1[21]~21_combout\ & (!\ula_1|ula_1|SS0|Add1~41\)))) # 
-- (!\regFile_1|o_rReg2[21]~21_combout\ & ((\regFile_1|o_rReg1[21]~21_combout\ & (!\ula_1|ula_1|SS0|Add1~41\)) # (!\regFile_1|o_rReg1[21]~21_combout\ & ((\ula_1|ula_1|SS0|Add1~41\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~43\ = CARRY((\regFile_1|o_rReg2[21]~21_combout\ & (!\regFile_1|o_rReg1[21]~21_combout\ & !\ula_1|ula_1|SS0|Add1~41\)) # (!\regFile_1|o_rReg2[21]~21_combout\ & ((!\ula_1|ula_1|SS0|Add1~41\) # (!\regFile_1|o_rReg1[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[21]~21_combout\,
	datab => \regFile_1|o_rReg1[21]~21_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~41\,
	combout => \ula_1|ula_1|SS0|Add1~42_combout\,
	cout => \ula_1|ula_1|SS0|Add1~43\);

-- Location: LCCOMB_X30_Y19_N8
\i_wData3[21]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[21]~70_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[21]~69_combout\ & (\ula_1|ula_1|SS0|Add0~42_combout\)) # (!\i_wData3[21]~69_combout\ & ((\ula_1|ula_1|SS0|Add1~42_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[21]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[21]~69_combout\,
	datac => \ula_1|ula_1|SS0|Add0~42_combout\,
	datad => \ula_1|ula_1|SS0|Add1~42_combout\,
	combout => \i_wData3[21]~70_combout\);

-- Location: LCCOMB_X30_Y15_N24
\i_wData3[21]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[21]~71_combout\ = (\loadValue~combout\(21) & ((\load_en~combout\) # ((\i_wData3[21]~70_combout\ & \i_wData3[30]~7_combout\)))) # (!\loadValue~combout\(21) & (((\i_wData3[21]~70_combout\ & \i_wData3[30]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(21),
	datab => \load_en~combout\,
	datac => \i_wData3[21]~70_combout\,
	datad => \i_wData3[30]~7_combout\,
	combout => \i_wData3[21]~71_combout\);

-- Location: LCFF_X28_Y15_N17
\regFile_1|mem~443\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~443_regout\);

-- Location: LCCOMB_X29_Y15_N18
\regFile_1|mem~475feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~475feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~475feeder_combout\);

-- Location: LCFF_X29_Y15_N19
\regFile_1|mem~475\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~475feeder_combout\,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~475_regout\);

-- Location: LCCOMB_X28_Y15_N16
\regFile_1|mem~2139\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2139_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~475_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~443_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~443_regout\,
	datad => \regFile_1|mem~475_regout\,
	combout => \regFile_1|mem~2139_combout\);

-- Location: LCCOMB_X34_Y15_N14
\regFile_1|mem~2140\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2140_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2139_combout\ & (\regFile_1|mem~539_regout\)) # (!\regFile_1|mem~2139_combout\ & ((\regFile_1|mem~507_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~539_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2139_combout\,
	datad => \regFile_1|mem~507_regout\,
	combout => \regFile_1|mem~2140_combout\);

-- Location: LCFF_X33_Y17_N27
\regFile_1|mem~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~59_regout\);

-- Location: LCCOMB_X33_Y17_N26
\regFile_1|mem~2136\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2136_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~123_regout\) # ((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~59_regout\ & !\i_rAddr2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~123_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~59_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2136_combout\);

-- Location: LCCOMB_X32_Y16_N24
\regFile_1|mem~2137\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2137_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2136_combout\ & (\regFile_1|mem~155_regout\)) # (!\regFile_1|mem~2136_combout\ & ((\regFile_1|mem~91_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~155_regout\,
	datac => \regFile_1|mem~91_regout\,
	datad => \regFile_1|mem~2136_combout\,
	combout => \regFile_1|mem~2137_combout\);

-- Location: LCFF_X30_Y20_N25
\regFile_1|mem~411\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~411_regout\);

-- Location: LCCOMB_X30_Y20_N20
\regFile_1|mem~2135\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2135_combout\ = (\regFile_1|mem~2134_combout\ & (((\regFile_1|mem~411_regout\)) # (!\i_rAddr2~combout\(0)))) # (!\regFile_1|mem~2134_combout\ & (\i_rAddr2~combout\(0) & ((\regFile_1|mem~347_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2134_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~411_regout\,
	datad => \regFile_1|mem~347_regout\,
	combout => \regFile_1|mem~2135_combout\);

-- Location: LCCOMB_X33_Y19_N24
\regFile_1|mem~2138\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2138_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~2135_combout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2137_combout\,
	datad => \regFile_1|mem~2135_combout\,
	combout => \regFile_1|mem~2138_combout\);

-- Location: LCCOMB_X29_Y14_N18
\regFile_1|mem~2132\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2132_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~219_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~187_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~187_regout\,
	datad => \regFile_1|mem~219_regout\,
	combout => \regFile_1|mem~2132_combout\);

-- Location: LCCOMB_X34_Y23_N30
\regFile_1|mem~2133\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2133_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2132_combout\ & ((\regFile_1|mem~283_regout\))) # (!\regFile_1|mem~2132_combout\ & (\regFile_1|mem~251_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~251_regout\,
	datac => \regFile_1|mem~283_regout\,
	datad => \regFile_1|mem~2132_combout\,
	combout => \regFile_1|mem~2133_combout\);

-- Location: LCCOMB_X33_Y19_N26
\regFile_1|mem~2141\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2141_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2138_combout\ & (\regFile_1|mem~2140_combout\)) # (!\regFile_1|mem~2138_combout\ & ((\regFile_1|mem~2133_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2140_combout\,
	datac => \regFile_1|mem~2138_combout\,
	datad => \regFile_1|mem~2133_combout\,
	combout => \regFile_1|mem~2141_combout\);

-- Location: LCFF_X34_Y16_N21
\regFile_1|mem~731\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~731_regout\);

-- Location: LCCOMB_X34_Y16_N20
\regFile_1|mem~2123\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2123_combout\ = (\regFile_1|mem~2122_combout\ & (((\regFile_1|mem~987_regout\)) # (!\i_rAddr2~combout\(2)))) # (!\regFile_1|mem~2122_combout\ & (\i_rAddr2~combout\(2) & (\regFile_1|mem~731_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2122_combout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~731_regout\,
	datad => \regFile_1|mem~987_regout\,
	combout => \regFile_1|mem~2123_combout\);

-- Location: LCFF_X32_Y18_N29
\regFile_1|mem~635\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~635_regout\);

-- Location: LCFF_X32_Y18_N31
\regFile_1|mem~763\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~763_regout\);

-- Location: LCCOMB_X32_Y18_N28
\regFile_1|mem~2124\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2124_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~763_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~635_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~635_regout\,
	datad => \regFile_1|mem~763_regout\,
	combout => \regFile_1|mem~2124_combout\);

-- Location: LCCOMB_X33_Y22_N26
\regFile_1|mem~2125\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2125_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2124_combout\ & (\regFile_1|mem~1019_regout\)) # (!\regFile_1|mem~2124_combout\ & ((\regFile_1|mem~891_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1019_regout\,
	datac => \regFile_1|mem~891_regout\,
	datad => \regFile_1|mem~2124_combout\,
	combout => \regFile_1|mem~2125_combout\);

-- Location: LCCOMB_X33_Y19_N14
\regFile_1|mem~571feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~571feeder_combout\ = \i_wData3[21]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[21]~71_combout\,
	combout => \regFile_1|mem~571feeder_combout\);

-- Location: LCFF_X33_Y19_N15
\regFile_1|mem~571\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~571feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~571_regout\);

-- Location: LCFF_X34_Y18_N3
\regFile_1|mem~699\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[21]~71_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~699_regout\);

-- Location: LCCOMB_X33_Y19_N0
\regFile_1|mem~2126\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2126_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~699_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~571_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~571_regout\,
	datad => \regFile_1|mem~699_regout\,
	combout => \regFile_1|mem~2126_combout\);

-- Location: LCCOMB_X33_Y19_N2
\regFile_1|mem~2127\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2127_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2126_combout\ & ((\regFile_1|mem~955_regout\))) # (!\regFile_1|mem~2126_combout\ & (\regFile_1|mem~827_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~827_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~955_regout\,
	datad => \regFile_1|mem~2126_combout\,
	combout => \regFile_1|mem~2127_combout\);

-- Location: LCCOMB_X33_Y21_N22
\regFile_1|mem~2128\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2128_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~2125_combout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~2127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2125_combout\,
	datad => \regFile_1|mem~2127_combout\,
	combout => \regFile_1|mem~2128_combout\);

-- Location: LCCOMB_X32_Y19_N18
\regFile_1|mem~2131\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2131_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2128_combout\ & (\regFile_1|mem~2130_combout\)) # (!\regFile_1|mem~2128_combout\ & ((\regFile_1|mem~2123_combout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2130_combout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2123_combout\,
	datad => \regFile_1|mem~2128_combout\,
	combout => \regFile_1|mem~2131_combout\);

-- Location: LCCOMB_X32_Y19_N0
\regFile_1|o_rReg2[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[21]~21_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2131_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~2141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2141_combout\,
	datad => \regFile_1|mem~2131_combout\,
	combout => \regFile_1|o_rReg2[21]~21_combout\);

-- Location: LCCOMB_X31_Y19_N12
\ula_1|ula_1|SS0|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~44_combout\ = ((\regFile_1|o_rReg2[22]~22_combout\ $ (\regFile_1|o_rReg1[22]~22_combout\ $ (\ula_1|ula_1|SS0|Add0~43\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~45\ = CARRY((\regFile_1|o_rReg2[22]~22_combout\ & (\regFile_1|o_rReg1[22]~22_combout\ & !\ula_1|ula_1|SS0|Add0~43\)) # (!\regFile_1|o_rReg2[22]~22_combout\ & ((\regFile_1|o_rReg1[22]~22_combout\) # (!\ula_1|ula_1|SS0|Add0~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[22]~22_combout\,
	datab => \regFile_1|o_rReg1[22]~22_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~43\,
	combout => \ula_1|ula_1|SS0|Add0~44_combout\,
	cout => \ula_1|ula_1|SS0|Add0~45\);

-- Location: LCCOMB_X29_Y19_N12
\ula_1|ula_1|SS0|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~44_combout\ = ((\regFile_1|o_rReg1[22]~22_combout\ $ (\regFile_1|o_rReg2[22]~22_combout\ $ (!\ula_1|ula_1|SS0|Add1~43\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~45\ = CARRY((\regFile_1|o_rReg1[22]~22_combout\ & ((\regFile_1|o_rReg2[22]~22_combout\) # (!\ula_1|ula_1|SS0|Add1~43\))) # (!\regFile_1|o_rReg1[22]~22_combout\ & (\regFile_1|o_rReg2[22]~22_combout\ & !\ula_1|ula_1|SS0|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[22]~22_combout\,
	datab => \regFile_1|o_rReg2[22]~22_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~43\,
	combout => \ula_1|ula_1|SS0|Add1~44_combout\,
	cout => \ula_1|ula_1|SS0|Add1~45\);

-- Location: LCCOMB_X30_Y15_N28
\i_wData3[22]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[22]~73_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[22]~72_combout\ & (\ula_1|ula_1|SS0|Add0~44_combout\)) # (!\i_wData3[22]~72_combout\ & ((\ula_1|ula_1|SS0|Add1~44_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[22]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[22]~72_combout\,
	datac => \ula_1|ula_1|SS0|Add0~44_combout\,
	datad => \ula_1|ula_1|SS0|Add1~44_combout\,
	combout => \i_wData3[22]~73_combout\);

-- Location: LCCOMB_X30_Y15_N2
\i_wData3[22]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[22]~74_combout\ = (\load_en~combout\ & ((\loadValue~combout\(22)) # ((\i_wData3[30]~7_combout\ & \i_wData3[22]~73_combout\)))) # (!\load_en~combout\ & (\i_wData3[30]~7_combout\ & ((\i_wData3[22]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \i_wData3[30]~7_combout\,
	datac => \loadValue~combout\(22),
	datad => \i_wData3[22]~73_combout\,
	combout => \i_wData3[22]~74_combout\);

-- Location: LCFF_X31_Y21_N3
\regFile_1|mem~188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~188_regout\);

-- Location: LCCOMB_X31_Y21_N2
\regFile_1|mem~2154\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2154_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~252_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~188_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~188_regout\,
	datad => \regFile_1|mem~252_regout\,
	combout => \regFile_1|mem~2154_combout\);

-- Location: LCCOMB_X31_Y21_N12
\regFile_1|mem~2155\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2155_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2154_combout\ & ((\regFile_1|mem~284_regout\))) # (!\regFile_1|mem~2154_combout\ & (\regFile_1|mem~220_regout\)))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2154_combout\,
	datac => \regFile_1|mem~220_regout\,
	datad => \regFile_1|mem~284_regout\,
	combout => \regFile_1|mem~2155_combout\);

-- Location: LCCOMB_X30_Y17_N8
\regFile_1|mem~2158\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2158_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~2155_combout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2157_combout\,
	datab => \regFile_1|mem~2155_combout\,
	datac => \i_rAddr2~combout\(3),
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2158_combout\);

-- Location: LCFF_X30_Y17_N11
\regFile_1|mem~316\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~316_regout\);

-- Location: LCFF_X34_Y19_N21
\regFile_1|mem~348\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~348_regout\);

-- Location: LCCOMB_X30_Y17_N10
\regFile_1|mem~2152\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2152_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~348_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~316_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~316_regout\,
	datad => \regFile_1|mem~348_regout\,
	combout => \regFile_1|mem~2152_combout\);

-- Location: LCCOMB_X30_Y17_N16
\regFile_1|mem~2153\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2153_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2152_combout\ & (\regFile_1|mem~412_regout\)) # (!\regFile_1|mem~2152_combout\ & ((\regFile_1|mem~380_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~412_regout\,
	datac => \regFile_1|mem~380_regout\,
	datad => \regFile_1|mem~2152_combout\,
	combout => \regFile_1|mem~2153_combout\);

-- Location: LCCOMB_X33_Y15_N18
\regFile_1|mem~2159\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2159_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~508_regout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~444_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~508_regout\,
	datad => \regFile_1|mem~444_regout\,
	combout => \regFile_1|mem~2159_combout\);

-- Location: LCCOMB_X33_Y15_N16
\regFile_1|mem~2160\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2160_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2159_combout\ & ((\regFile_1|mem~540_regout\))) # (!\regFile_1|mem~2159_combout\ & (\regFile_1|mem~476_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~476_regout\,
	datac => \regFile_1|mem~540_regout\,
	datad => \regFile_1|mem~2159_combout\,
	combout => \regFile_1|mem~2160_combout\);

-- Location: LCCOMB_X30_Y17_N14
\regFile_1|mem~2161\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2161_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2158_combout\ & ((\regFile_1|mem~2160_combout\))) # (!\regFile_1|mem~2158_combout\ & (\regFile_1|mem~2153_combout\)))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2158_combout\,
	datac => \regFile_1|mem~2153_combout\,
	datad => \regFile_1|mem~2160_combout\,
	combout => \regFile_1|mem~2161_combout\);

-- Location: LCCOMB_X36_Y18_N30
\regFile_1|mem~1052feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1052feeder_combout\ = \i_wData3[22]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[22]~74_combout\,
	combout => \regFile_1|mem~1052feeder_combout\);

-- Location: LCFF_X36_Y18_N31
\regFile_1|mem~1052\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1052feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1052_regout\);

-- Location: LCCOMB_X36_Y16_N8
\regFile_1|mem~668feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~668feeder_combout\ = \i_wData3[22]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[22]~74_combout\,
	combout => \regFile_1|mem~668feeder_combout\);

-- Location: LCFF_X36_Y16_N9
\regFile_1|mem~668\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~668feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~668_regout\);

-- Location: LCFF_X36_Y19_N21
\regFile_1|mem~796\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~796_regout\);

-- Location: LCCOMB_X36_Y16_N10
\regFile_1|mem~2149\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2149_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~796_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~668_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~668_regout\,
	datad => \regFile_1|mem~796_regout\,
	combout => \regFile_1|mem~2149_combout\);

-- Location: LCFF_X36_Y19_N31
\regFile_1|mem~924\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~924_regout\);

-- Location: LCCOMB_X36_Y18_N16
\regFile_1|mem~2150\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2150_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2149_combout\ & (\regFile_1|mem~1052_regout\)) # (!\regFile_1|mem~2149_combout\ & ((\regFile_1|mem~924_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1052_regout\,
	datac => \regFile_1|mem~2149_combout\,
	datad => \regFile_1|mem~924_regout\,
	combout => \regFile_1|mem~2150_combout\);

-- Location: LCFF_X31_Y17_N17
\regFile_1|mem~988\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~988_regout\);

-- Location: LCFF_X30_Y15_N5
\regFile_1|mem~860\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~860_regout\);

-- Location: LCCOMB_X31_Y17_N16
\regFile_1|mem~2145\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2145_combout\ = (\regFile_1|mem~2144_combout\ & (((\regFile_1|mem~988_regout\)) # (!\i_rAddr2~combout\(3)))) # (!\regFile_1|mem~2144_combout\ & (\i_rAddr2~combout\(3) & ((\regFile_1|mem~860_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2144_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~988_regout\,
	datad => \regFile_1|mem~860_regout\,
	combout => \regFile_1|mem~2145_combout\);

-- Location: LCFF_X36_Y17_N29
\regFile_1|mem~700\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~700_regout\);

-- Location: LCFF_X36_Y17_N31
\regFile_1|mem~956\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~956_regout\);

-- Location: LCFF_X35_Y19_N3
\regFile_1|mem~572\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[22]~74_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~572_regout\);

-- Location: LCCOMB_X35_Y19_N2
\regFile_1|mem~2146\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2146_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~828_regout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~572_regout\ & !\i_rAddr2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~828_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~572_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2146_combout\);

-- Location: LCCOMB_X36_Y17_N30
\regFile_1|mem~2147\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2147_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2146_combout\ & ((\regFile_1|mem~956_regout\))) # (!\regFile_1|mem~2146_combout\ & (\regFile_1|mem~700_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~700_regout\,
	datac => \regFile_1|mem~956_regout\,
	datad => \regFile_1|mem~2146_combout\,
	combout => \regFile_1|mem~2147_combout\);

-- Location: LCCOMB_X30_Y17_N4
\regFile_1|mem~2148\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2148_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~2145_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~2147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2145_combout\,
	datad => \regFile_1|mem~2147_combout\,
	combout => \regFile_1|mem~2148_combout\);

-- Location: LCCOMB_X31_Y18_N26
\regFile_1|mem~636feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~636feeder_combout\ = \i_wData3[22]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[22]~74_combout\,
	combout => \regFile_1|mem~636feeder_combout\);

-- Location: LCFF_X31_Y18_N27
\regFile_1|mem~636\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~636feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~636_regout\);

-- Location: LCCOMB_X35_Y17_N16
\regFile_1|mem~892feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~892feeder_combout\ = \i_wData3[22]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[22]~74_combout\,
	combout => \regFile_1|mem~892feeder_combout\);

-- Location: LCFF_X35_Y17_N17
\regFile_1|mem~892\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~892feeder_combout\,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~892_regout\);

-- Location: LCCOMB_X32_Y14_N26
\regFile_1|mem~2142\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2142_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~892_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~636_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~636_regout\,
	datad => \regFile_1|mem~892_regout\,
	combout => \regFile_1|mem~2142_combout\);

-- Location: LCCOMB_X35_Y17_N28
\regFile_1|mem~1020feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1020feeder_combout\ = \i_wData3[22]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[22]~74_combout\,
	combout => \regFile_1|mem~1020feeder_combout\);

-- Location: LCFF_X35_Y17_N29
\regFile_1|mem~1020\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1020feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1020_regout\);

-- Location: LCCOMB_X31_Y14_N30
\regFile_1|mem~2143\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2143_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2142_combout\ & ((\regFile_1|mem~1020_regout\))) # (!\regFile_1|mem~2142_combout\ & (\regFile_1|mem~764_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~764_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2142_combout\,
	datad => \regFile_1|mem~1020_regout\,
	combout => \regFile_1|mem~2143_combout\);

-- Location: LCCOMB_X30_Y17_N2
\regFile_1|mem~2151\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2151_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2148_combout\ & (\regFile_1|mem~2150_combout\)) # (!\regFile_1|mem~2148_combout\ & ((\regFile_1|mem~2143_combout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2150_combout\,
	datac => \regFile_1|mem~2148_combout\,
	datad => \regFile_1|mem~2143_combout\,
	combout => \regFile_1|mem~2151_combout\);

-- Location: LCCOMB_X30_Y17_N0
\regFile_1|o_rReg2[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[22]~22_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2151_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~2161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2161_combout\,
	datad => \regFile_1|mem~2151_combout\,
	combout => \regFile_1|o_rReg2[22]~22_combout\);

-- Location: LCCOMB_X29_Y19_N14
\ula_1|ula_1|SS0|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~46_combout\ = (\regFile_1|o_rReg2[23]~23_combout\ & ((\regFile_1|o_rReg1[23]~23_combout\ & (\ula_1|ula_1|SS0|Add1~45\ & VCC)) # (!\regFile_1|o_rReg1[23]~23_combout\ & (!\ula_1|ula_1|SS0|Add1~45\)))) # 
-- (!\regFile_1|o_rReg2[23]~23_combout\ & ((\regFile_1|o_rReg1[23]~23_combout\ & (!\ula_1|ula_1|SS0|Add1~45\)) # (!\regFile_1|o_rReg1[23]~23_combout\ & ((\ula_1|ula_1|SS0|Add1~45\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~47\ = CARRY((\regFile_1|o_rReg2[23]~23_combout\ & (!\regFile_1|o_rReg1[23]~23_combout\ & !\ula_1|ula_1|SS0|Add1~45\)) # (!\regFile_1|o_rReg2[23]~23_combout\ & ((!\ula_1|ula_1|SS0|Add1~45\) # (!\regFile_1|o_rReg1[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[23]~23_combout\,
	datab => \regFile_1|o_rReg1[23]~23_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~45\,
	combout => \ula_1|ula_1|SS0|Add1~46_combout\,
	cout => \ula_1|ula_1|SS0|Add1~47\);

-- Location: LCCOMB_X31_Y19_N14
\ula_1|ula_1|SS0|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~46_combout\ = (\regFile_1|o_rReg2[23]~23_combout\ & ((\regFile_1|o_rReg1[23]~23_combout\ & (!\ula_1|ula_1|SS0|Add0~45\)) # (!\regFile_1|o_rReg1[23]~23_combout\ & ((\ula_1|ula_1|SS0|Add0~45\) # (GND))))) # 
-- (!\regFile_1|o_rReg2[23]~23_combout\ & ((\regFile_1|o_rReg1[23]~23_combout\ & (\ula_1|ula_1|SS0|Add0~45\ & VCC)) # (!\regFile_1|o_rReg1[23]~23_combout\ & (!\ula_1|ula_1|SS0|Add0~45\))))
-- \ula_1|ula_1|SS0|Add0~47\ = CARRY((\regFile_1|o_rReg2[23]~23_combout\ & ((!\ula_1|ula_1|SS0|Add0~45\) # (!\regFile_1|o_rReg1[23]~23_combout\))) # (!\regFile_1|o_rReg2[23]~23_combout\ & (!\regFile_1|o_rReg1[23]~23_combout\ & !\ula_1|ula_1|SS0|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[23]~23_combout\,
	datab => \regFile_1|o_rReg1[23]~23_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~45\,
	combout => \ula_1|ula_1|SS0|Add0~46_combout\,
	cout => \ula_1|ula_1|SS0|Add0~47\);

-- Location: LCCOMB_X30_Y18_N0
\i_wData3[23]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[23]~76_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[23]~75_combout\ & ((\ula_1|ula_1|SS0|Add0~46_combout\))) # (!\i_wData3[23]~75_combout\ & (\ula_1|ula_1|SS0|Add1~46_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[23]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[23]~75_combout\,
	datac => \ula_1|ula_1|SS0|Add1~46_combout\,
	datad => \ula_1|ula_1|SS0|Add0~46_combout\,
	combout => \i_wData3[23]~76_combout\);

-- Location: LCCOMB_X30_Y18_N14
\i_wData3[23]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[23]~77_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[23]~76_combout\) # ((\load_en~combout\ & \loadValue~combout\(23))))) # (!\i_wData3[30]~7_combout\ & (\load_en~combout\ & (\loadValue~combout\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \load_en~combout\,
	datac => \loadValue~combout\(23),
	datad => \i_wData3[23]~76_combout\,
	combout => \i_wData3[23]~77_combout\);

-- Location: LCFF_X29_Y14_N25
\regFile_1|mem~221\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~221_regout\);

-- Location: LCFF_X29_Y14_N15
\regFile_1|mem~189\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~189_regout\);

-- Location: LCCOMB_X29_Y14_N24
\regFile_1|mem~1532\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1532_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~221_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~189_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~221_regout\,
	datad => \regFile_1|mem~189_regout\,
	combout => \regFile_1|mem~1532_combout\);

-- Location: LCCOMB_X30_Y14_N18
\regFile_1|mem~1533\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1533_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1532_combout\ & ((\regFile_1|mem~285_regout\))) # (!\regFile_1|mem~1532_combout\ & (\regFile_1|mem~253_regout\)))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1532_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1532_combout\,
	datac => \regFile_1|mem~253_regout\,
	datad => \regFile_1|mem~285_regout\,
	combout => \regFile_1|mem~1533_combout\);

-- Location: LCFF_X27_Y16_N17
\regFile_1|mem~413\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~413_regout\);

-- Location: LCCOMB_X27_Y16_N26
\regFile_1|mem~1534\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1534_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~381_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~317_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~381_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~317_regout\,
	combout => \regFile_1|mem~1534_combout\);

-- Location: LCCOMB_X27_Y16_N16
\regFile_1|mem~1535\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1535_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1534_combout\ & ((\regFile_1|mem~413_regout\))) # (!\regFile_1|mem~1534_combout\ & (\regFile_1|mem~349_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~349_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~413_regout\,
	datad => \regFile_1|mem~1534_combout\,
	combout => \regFile_1|mem~1535_combout\);

-- Location: LCFF_X35_Y16_N31
\regFile_1|mem~157\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~157_regout\);

-- Location: LCCOMB_X33_Y17_N8
\regFile_1|mem~1536\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1536_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~125_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~61_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~125_regout\,
	datad => \regFile_1|mem~61_regout\,
	combout => \regFile_1|mem~1536_combout\);

-- Location: LCCOMB_X35_Y16_N30
\regFile_1|mem~1537\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1537_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1536_combout\ & ((\regFile_1|mem~157_regout\))) # (!\regFile_1|mem~1536_combout\ & (\regFile_1|mem~93_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~93_regout\,
	datac => \regFile_1|mem~157_regout\,
	datad => \regFile_1|mem~1536_combout\,
	combout => \regFile_1|mem~1537_combout\);

-- Location: LCCOMB_X35_Y16_N20
\regFile_1|mem~1538\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1538_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~1535_combout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1535_combout\,
	datad => \regFile_1|mem~1537_combout\,
	combout => \regFile_1|mem~1538_combout\);

-- Location: LCCOMB_X34_Y19_N8
\regFile_1|mem~1541\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1541_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1538_combout\ & (\regFile_1|mem~1540_combout\)) # (!\regFile_1|mem~1538_combout\ & ((\regFile_1|mem~1533_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1540_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1533_combout\,
	datad => \regFile_1|mem~1538_combout\,
	combout => \regFile_1|mem~1541_combout\);

-- Location: LCFF_X34_Y16_N15
\regFile_1|mem~989\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~989_regout\);

-- Location: LCFF_X30_Y16_N13
\regFile_1|mem~861\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~861_regout\);

-- Location: LCFF_X30_Y16_N31
\regFile_1|mem~605\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~605_regout\);

-- Location: LCCOMB_X30_Y16_N12
\regFile_1|mem~1522\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1522_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~861_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~605_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~861_regout\,
	datad => \regFile_1|mem~605_regout\,
	combout => \regFile_1|mem~1522_combout\);

-- Location: LCCOMB_X34_Y16_N14
\regFile_1|mem~1523\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1523_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1522_combout\ & ((\regFile_1|mem~989_regout\))) # (!\regFile_1|mem~1522_combout\ & (\regFile_1|mem~733_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~733_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~989_regout\,
	datad => \regFile_1|mem~1522_combout\,
	combout => \regFile_1|mem~1523_combout\);

-- Location: LCCOMB_X34_Y18_N16
\regFile_1|mem~1526\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1526_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~701_regout\) # ((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~573_regout\ & !\i_rAddr1~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~701_regout\,
	datac => \regFile_1|mem~573_regout\,
	datad => \i_rAddr1~combout\(3),
	combout => \regFile_1|mem~1526_combout\);

-- Location: LCCOMB_X34_Y18_N28
\regFile_1|mem~1527\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1527_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1526_combout\ & (\regFile_1|mem~957_regout\)) # (!\regFile_1|mem~1526_combout\ & ((\regFile_1|mem~829_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~957_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1526_combout\,
	datad => \regFile_1|mem~829_regout\,
	combout => \regFile_1|mem~1527_combout\);

-- Location: LCFF_X31_Y18_N25
\regFile_1|mem~637\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~637_regout\);

-- Location: LCFF_X30_Y18_N27
\regFile_1|mem~765\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[23]~77_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~765_regout\);

-- Location: LCCOMB_X31_Y18_N10
\regFile_1|mem~1524\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1524_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~765_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~637_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~637_regout\,
	datad => \regFile_1|mem~765_regout\,
	combout => \regFile_1|mem~1524_combout\);

-- Location: LCCOMB_X33_Y18_N18
\regFile_1|mem~1525\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1525_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1524_combout\ & (\regFile_1|mem~1021_regout\)) # (!\regFile_1|mem~1524_combout\ & ((\regFile_1|mem~893_regout\))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1524_combout\,
	datac => \regFile_1|mem~1021_regout\,
	datad => \regFile_1|mem~893_regout\,
	combout => \regFile_1|mem~1525_combout\);

-- Location: LCCOMB_X34_Y19_N24
\regFile_1|mem~1528\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1528_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~1525_combout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1527_combout\,
	datad => \regFile_1|mem~1525_combout\,
	combout => \regFile_1|mem~1528_combout\);

-- Location: LCCOMB_X35_Y15_N4
\regFile_1|mem~1529\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1529_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~925_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~669_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~925_regout\,
	datad => \regFile_1|mem~669_regout\,
	combout => \regFile_1|mem~1529_combout\);

-- Location: LCCOMB_X32_Y15_N28
\regFile_1|mem~1530\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1530_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1529_combout\ & (\regFile_1|mem~1053_regout\)) # (!\regFile_1|mem~1529_combout\ & ((\regFile_1|mem~797_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1053_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~797_regout\,
	datad => \regFile_1|mem~1529_combout\,
	combout => \regFile_1|mem~1530_combout\);

-- Location: LCCOMB_X34_Y19_N10
\regFile_1|mem~1531\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1531_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1528_combout\ & ((\regFile_1|mem~1530_combout\))) # (!\regFile_1|mem~1528_combout\ & (\regFile_1|mem~1523_combout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1523_combout\,
	datac => \regFile_1|mem~1528_combout\,
	datad => \regFile_1|mem~1530_combout\,
	combout => \regFile_1|mem~1531_combout\);

-- Location: LCCOMB_X34_Y19_N2
\regFile_1|o_rReg1[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[23]~23_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1531_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1541_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1541_combout\,
	datad => \regFile_1|mem~1531_combout\,
	combout => \regFile_1|o_rReg1[23]~23_combout\);

-- Location: LCCOMB_X31_Y19_N16
\ula_1|ula_1|SS0|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~48_combout\ = ((\regFile_1|o_rReg2[24]~24_combout\ $ (\regFile_1|o_rReg1[24]~24_combout\ $ (\ula_1|ula_1|SS0|Add0~47\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~49\ = CARRY((\regFile_1|o_rReg2[24]~24_combout\ & (\regFile_1|o_rReg1[24]~24_combout\ & !\ula_1|ula_1|SS0|Add0~47\)) # (!\regFile_1|o_rReg2[24]~24_combout\ & ((\regFile_1|o_rReg1[24]~24_combout\) # (!\ula_1|ula_1|SS0|Add0~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[24]~24_combout\,
	datab => \regFile_1|o_rReg1[24]~24_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~47\,
	combout => \ula_1|ula_1|SS0|Add0~48_combout\,
	cout => \ula_1|ula_1|SS0|Add0~49\);

-- Location: LCCOMB_X29_Y19_N16
\ula_1|ula_1|SS0|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~48_combout\ = ((\regFile_1|o_rReg1[24]~24_combout\ $ (\regFile_1|o_rReg2[24]~24_combout\ $ (!\ula_1|ula_1|SS0|Add1~47\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~49\ = CARRY((\regFile_1|o_rReg1[24]~24_combout\ & ((\regFile_1|o_rReg2[24]~24_combout\) # (!\ula_1|ula_1|SS0|Add1~47\))) # (!\regFile_1|o_rReg1[24]~24_combout\ & (\regFile_1|o_rReg2[24]~24_combout\ & !\ula_1|ula_1|SS0|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[24]~24_combout\,
	datab => \regFile_1|o_rReg2[24]~24_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~47\,
	combout => \ula_1|ula_1|SS0|Add1~48_combout\,
	cout => \ula_1|ula_1|SS0|Add1~49\);

-- Location: LCCOMB_X30_Y19_N20
\i_wData3[24]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[24]~79_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[24]~78_combout\ & (\ula_1|ula_1|SS0|Add0~48_combout\)) # (!\i_wData3[24]~78_combout\ & ((\ula_1|ula_1|SS0|Add1~48_combout\))))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[24]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[24]~78_combout\,
	datac => \ula_1|ula_1|SS0|Add0~48_combout\,
	datad => \ula_1|ula_1|SS0|Add1~48_combout\,
	combout => \i_wData3[24]~79_combout\);

-- Location: LCCOMB_X29_Y18_N16
\i_wData3[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[24]~80_combout\ = (\loadValue~combout\(24) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[24]~79_combout\)))) # (!\loadValue~combout\(24) & (\i_wData3[30]~7_combout\ & ((\i_wData3[24]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(24),
	datab => \i_wData3[30]~7_combout\,
	datac => \load_en~combout\,
	datad => \i_wData3[24]~79_combout\,
	combout => \i_wData3[24]~80_combout\);

-- Location: LCFF_X31_Y15_N7
\regFile_1|mem~382\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~382_regout\);

-- Location: LCFF_X32_Y22_N17
\regFile_1|mem~414\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~414_regout\);

-- Location: LCFF_X32_Y22_N27
\regFile_1|mem~318\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~318_regout\);

-- Location: LCCOMB_X31_Y15_N20
\regFile_1|mem~350feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~350feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~350feeder_combout\);

-- Location: LCFF_X31_Y15_N21
\regFile_1|mem~350\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~350feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~350_regout\);

-- Location: LCCOMB_X32_Y22_N26
\regFile_1|mem~2192\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2192_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~350_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~318_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~318_regout\,
	datad => \regFile_1|mem~350_regout\,
	combout => \regFile_1|mem~2192_combout\);

-- Location: LCCOMB_X32_Y22_N16
\regFile_1|mem~2193\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2193_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2192_combout\ & ((\regFile_1|mem~414_regout\))) # (!\regFile_1|mem~2192_combout\ & (\regFile_1|mem~382_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~382_regout\,
	datac => \regFile_1|mem~414_regout\,
	datad => \regFile_1|mem~2192_combout\,
	combout => \regFile_1|mem~2193_combout\);

-- Location: LCCOMB_X37_Y18_N16
\regFile_1|mem~2199\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2199_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~510_regout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~446_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~510_regout\,
	datad => \regFile_1|mem~446_regout\,
	combout => \regFile_1|mem~2199_combout\);

-- Location: LCCOMB_X36_Y18_N8
\regFile_1|mem~2200\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2200_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2199_combout\ & (\regFile_1|mem~542_regout\)) # (!\regFile_1|mem~2199_combout\ & ((\regFile_1|mem~478_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~542_regout\,
	datac => \regFile_1|mem~2199_combout\,
	datad => \regFile_1|mem~478_regout\,
	combout => \regFile_1|mem~2200_combout\);

-- Location: LCCOMB_X35_Y21_N30
\regFile_1|mem~2194\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2194_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~254_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~190_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~190_regout\,
	datad => \regFile_1|mem~254_regout\,
	combout => \regFile_1|mem~2194_combout\);

-- Location: LCFF_X35_Y21_N15
\regFile_1|mem~286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~286_regout\);

-- Location: LCCOMB_X35_Y21_N14
\regFile_1|mem~2195\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2195_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2194_combout\ & (\regFile_1|mem~286_regout\)) # (!\regFile_1|mem~2194_combout\ & ((\regFile_1|mem~222_regout\))))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2194_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2194_combout\,
	datac => \regFile_1|mem~286_regout\,
	datad => \regFile_1|mem~222_regout\,
	combout => \regFile_1|mem~2195_combout\);

-- Location: LCCOMB_X33_Y17_N22
\regFile_1|mem~2196\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2196_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~94_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~62_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~62_regout\,
	datad => \regFile_1|mem~94_regout\,
	combout => \regFile_1|mem~2196_combout\);

-- Location: LCCOMB_X33_Y17_N24
\regFile_1|mem~2197\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2197_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2196_combout\ & ((\regFile_1|mem~158_regout\))) # (!\regFile_1|mem~2196_combout\ & (\regFile_1|mem~126_regout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2196_combout\,
	datac => \regFile_1|mem~126_regout\,
	datad => \regFile_1|mem~158_regout\,
	combout => \regFile_1|mem~2197_combout\);

-- Location: LCCOMB_X35_Y21_N12
\regFile_1|mem~2198\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2198_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~2195_combout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~2197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2195_combout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~2197_combout\,
	combout => \regFile_1|mem~2198_combout\);

-- Location: LCCOMB_X35_Y21_N26
\regFile_1|mem~2201\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2201_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2198_combout\ & ((\regFile_1|mem~2200_combout\))) # (!\regFile_1|mem~2198_combout\ & (\regFile_1|mem~2193_combout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2193_combout\,
	datac => \regFile_1|mem~2200_combout\,
	datad => \regFile_1|mem~2198_combout\,
	combout => \regFile_1|mem~2201_combout\);

-- Location: LCCOMB_X31_Y18_N22
\regFile_1|mem~2182\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2182_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~894_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~638_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~894_regout\,
	datad => \regFile_1|mem~638_regout\,
	combout => \regFile_1|mem~2182_combout\);

-- Location: LCCOMB_X31_Y18_N18
\regFile_1|mem~2183\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2183_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2182_combout\ & (\regFile_1|mem~1022_regout\)) # (!\regFile_1|mem~2182_combout\ & ((\regFile_1|mem~766_regout\))))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2182_combout\,
	datac => \regFile_1|mem~1022_regout\,
	datad => \regFile_1|mem~766_regout\,
	combout => \regFile_1|mem~2183_combout\);

-- Location: LCCOMB_X35_Y19_N22
\regFile_1|mem~2186\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2186_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~830_regout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~574_regout\ & !\i_rAddr2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~830_regout\,
	datac => \regFile_1|mem~574_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2186_combout\);

-- Location: LCCOMB_X36_Y17_N4
\regFile_1|mem~2187\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2187_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2186_combout\ & ((\regFile_1|mem~958_regout\))) # (!\regFile_1|mem~2186_combout\ & (\regFile_1|mem~702_regout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2186_combout\,
	datac => \regFile_1|mem~702_regout\,
	datad => \regFile_1|mem~958_regout\,
	combout => \regFile_1|mem~2187_combout\);

-- Location: LCCOMB_X27_Y15_N0
\regFile_1|mem~734feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~734feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~734feeder_combout\);

-- Location: LCFF_X27_Y15_N1
\regFile_1|mem~734\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~734feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~734_regout\);

-- Location: LCCOMB_X28_Y23_N10
\regFile_1|mem~606feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~606feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~606feeder_combout\);

-- Location: LCFF_X28_Y23_N11
\regFile_1|mem~606\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~606feeder_combout\,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~606_regout\);

-- Location: LCCOMB_X28_Y23_N2
\regFile_1|mem~2184\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2184_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~734_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~606_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~734_regout\,
	datad => \regFile_1|mem~606_regout\,
	combout => \regFile_1|mem~2184_combout\);

-- Location: LCCOMB_X28_Y23_N20
\regFile_1|mem~2185\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2185_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2184_combout\ & (\regFile_1|mem~990_regout\)) # (!\regFile_1|mem~2184_combout\ & ((\regFile_1|mem~862_regout\))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2184_combout\,
	datac => \regFile_1|mem~990_regout\,
	datad => \regFile_1|mem~862_regout\,
	combout => \regFile_1|mem~2185_combout\);

-- Location: LCCOMB_X28_Y17_N24
\regFile_1|mem~2188\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2188_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~2185_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2187_combout\,
	datad => \regFile_1|mem~2185_combout\,
	combout => \regFile_1|mem~2188_combout\);

-- Location: LCFF_X32_Y15_N15
\regFile_1|mem~670\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~670_regout\);

-- Location: LCFF_X32_Y15_N1
\regFile_1|mem~798\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[24]~80_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~798_regout\);

-- Location: LCCOMB_X32_Y15_N16
\regFile_1|mem~2189\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2189_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3)) # (\regFile_1|mem~798_regout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~670_regout\ & (!\i_rAddr2~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~670_regout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~798_regout\,
	combout => \regFile_1|mem~2189_combout\);

-- Location: LCCOMB_X36_Y21_N24
\regFile_1|mem~926feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~926feeder_combout\ = \i_wData3[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[24]~80_combout\,
	combout => \regFile_1|mem~926feeder_combout\);

-- Location: LCFF_X36_Y21_N25
\regFile_1|mem~926\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~926feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~926_regout\);

-- Location: LCCOMB_X36_Y18_N2
\regFile_1|mem~2190\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2190_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2189_combout\ & (\regFile_1|mem~1054_regout\)) # (!\regFile_1|mem~2189_combout\ & ((\regFile_1|mem~926_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1054_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2189_combout\,
	datad => \regFile_1|mem~926_regout\,
	combout => \regFile_1|mem~2190_combout\);

-- Location: LCCOMB_X28_Y17_N2
\regFile_1|mem~2191\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2191_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2188_combout\ & ((\regFile_1|mem~2190_combout\))) # (!\regFile_1|mem~2188_combout\ & (\regFile_1|mem~2183_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2183_combout\,
	datac => \regFile_1|mem~2188_combout\,
	datad => \regFile_1|mem~2190_combout\,
	combout => \regFile_1|mem~2191_combout\);

-- Location: LCCOMB_X30_Y21_N12
\regFile_1|o_rReg2[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[24]~24_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2191_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~2201_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2201_combout\,
	datad => \regFile_1|mem~2191_combout\,
	combout => \regFile_1|o_rReg2[24]~24_combout\);

-- Location: LCCOMB_X29_Y19_N18
\ula_1|ula_1|SS0|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~50_combout\ = (\regFile_1|o_rReg1[25]~25_combout\ & ((\regFile_1|o_rReg2[25]~25_combout\ & (\ula_1|ula_1|SS0|Add1~49\ & VCC)) # (!\regFile_1|o_rReg2[25]~25_combout\ & (!\ula_1|ula_1|SS0|Add1~49\)))) # 
-- (!\regFile_1|o_rReg1[25]~25_combout\ & ((\regFile_1|o_rReg2[25]~25_combout\ & (!\ula_1|ula_1|SS0|Add1~49\)) # (!\regFile_1|o_rReg2[25]~25_combout\ & ((\ula_1|ula_1|SS0|Add1~49\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~51\ = CARRY((\regFile_1|o_rReg1[25]~25_combout\ & (!\regFile_1|o_rReg2[25]~25_combout\ & !\ula_1|ula_1|SS0|Add1~49\)) # (!\regFile_1|o_rReg1[25]~25_combout\ & ((!\ula_1|ula_1|SS0|Add1~49\) # (!\regFile_1|o_rReg2[25]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[25]~25_combout\,
	datab => \regFile_1|o_rReg2[25]~25_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~49\,
	combout => \ula_1|ula_1|SS0|Add1~50_combout\,
	cout => \ula_1|ula_1|SS0|Add1~51\);

-- Location: LCFF_X34_Y16_N27
\regFile_1|mem~991\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~991_regout\);

-- Location: LCFF_X34_Y16_N1
\regFile_1|mem~735\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~735_regout\);

-- Location: LCCOMB_X34_Y16_N26
\regFile_1|mem~1563\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1563_combout\ = (\regFile_1|mem~1562_combout\ & (((\regFile_1|mem~991_regout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1562_combout\ & (\i_rAddr1~combout\(2) & ((\regFile_1|mem~735_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1562_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~991_regout\,
	datad => \regFile_1|mem~735_regout\,
	combout => \regFile_1|mem~1563_combout\);

-- Location: LCFF_X35_Y15_N9
\regFile_1|mem~1055\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1055_regout\);

-- Location: LCFF_X35_Y15_N29
\regFile_1|mem~927\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~927_regout\);

-- Location: LCFF_X32_Y15_N23
\regFile_1|mem~671\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~671_regout\);

-- Location: LCCOMB_X35_Y15_N26
\regFile_1|mem~1569\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1569_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~927_regout\) # ((\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (((!\i_rAddr1~combout\(2) & \regFile_1|mem~671_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~927_regout\,
	datac => \i_rAddr1~combout\(2),
	datad => \regFile_1|mem~671_regout\,
	combout => \regFile_1|mem~1569_combout\);

-- Location: LCCOMB_X35_Y15_N8
\regFile_1|mem~1570\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1570_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1569_combout\ & ((\regFile_1|mem~1055_regout\))) # (!\regFile_1|mem~1569_combout\ & (\regFile_1|mem~799_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~799_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1055_regout\,
	datad => \regFile_1|mem~1569_combout\,
	combout => \regFile_1|mem~1570_combout\);

-- Location: LCFF_X34_Y14_N9
\regFile_1|mem~895\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~895_regout\);

-- Location: LCCOMB_X33_Y14_N28
\regFile_1|mem~1023feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1023feeder_combout\ = \i_wData3[25]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[25]~83_combout\,
	combout => \regFile_1|mem~1023feeder_combout\);

-- Location: LCFF_X33_Y14_N29
\regFile_1|mem~1023\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1023feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1023_regout\);

-- Location: LCCOMB_X34_Y14_N30
\regFile_1|mem~1565\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1565_combout\ = (\regFile_1|mem~1564_combout\ & (((\regFile_1|mem~1023_regout\)) # (!\i_rAddr1~combout\(3)))) # (!\regFile_1|mem~1564_combout\ & (\i_rAddr1~combout\(3) & (\regFile_1|mem~895_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1564_combout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~895_regout\,
	datad => \regFile_1|mem~1023_regout\,
	combout => \regFile_1|mem~1565_combout\);

-- Location: LCFF_X36_Y17_N15
\regFile_1|mem~959\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~959_regout\);

-- Location: LCFF_X36_Y17_N17
\regFile_1|mem~703\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~703_regout\);

-- Location: LCCOMB_X37_Y17_N4
\regFile_1|mem~575feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~575feeder_combout\ = \i_wData3[25]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[25]~83_combout\,
	combout => \regFile_1|mem~575feeder_combout\);

-- Location: LCFF_X37_Y17_N5
\regFile_1|mem~575\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~575feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~575_regout\);

-- Location: LCCOMB_X36_Y17_N16
\regFile_1|mem~1566\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1566_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~703_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~575_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~703_regout\,
	datad => \regFile_1|mem~575_regout\,
	combout => \regFile_1|mem~1566_combout\);

-- Location: LCFF_X35_Y19_N27
\regFile_1|mem~831\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[25]~83_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~831_regout\);

-- Location: LCCOMB_X36_Y17_N24
\regFile_1|mem~1567\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1567_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1566_combout\ & (\regFile_1|mem~959_regout\)) # (!\regFile_1|mem~1566_combout\ & ((\regFile_1|mem~831_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~959_regout\,
	datac => \regFile_1|mem~1566_combout\,
	datad => \regFile_1|mem~831_regout\,
	combout => \regFile_1|mem~1567_combout\);

-- Location: LCCOMB_X34_Y17_N12
\regFile_1|mem~1568\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1568_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~1565_combout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1567_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1565_combout\,
	datad => \regFile_1|mem~1567_combout\,
	combout => \regFile_1|mem~1568_combout\);

-- Location: LCCOMB_X34_Y17_N10
\regFile_1|mem~1571\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1571_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1568_combout\ & ((\regFile_1|mem~1570_combout\))) # (!\regFile_1|mem~1568_combout\ & (\regFile_1|mem~1563_combout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1563_combout\,
	datac => \regFile_1|mem~1570_combout\,
	datad => \regFile_1|mem~1568_combout\,
	combout => \regFile_1|mem~1571_combout\);

-- Location: LCFF_X35_Y21_N25
\regFile_1|mem~191\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~191_regout\);

-- Location: LCFF_X34_Y21_N23
\regFile_1|mem~223\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~223_regout\);

-- Location: LCCOMB_X34_Y21_N22
\regFile_1|mem~1572\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1572_combout\ = (\i_rAddr1~combout\(0) & (((\regFile_1|mem~223_regout\) # (\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~191_regout\ & ((!\i_rAddr1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~191_regout\,
	datac => \regFile_1|mem~223_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1572_combout\);

-- Location: LCFF_X34_Y21_N9
\regFile_1|mem~255\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~255_regout\);

-- Location: LCFF_X35_Y21_N7
\regFile_1|mem~287\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~287_regout\);

-- Location: LCCOMB_X34_Y21_N8
\regFile_1|mem~1573\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1573_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1572_combout\ & ((\regFile_1|mem~287_regout\))) # (!\regFile_1|mem~1572_combout\ & (\regFile_1|mem~255_regout\)))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1572_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1572_combout\,
	datac => \regFile_1|mem~255_regout\,
	datad => \regFile_1|mem~287_regout\,
	combout => \regFile_1|mem~1573_combout\);

-- Location: LCFF_X34_Y15_N9
\regFile_1|mem~511\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~511_regout\);

-- Location: LCFF_X33_Y15_N7
\regFile_1|mem~447\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~447_regout\);

-- Location: LCFF_X34_Y15_N11
\regFile_1|mem~479\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~479_regout\);

-- Location: LCCOMB_X34_Y15_N12
\regFile_1|mem~1579\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1579_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~479_regout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~447_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~447_regout\,
	datad => \regFile_1|mem~479_regout\,
	combout => \regFile_1|mem~1579_combout\);

-- Location: LCCOMB_X34_Y15_N26
\regFile_1|mem~1580\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1580_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1579_combout\ & (\regFile_1|mem~543_regout\)) # (!\regFile_1|mem~1579_combout\ & ((\regFile_1|mem~511_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~543_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~511_regout\,
	datad => \regFile_1|mem~1579_combout\,
	combout => \regFile_1|mem~1580_combout\);

-- Location: LCCOMB_X34_Y17_N0
\regFile_1|mem~95feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~95feeder_combout\ = \i_wData3[25]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[25]~83_combout\,
	combout => \regFile_1|mem~95feeder_combout\);

-- Location: LCFF_X34_Y17_N1
\regFile_1|mem~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~95feeder_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~95_regout\);

-- Location: LCFF_X35_Y16_N25
\regFile_1|mem~159\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~159_regout\);

-- Location: LCFF_X35_Y16_N5
\regFile_1|mem~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~127_regout\);

-- Location: LCFF_X35_Y18_N29
\regFile_1|mem~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~63_regout\);

-- Location: LCCOMB_X35_Y16_N6
\regFile_1|mem~1576\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1576_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~127_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~63_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~127_regout\,
	datad => \regFile_1|mem~63_regout\,
	combout => \regFile_1|mem~1576_combout\);

-- Location: LCCOMB_X35_Y16_N24
\regFile_1|mem~1577\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1577_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1576_combout\ & ((\regFile_1|mem~159_regout\))) # (!\regFile_1|mem~1576_combout\ & (\regFile_1|mem~95_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~95_regout\,
	datac => \regFile_1|mem~159_regout\,
	datad => \regFile_1|mem~1576_combout\,
	combout => \regFile_1|mem~1577_combout\);

-- Location: LCFF_X31_Y15_N3
\regFile_1|mem~383\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~383_regout\);

-- Location: LCCOMB_X32_Y22_N10
\regFile_1|mem~319feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~319feeder_combout\ = \i_wData3[25]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[25]~83_combout\,
	combout => \regFile_1|mem~319feeder_combout\);

-- Location: LCFF_X32_Y22_N11
\regFile_1|mem~319\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~319feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~319_regout\);

-- Location: LCCOMB_X31_Y15_N4
\regFile_1|mem~1574\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1574_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~383_regout\) # ((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & (((!\i_rAddr1~combout\(0) & \regFile_1|mem~319_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~383_regout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~319_regout\,
	combout => \regFile_1|mem~1574_combout\);

-- Location: LCCOMB_X32_Y22_N4
\regFile_1|mem~415feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~415feeder_combout\ = \i_wData3[25]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[25]~83_combout\,
	combout => \regFile_1|mem~415feeder_combout\);

-- Location: LCFF_X32_Y22_N5
\regFile_1|mem~415\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~415feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~415_regout\);

-- Location: LCCOMB_X31_Y15_N26
\regFile_1|mem~1575\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1575_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1574_combout\ & ((\regFile_1|mem~415_regout\))) # (!\regFile_1|mem~1574_combout\ & (\regFile_1|mem~351_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~351_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1574_combout\,
	datad => \regFile_1|mem~415_regout\,
	combout => \regFile_1|mem~1575_combout\);

-- Location: LCCOMB_X35_Y20_N6
\regFile_1|mem~1578\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1578_combout\ = (\i_rAddr1~combout\(3) & (((\regFile_1|mem~1575_combout\) # (\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1577_combout\ & ((!\i_rAddr1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1577_combout\,
	datac => \regFile_1|mem~1575_combout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1578_combout\);

-- Location: LCCOMB_X35_Y20_N16
\regFile_1|mem~1581\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1581_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1578_combout\ & ((\regFile_1|mem~1580_combout\))) # (!\regFile_1|mem~1578_combout\ & (\regFile_1|mem~1573_combout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1573_combout\,
	datac => \regFile_1|mem~1580_combout\,
	datad => \regFile_1|mem~1578_combout\,
	combout => \regFile_1|mem~1581_combout\);

-- Location: LCCOMB_X34_Y19_N30
\regFile_1|o_rReg1[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[25]~25_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1571_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1571_combout\,
	datad => \regFile_1|mem~1581_combout\,
	combout => \regFile_1|o_rReg1[25]~25_combout\);

-- Location: LCCOMB_X30_Y19_N14
\i_wData3[25]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[25]~81_combout\ = (\i_wData3[4]~8_combout\ & ((\ula_1|ula_ctrl_1|Mux4~0_combout\) # ((\regFile_1|o_rReg1[25]~25_combout\) # (\regFile_1|o_rReg2[25]~25_combout\)))) # (!\i_wData3[4]~8_combout\ & (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\regFile_1|o_rReg1[25]~25_combout\ & \regFile_1|o_rReg2[25]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[4]~8_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \regFile_1|o_rReg1[25]~25_combout\,
	datad => \regFile_1|o_rReg2[25]~25_combout\,
	combout => \i_wData3[25]~81_combout\);

-- Location: LCCOMB_X31_Y19_N18
\ula_1|ula_1|SS0|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~50_combout\ = (\regFile_1|o_rReg2[25]~25_combout\ & ((\regFile_1|o_rReg1[25]~25_combout\ & (!\ula_1|ula_1|SS0|Add0~49\)) # (!\regFile_1|o_rReg1[25]~25_combout\ & ((\ula_1|ula_1|SS0|Add0~49\) # (GND))))) # 
-- (!\regFile_1|o_rReg2[25]~25_combout\ & ((\regFile_1|o_rReg1[25]~25_combout\ & (\ula_1|ula_1|SS0|Add0~49\ & VCC)) # (!\regFile_1|o_rReg1[25]~25_combout\ & (!\ula_1|ula_1|SS0|Add0~49\))))
-- \ula_1|ula_1|SS0|Add0~51\ = CARRY((\regFile_1|o_rReg2[25]~25_combout\ & ((!\ula_1|ula_1|SS0|Add0~49\) # (!\regFile_1|o_rReg1[25]~25_combout\))) # (!\regFile_1|o_rReg2[25]~25_combout\ & (!\regFile_1|o_rReg1[25]~25_combout\ & !\ula_1|ula_1|SS0|Add0~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[25]~25_combout\,
	datab => \regFile_1|o_rReg1[25]~25_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~49\,
	combout => \ula_1|ula_1|SS0|Add0~50_combout\,
	cout => \ula_1|ula_1|SS0|Add0~51\);

-- Location: LCCOMB_X30_Y19_N16
\i_wData3[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[25]~82_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[25]~81_combout\ & ((\ula_1|ula_1|SS0|Add0~50_combout\))) # (!\i_wData3[25]~81_combout\ & (\ula_1|ula_1|SS0|Add1~50_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (((\i_wData3[25]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \ula_1|ula_1|SS0|Add1~50_combout\,
	datac => \i_wData3[25]~81_combout\,
	datad => \ula_1|ula_1|SS0|Add0~50_combout\,
	combout => \i_wData3[25]~82_combout\);

-- Location: LCCOMB_X35_Y19_N26
\i_wData3[25]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[25]~83_combout\ = (\loadValue~combout\(25) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[25]~82_combout\)))) # (!\loadValue~combout\(25) & (((\i_wData3[30]~7_combout\ & \i_wData3[25]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(25),
	datab => \load_en~combout\,
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[25]~82_combout\,
	combout => \i_wData3[25]~83_combout\);

-- Location: LCFF_X31_Y16_N29
\regFile_1|mem~607\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~607_regout\);

-- Location: LCFF_X31_Y16_N31
\regFile_1|mem~863\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~863_regout\);

-- Location: LCCOMB_X31_Y16_N28
\regFile_1|mem~2202\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2202_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~863_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~607_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~607_regout\,
	datad => \regFile_1|mem~863_regout\,
	combout => \regFile_1|mem~2202_combout\);

-- Location: LCCOMB_X34_Y16_N0
\regFile_1|mem~2203\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2203_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2202_combout\ & ((\regFile_1|mem~991_regout\))) # (!\regFile_1|mem~2202_combout\ & (\regFile_1|mem~735_regout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2202_combout\,
	datac => \regFile_1|mem~735_regout\,
	datad => \regFile_1|mem~991_regout\,
	combout => \regFile_1|mem~2203_combout\);

-- Location: LCCOMB_X37_Y17_N12
\regFile_1|mem~2206\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2206_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~703_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~575_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~575_regout\,
	datad => \regFile_1|mem~703_regout\,
	combout => \regFile_1|mem~2206_combout\);

-- Location: LCCOMB_X36_Y17_N14
\regFile_1|mem~2207\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2207_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2206_combout\ & (\regFile_1|mem~959_regout\)) # (!\regFile_1|mem~2206_combout\ & ((\regFile_1|mem~831_regout\))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~2206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2206_combout\,
	datac => \regFile_1|mem~959_regout\,
	datad => \regFile_1|mem~831_regout\,
	combout => \regFile_1|mem~2207_combout\);

-- Location: LCCOMB_X34_Y14_N18
\regFile_1|mem~767feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~767feeder_combout\ = \i_wData3[25]~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[25]~83_combout\,
	combout => \regFile_1|mem~767feeder_combout\);

-- Location: LCFF_X34_Y14_N19
\regFile_1|mem~767\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~767feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~767_regout\);

-- Location: LCFF_X35_Y14_N13
\regFile_1|mem~639\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~639_regout\);

-- Location: LCCOMB_X35_Y14_N22
\regFile_1|mem~2204\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2204_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~767_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~639_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~767_regout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~639_regout\,
	combout => \regFile_1|mem~2204_combout\);

-- Location: LCCOMB_X34_Y14_N8
\regFile_1|mem~2205\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2205_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2204_combout\ & (\regFile_1|mem~1023_regout\)) # (!\regFile_1|mem~2204_combout\ & ((\regFile_1|mem~895_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1023_regout\,
	datac => \regFile_1|mem~895_regout\,
	datad => \regFile_1|mem~2204_combout\,
	combout => \regFile_1|mem~2205_combout\);

-- Location: LCCOMB_X33_Y17_N14
\regFile_1|mem~2208\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2208_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~2205_combout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2207_combout\,
	datad => \regFile_1|mem~2205_combout\,
	combout => \regFile_1|mem~2208_combout\);

-- Location: LCCOMB_X32_Y15_N22
\regFile_1|mem~2209\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2209_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~927_regout\) # ((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~671_regout\ & !\i_rAddr2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~927_regout\,
	datac => \regFile_1|mem~671_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2209_combout\);

-- Location: LCFF_X32_Y15_N25
\regFile_1|mem~799\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~799_regout\);

-- Location: LCCOMB_X32_Y15_N24
\regFile_1|mem~2210\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2210_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2209_combout\ & ((\regFile_1|mem~1055_regout\))) # (!\regFile_1|mem~2209_combout\ & (\regFile_1|mem~799_regout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2209_combout\,
	datac => \regFile_1|mem~799_regout\,
	datad => \regFile_1|mem~1055_regout\,
	combout => \regFile_1|mem~2210_combout\);

-- Location: LCCOMB_X33_Y17_N20
\regFile_1|mem~2211\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2211_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2208_combout\ & ((\regFile_1|mem~2210_combout\))) # (!\regFile_1|mem~2208_combout\ & (\regFile_1|mem~2203_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2203_combout\,
	datac => \regFile_1|mem~2208_combout\,
	datad => \regFile_1|mem~2210_combout\,
	combout => \regFile_1|mem~2211_combout\);

-- Location: LCFF_X33_Y15_N21
\regFile_1|mem~543\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[25]~83_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~543_regout\);

-- Location: LCCOMB_X33_Y15_N6
\regFile_1|mem~2219\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2219_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~479_regout\) # ((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~447_regout\ & !\i_rAddr2~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~479_regout\,
	datac => \regFile_1|mem~447_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2219_combout\);

-- Location: LCCOMB_X33_Y15_N20
\regFile_1|mem~2220\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2220_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2219_combout\ & ((\regFile_1|mem~543_regout\))) # (!\regFile_1|mem~2219_combout\ & (\regFile_1|mem~511_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~511_regout\,
	datac => \regFile_1|mem~543_regout\,
	datad => \regFile_1|mem~2219_combout\,
	combout => \regFile_1|mem~2220_combout\);

-- Location: LCCOMB_X35_Y21_N6
\regFile_1|mem~2213\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2213_combout\ = (\regFile_1|mem~2212_combout\ & (((\regFile_1|mem~287_regout\)) # (!\i_rAddr2~combout\(1)))) # (!\regFile_1|mem~2212_combout\ & (\i_rAddr2~combout\(1) & ((\regFile_1|mem~255_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2212_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~287_regout\,
	datad => \regFile_1|mem~255_regout\,
	combout => \regFile_1|mem~2213_combout\);

-- Location: LCCOMB_X32_Y22_N0
\regFile_1|mem~2214\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2214_combout\ = (\i_rAddr2~combout\(0) & (((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~383_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~319_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~319_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \i_rAddr2~combout\(1),
	datad => \regFile_1|mem~383_regout\,
	combout => \regFile_1|mem~2214_combout\);

-- Location: LCCOMB_X32_Y22_N14
\regFile_1|mem~2215\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2215_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2214_combout\ & ((\regFile_1|mem~415_regout\))) # (!\regFile_1|mem~2214_combout\ & (\regFile_1|mem~351_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~351_regout\,
	datab => \regFile_1|mem~415_regout\,
	datac => \i_rAddr2~combout\(0),
	datad => \regFile_1|mem~2214_combout\,
	combout => \regFile_1|mem~2215_combout\);

-- Location: LCCOMB_X35_Y18_N0
\regFile_1|mem~2216\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2216_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~127_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~63_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~127_regout\,
	datad => \regFile_1|mem~63_regout\,
	combout => \regFile_1|mem~2216_combout\);

-- Location: LCCOMB_X34_Y17_N24
\regFile_1|mem~2217\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2217_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2216_combout\ & ((\regFile_1|mem~159_regout\))) # (!\regFile_1|mem~2216_combout\ & (\regFile_1|mem~95_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~95_regout\,
	datac => \regFile_1|mem~159_regout\,
	datad => \regFile_1|mem~2216_combout\,
	combout => \regFile_1|mem~2217_combout\);

-- Location: LCCOMB_X33_Y17_N10
\regFile_1|mem~2218\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2218_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~2215_combout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~2217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2215_combout\,
	datad => \regFile_1|mem~2217_combout\,
	combout => \regFile_1|mem~2218_combout\);

-- Location: LCCOMB_X33_Y17_N28
\regFile_1|mem~2221\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2221_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2218_combout\ & (\regFile_1|mem~2220_combout\)) # (!\regFile_1|mem~2218_combout\ & ((\regFile_1|mem~2213_combout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2220_combout\,
	datac => \regFile_1|mem~2213_combout\,
	datad => \regFile_1|mem~2218_combout\,
	combout => \regFile_1|mem~2221_combout\);

-- Location: LCCOMB_X33_Y17_N6
\regFile_1|o_rReg2[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[25]~25_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2211_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2211_combout\,
	datad => \regFile_1|mem~2221_combout\,
	combout => \regFile_1|o_rReg2[25]~25_combout\);

-- Location: LCCOMB_X29_Y19_N20
\ula_1|ula_1|SS0|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~52_combout\ = ((\regFile_1|o_rReg1[26]~26_combout\ $ (\regFile_1|o_rReg2[26]~26_combout\ $ (!\ula_1|ula_1|SS0|Add1~51\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~53\ = CARRY((\regFile_1|o_rReg1[26]~26_combout\ & ((\regFile_1|o_rReg2[26]~26_combout\) # (!\ula_1|ula_1|SS0|Add1~51\))) # (!\regFile_1|o_rReg1[26]~26_combout\ & (\regFile_1|o_rReg2[26]~26_combout\ & !\ula_1|ula_1|SS0|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[26]~26_combout\,
	datab => \regFile_1|o_rReg2[26]~26_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~51\,
	combout => \ula_1|ula_1|SS0|Add1~52_combout\,
	cout => \ula_1|ula_1|SS0|Add1~53\);

-- Location: LCCOMB_X31_Y19_N20
\ula_1|ula_1|SS0|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~52_combout\ = ((\regFile_1|o_rReg1[26]~26_combout\ $ (\regFile_1|o_rReg2[26]~26_combout\ $ (\ula_1|ula_1|SS0|Add0~51\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~53\ = CARRY((\regFile_1|o_rReg1[26]~26_combout\ & ((!\ula_1|ula_1|SS0|Add0~51\) # (!\regFile_1|o_rReg2[26]~26_combout\))) # (!\regFile_1|o_rReg1[26]~26_combout\ & (!\regFile_1|o_rReg2[26]~26_combout\ & !\ula_1|ula_1|SS0|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[26]~26_combout\,
	datab => \regFile_1|o_rReg2[26]~26_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~51\,
	combout => \ula_1|ula_1|SS0|Add0~52_combout\,
	cout => \ula_1|ula_1|SS0|Add0~53\);

-- Location: LCCOMB_X30_Y19_N28
\i_wData3[26]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[26]~85_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[26]~84_combout\ & ((\ula_1|ula_1|SS0|Add0~52_combout\))) # (!\i_wData3[26]~84_combout\ & (\ula_1|ula_1|SS0|Add1~52_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[26]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[26]~84_combout\,
	datac => \ula_1|ula_1|SS0|Add1~52_combout\,
	datad => \ula_1|ula_1|SS0|Add0~52_combout\,
	combout => \i_wData3[26]~85_combout\);

-- Location: LCCOMB_X32_Y19_N8
\i_wData3[26]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[26]~86_combout\ = (\load_en~combout\ & ((\loadValue~combout\(26)) # ((\i_wData3[30]~7_combout\ & \i_wData3[26]~85_combout\)))) # (!\load_en~combout\ & (\i_wData3[30]~7_combout\ & ((\i_wData3[26]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \i_wData3[30]~7_combout\,
	datac => \loadValue~combout\(26),
	datad => \i_wData3[26]~85_combout\,
	combout => \i_wData3[26]~86_combout\);

-- Location: LCFF_X38_Y19_N1
\regFile_1|mem~352\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~352_regout\);

-- Location: LCCOMB_X38_Y19_N6
\regFile_1|mem~2232\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2232_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~352_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~320_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~352_regout\,
	datac => \i_rAddr2~combout\(0),
	datad => \regFile_1|mem~320_regout\,
	combout => \regFile_1|mem~2232_combout\);

-- Location: LCCOMB_X31_Y15_N24
\regFile_1|mem~2233\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2233_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2232_combout\ & ((\regFile_1|mem~416_regout\))) # (!\regFile_1|mem~2232_combout\ & (\regFile_1|mem~384_regout\)))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~2232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2232_combout\,
	datac => \regFile_1|mem~384_regout\,
	datad => \regFile_1|mem~416_regout\,
	combout => \regFile_1|mem~2233_combout\);

-- Location: LCCOMB_X36_Y18_N28
\regFile_1|mem~480feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~480feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~480feeder_combout\);

-- Location: LCFF_X36_Y18_N29
\regFile_1|mem~480\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~480feeder_combout\,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~480_regout\);

-- Location: LCCOMB_X37_Y19_N24
\regFile_1|mem~544feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~544feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~544feeder_combout\);

-- Location: LCFF_X37_Y19_N25
\regFile_1|mem~544\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~544feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~544_regout\);

-- Location: LCCOMB_X37_Y18_N14
\regFile_1|mem~448feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~448feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~448feeder_combout\);

-- Location: LCFF_X37_Y18_N15
\regFile_1|mem~448\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~448feeder_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~448_regout\);

-- Location: LCFF_X37_Y19_N21
\regFile_1|mem~512\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[26]~86_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~512_regout\);

-- Location: LCCOMB_X37_Y18_N22
\regFile_1|mem~2239\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2239_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~512_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~448_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~448_regout\,
	datad => \regFile_1|mem~512_regout\,
	combout => \regFile_1|mem~2239_combout\);

-- Location: LCCOMB_X36_Y18_N6
\regFile_1|mem~2240\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2240_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2239_combout\ & ((\regFile_1|mem~544_regout\))) # (!\regFile_1|mem~2239_combout\ & (\regFile_1|mem~480_regout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~480_regout\,
	datac => \regFile_1|mem~544_regout\,
	datad => \regFile_1|mem~2239_combout\,
	combout => \regFile_1|mem~2240_combout\);

-- Location: LCCOMB_X32_Y16_N0
\regFile_1|mem~2236\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2236_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~96_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~64_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~64_regout\,
	datad => \regFile_1|mem~96_regout\,
	combout => \regFile_1|mem~2236_combout\);

-- Location: LCCOMB_X32_Y16_N14
\regFile_1|mem~2237\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2237_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2236_combout\ & (\regFile_1|mem~160_regout\)) # (!\regFile_1|mem~2236_combout\ & ((\regFile_1|mem~128_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~160_regout\,
	datac => \regFile_1|mem~2236_combout\,
	datad => \regFile_1|mem~128_regout\,
	combout => \regFile_1|mem~2237_combout\);

-- Location: LCCOMB_X35_Y21_N20
\regFile_1|mem~2234\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2234_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~256_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~192_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~192_regout\,
	datad => \regFile_1|mem~256_regout\,
	combout => \regFile_1|mem~2234_combout\);

-- Location: LCCOMB_X34_Y21_N4
\regFile_1|mem~2235\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2235_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2234_combout\ & (\regFile_1|mem~288_regout\)) # (!\regFile_1|mem~2234_combout\ & ((\regFile_1|mem~224_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~288_regout\,
	datac => \regFile_1|mem~224_regout\,
	datad => \regFile_1|mem~2234_combout\,
	combout => \regFile_1|mem~2235_combout\);

-- Location: LCCOMB_X32_Y15_N2
\regFile_1|mem~2238\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2238_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3)) # (\regFile_1|mem~2235_combout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2237_combout\ & (!\i_rAddr2~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2237_combout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~2235_combout\,
	combout => \regFile_1|mem~2238_combout\);

-- Location: LCCOMB_X32_Y15_N20
\regFile_1|mem~2241\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2241_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2238_combout\ & ((\regFile_1|mem~2240_combout\))) # (!\regFile_1|mem~2238_combout\ & (\regFile_1|mem~2233_combout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~2233_combout\,
	datac => \regFile_1|mem~2240_combout\,
	datad => \regFile_1|mem~2238_combout\,
	combout => \regFile_1|mem~2241_combout\);

-- Location: LCCOMB_X33_Y14_N12
\regFile_1|mem~1024feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1024feeder_combout\ = \i_wData3[26]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[26]~86_combout\,
	combout => \regFile_1|mem~1024feeder_combout\);

-- Location: LCFF_X33_Y14_N13
\regFile_1|mem~1024\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1024feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1024_regout\);

-- Location: LCCOMB_X32_Y14_N16
\regFile_1|mem~2222\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2222_combout\ = (\i_rAddr2~combout\(3) & (((\regFile_1|mem~896_regout\) # (\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~640_regout\ & ((!\i_rAddr2~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~640_regout\,
	datac => \regFile_1|mem~896_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2222_combout\);

-- Location: LCCOMB_X32_Y14_N22
\regFile_1|mem~2223\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2223_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2222_combout\ & (\regFile_1|mem~1024_regout\)) # (!\regFile_1|mem~2222_combout\ & ((\regFile_1|mem~768_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1024_regout\,
	datac => \regFile_1|mem~768_regout\,
	datad => \regFile_1|mem~2222_combout\,
	combout => \regFile_1|mem~2223_combout\);

-- Location: LCCOMB_X37_Y17_N30
\regFile_1|mem~2226\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2226_combout\ = (\i_rAddr2~combout\(2) & (((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~832_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~576_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~576_regout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~832_regout\,
	combout => \regFile_1|mem~2226_combout\);

-- Location: LCCOMB_X36_Y17_N18
\regFile_1|mem~2227\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2227_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2226_combout\ & (\regFile_1|mem~960_regout\)) # (!\regFile_1|mem~2226_combout\ & ((\regFile_1|mem~704_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~960_regout\,
	datac => \regFile_1|mem~704_regout\,
	datad => \regFile_1|mem~2226_combout\,
	combout => \regFile_1|mem~2227_combout\);

-- Location: LCCOMB_X25_Y23_N18
\regFile_1|mem~2224\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2224_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~736_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~608_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~608_regout\,
	datac => \regFile_1|mem~736_regout\,
	datad => \i_rAddr2~combout\(2),
	combout => \regFile_1|mem~2224_combout\);

-- Location: LCCOMB_X31_Y15_N16
\regFile_1|mem~2225\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2225_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2224_combout\ & (\regFile_1|mem~992_regout\)) # (!\regFile_1|mem~2224_combout\ & ((\regFile_1|mem~864_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~992_regout\,
	datac => \regFile_1|mem~864_regout\,
	datad => \regFile_1|mem~2224_combout\,
	combout => \regFile_1|mem~2225_combout\);

-- Location: LCCOMB_X31_Y15_N10
\regFile_1|mem~2228\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2228_combout\ = (\i_rAddr2~combout\(1) & (((\i_rAddr2~combout\(0))))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~2225_combout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~2227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2227_combout\,
	datac => \regFile_1|mem~2225_combout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2228_combout\);

-- Location: LCCOMB_X32_Y15_N12
\regFile_1|mem~2231\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2231_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2228_combout\ & (\regFile_1|mem~2230_combout\)) # (!\regFile_1|mem~2228_combout\ & ((\regFile_1|mem~2223_combout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2230_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2223_combout\,
	datad => \regFile_1|mem~2228_combout\,
	combout => \regFile_1|mem~2231_combout\);

-- Location: LCCOMB_X32_Y15_N6
\regFile_1|o_rReg2[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[26]~26_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2231_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & (\regFile_1|mem~2241_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~2241_combout\,
	datad => \regFile_1|mem~2231_combout\,
	combout => \regFile_1|o_rReg2[26]~26_combout\);

-- Location: LCCOMB_X31_Y19_N22
\ula_1|ula_1|SS0|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~54_combout\ = (\regFile_1|o_rReg1[27]~27_combout\ & ((\regFile_1|o_rReg2[27]~27_combout\ & (!\ula_1|ula_1|SS0|Add0~53\)) # (!\regFile_1|o_rReg2[27]~27_combout\ & (\ula_1|ula_1|SS0|Add0~53\ & VCC)))) # 
-- (!\regFile_1|o_rReg1[27]~27_combout\ & ((\regFile_1|o_rReg2[27]~27_combout\ & ((\ula_1|ula_1|SS0|Add0~53\) # (GND))) # (!\regFile_1|o_rReg2[27]~27_combout\ & (!\ula_1|ula_1|SS0|Add0~53\))))
-- \ula_1|ula_1|SS0|Add0~55\ = CARRY((\regFile_1|o_rReg1[27]~27_combout\ & (\regFile_1|o_rReg2[27]~27_combout\ & !\ula_1|ula_1|SS0|Add0~53\)) # (!\regFile_1|o_rReg1[27]~27_combout\ & ((\regFile_1|o_rReg2[27]~27_combout\) # (!\ula_1|ula_1|SS0|Add0~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[27]~27_combout\,
	datab => \regFile_1|o_rReg2[27]~27_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~53\,
	combout => \ula_1|ula_1|SS0|Add0~54_combout\,
	cout => \ula_1|ula_1|SS0|Add0~55\);

-- Location: LCCOMB_X29_Y19_N22
\ula_1|ula_1|SS0|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~54_combout\ = (\regFile_1|o_rReg1[27]~27_combout\ & ((\regFile_1|o_rReg2[27]~27_combout\ & (\ula_1|ula_1|SS0|Add1~53\ & VCC)) # (!\regFile_1|o_rReg2[27]~27_combout\ & (!\ula_1|ula_1|SS0|Add1~53\)))) # 
-- (!\regFile_1|o_rReg1[27]~27_combout\ & ((\regFile_1|o_rReg2[27]~27_combout\ & (!\ula_1|ula_1|SS0|Add1~53\)) # (!\regFile_1|o_rReg2[27]~27_combout\ & ((\ula_1|ula_1|SS0|Add1~53\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~55\ = CARRY((\regFile_1|o_rReg1[27]~27_combout\ & (!\regFile_1|o_rReg2[27]~27_combout\ & !\ula_1|ula_1|SS0|Add1~53\)) # (!\regFile_1|o_rReg1[27]~27_combout\ & ((!\ula_1|ula_1|SS0|Add1~53\) # (!\regFile_1|o_rReg2[27]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[27]~27_combout\,
	datab => \regFile_1|o_rReg2[27]~27_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~53\,
	combout => \ula_1|ula_1|SS0|Add1~54_combout\,
	cout => \ula_1|ula_1|SS0|Add1~55\);

-- Location: LCCOMB_X32_Y16_N18
\i_wData3[27]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[27]~88_combout\ = (\i_wData3[27]~87_combout\ & (((\ula_1|ula_1|SS0|Add0~54_combout\)) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\))) # (!\i_wData3[27]~87_combout\ & (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\ula_1|ula_1|SS0|Add1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[27]~87_combout\,
	datab => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datac => \ula_1|ula_1|SS0|Add0~54_combout\,
	datad => \ula_1|ula_1|SS0|Add1~54_combout\,
	combout => \i_wData3[27]~88_combout\);

-- Location: LCCOMB_X32_Y16_N2
\i_wData3[27]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[27]~89_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[27]~88_combout\) # ((\load_en~combout\ & \loadValue~combout\(27))))) # (!\i_wData3[30]~7_combout\ & (\load_en~combout\ & (\loadValue~combout\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \load_en~combout\,
	datac => \loadValue~combout\(27),
	datad => \i_wData3[27]~88_combout\,
	combout => \i_wData3[27]~89_combout\);

-- Location: LCFF_X31_Y16_N1
\regFile_1|mem~609\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~609_regout\);

-- Location: LCFF_X31_Y16_N3
\regFile_1|mem~865\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~865_regout\);

-- Location: LCCOMB_X31_Y16_N0
\regFile_1|mem~2242\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2242_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~865_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~609_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~609_regout\,
	datad => \regFile_1|mem~865_regout\,
	combout => \regFile_1|mem~2242_combout\);

-- Location: LCCOMB_X34_Y16_N8
\regFile_1|mem~737feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~737feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~737feeder_combout\);

-- Location: LCFF_X34_Y16_N9
\regFile_1|mem~737\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~737feeder_combout\,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~737_regout\);

-- Location: LCCOMB_X35_Y16_N26
\regFile_1|mem~2243\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2243_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2242_combout\ & (\regFile_1|mem~993_regout\)) # (!\regFile_1|mem~2242_combout\ & ((\regFile_1|mem~737_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~993_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2242_combout\,
	datad => \regFile_1|mem~737_regout\,
	combout => \regFile_1|mem~2243_combout\);

-- Location: LCCOMB_X33_Y14_N10
\regFile_1|mem~1025feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1025feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~1025feeder_combout\);

-- Location: LCFF_X33_Y14_N11
\regFile_1|mem~1025\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1025feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1025_regout\);

-- Location: LCFF_X32_Y14_N19
\regFile_1|mem~769\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~769_regout\);

-- Location: LCCOMB_X33_Y14_N4
\regFile_1|mem~641feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~641feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~641feeder_combout\);

-- Location: LCFF_X33_Y14_N5
\regFile_1|mem~641\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~641feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~641_regout\);

-- Location: LCCOMB_X32_Y14_N8
\regFile_1|mem~2244\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2244_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~769_regout\) # ((\i_rAddr2~combout\(3))))) # (!\i_rAddr2~combout\(2) & (((!\i_rAddr2~combout\(3) & \regFile_1|mem~641_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~769_regout\,
	datac => \i_rAddr2~combout\(3),
	datad => \regFile_1|mem~641_regout\,
	combout => \regFile_1|mem~2244_combout\);

-- Location: LCFF_X32_Y14_N13
\regFile_1|mem~897\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~897_regout\);

-- Location: LCCOMB_X32_Y14_N6
\regFile_1|mem~2245\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2245_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2244_combout\ & (\regFile_1|mem~1025_regout\)) # (!\regFile_1|mem~2244_combout\ & ((\regFile_1|mem~897_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1025_regout\,
	datac => \regFile_1|mem~2244_combout\,
	datad => \regFile_1|mem~897_regout\,
	combout => \regFile_1|mem~2245_combout\);

-- Location: LCFF_X36_Y17_N21
\regFile_1|mem~961\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~961_regout\);

-- Location: LCFF_X36_Y15_N17
\regFile_1|mem~577\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~577_regout\);

-- Location: LCFF_X36_Y17_N27
\regFile_1|mem~705\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~705_regout\);

-- Location: LCCOMB_X36_Y15_N28
\regFile_1|mem~2246\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2246_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~705_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~577_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~577_regout\,
	datad => \regFile_1|mem~705_regout\,
	combout => \regFile_1|mem~2246_combout\);

-- Location: LCCOMB_X36_Y15_N22
\regFile_1|mem~2247\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2247_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2246_combout\ & ((\regFile_1|mem~961_regout\))) # (!\regFile_1|mem~2246_combout\ & (\regFile_1|mem~833_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~833_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~961_regout\,
	datad => \regFile_1|mem~2246_combout\,
	combout => \regFile_1|mem~2247_combout\);

-- Location: LCCOMB_X36_Y15_N8
\regFile_1|mem~2248\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2248_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & (\regFile_1|mem~2245_combout\)) # (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~2247_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2245_combout\,
	datad => \regFile_1|mem~2247_combout\,
	combout => \regFile_1|mem~2248_combout\);

-- Location: LCFF_X35_Y15_N23
\regFile_1|mem~1057\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1057_regout\);

-- Location: LCCOMB_X36_Y16_N20
\regFile_1|mem~673feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~673feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~673feeder_combout\);

-- Location: LCFF_X36_Y16_N21
\regFile_1|mem~673\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~673feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~673_regout\);

-- Location: LCCOMB_X35_Y15_N10
\regFile_1|mem~929feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~929feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~929feeder_combout\);

-- Location: LCFF_X35_Y15_N11
\regFile_1|mem~929\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~929feeder_combout\,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~929_regout\);

-- Location: LCCOMB_X36_Y16_N28
\regFile_1|mem~2249\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2249_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & ((\regFile_1|mem~929_regout\))) # (!\i_rAddr2~combout\(3) & (\regFile_1|mem~673_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~673_regout\,
	datad => \regFile_1|mem~929_regout\,
	combout => \regFile_1|mem~2249_combout\);

-- Location: LCFF_X36_Y15_N19
\regFile_1|mem~801\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~801_regout\);

-- Location: LCCOMB_X36_Y15_N10
\regFile_1|mem~2250\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2250_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2249_combout\ & (\regFile_1|mem~1057_regout\)) # (!\regFile_1|mem~2249_combout\ & ((\regFile_1|mem~801_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~1057_regout\,
	datac => \regFile_1|mem~2249_combout\,
	datad => \regFile_1|mem~801_regout\,
	combout => \regFile_1|mem~2250_combout\);

-- Location: LCCOMB_X36_Y15_N24
\regFile_1|mem~2251\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2251_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2248_combout\ & ((\regFile_1|mem~2250_combout\))) # (!\regFile_1|mem~2248_combout\ & (\regFile_1|mem~2243_combout\)))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~2243_combout\,
	datac => \regFile_1|mem~2248_combout\,
	datad => \regFile_1|mem~2250_combout\,
	combout => \regFile_1|mem~2251_combout\);

-- Location: LCFF_X34_Y21_N25
\regFile_1|mem~257\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~257_regout\);

-- Location: LCFF_X35_Y21_N5
\regFile_1|mem~289\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~289_regout\);

-- Location: LCFF_X35_Y21_N3
\regFile_1|mem~193\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~193_regout\);

-- Location: LCFF_X34_Y21_N19
\regFile_1|mem~225\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~225_regout\);

-- Location: LCCOMB_X35_Y21_N2
\regFile_1|mem~2252\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2252_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~225_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~193_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~193_regout\,
	datad => \regFile_1|mem~225_regout\,
	combout => \regFile_1|mem~2252_combout\);

-- Location: LCCOMB_X35_Y21_N4
\regFile_1|mem~2253\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2253_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2252_combout\ & ((\regFile_1|mem~289_regout\))) # (!\regFile_1|mem~2252_combout\ & (\regFile_1|mem~257_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~257_regout\,
	datac => \regFile_1|mem~289_regout\,
	datad => \regFile_1|mem~2252_combout\,
	combout => \regFile_1|mem~2253_combout\);

-- Location: LCCOMB_X33_Y15_N30
\regFile_1|mem~449feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~449feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~449feeder_combout\);

-- Location: LCFF_X33_Y15_N31
\regFile_1|mem~449\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~449feeder_combout\,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~449_regout\);

-- Location: LCFF_X34_Y15_N3
\regFile_1|mem~481\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~481_regout\);

-- Location: LCCOMB_X36_Y15_N20
\regFile_1|mem~2259\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2259_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~481_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~449_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~449_regout\,
	datad => \regFile_1|mem~481_regout\,
	combout => \regFile_1|mem~2259_combout\);

-- Location: LCFF_X34_Y15_N1
\regFile_1|mem~513\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~513_regout\);

-- Location: LCCOMB_X36_Y15_N14
\regFile_1|mem~2260\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2260_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2259_combout\ & (\regFile_1|mem~545_regout\)) # (!\regFile_1|mem~2259_combout\ & ((\regFile_1|mem~513_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~545_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2259_combout\,
	datad => \regFile_1|mem~513_regout\,
	combout => \regFile_1|mem~2260_combout\);

-- Location: LCFF_X27_Y16_N23
\regFile_1|mem~417\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~417_regout\);

-- Location: LCFF_X31_Y15_N23
\regFile_1|mem~353\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~353_regout\);

-- Location: LCCOMB_X30_Y17_N20
\regFile_1|mem~321feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~321feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~321feeder_combout\);

-- Location: LCFF_X30_Y17_N21
\regFile_1|mem~321\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~321feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~321_regout\);

-- Location: LCFF_X27_Y16_N7
\regFile_1|mem~385\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~385_regout\);

-- Location: LCCOMB_X30_Y17_N26
\regFile_1|mem~2254\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2254_combout\ = (\i_rAddr2~combout\(0) & (\i_rAddr2~combout\(1))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~385_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~321_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~321_regout\,
	datad => \regFile_1|mem~385_regout\,
	combout => \regFile_1|mem~2254_combout\);

-- Location: LCCOMB_X31_Y15_N22
\regFile_1|mem~2255\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2255_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2254_combout\ & (\regFile_1|mem~417_regout\)) # (!\regFile_1|mem~2254_combout\ & ((\regFile_1|mem~353_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~417_regout\,
	datac => \regFile_1|mem~353_regout\,
	datad => \regFile_1|mem~2254_combout\,
	combout => \regFile_1|mem~2255_combout\);

-- Location: LCFF_X33_Y16_N5
\regFile_1|mem~161\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[27]~89_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~161_regout\);

-- Location: LCFF_X32_Y16_N3
\regFile_1|mem~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_wData3[27]~89_combout\,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~97_regout\);

-- Location: LCCOMB_X33_Y16_N18
\regFile_1|mem~2257\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2257_combout\ = (\regFile_1|mem~2256_combout\ & ((\regFile_1|mem~161_regout\) # ((!\i_rAddr2~combout\(0))))) # (!\regFile_1|mem~2256_combout\ & (((\regFile_1|mem~97_regout\ & \i_rAddr2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2256_combout\,
	datab => \regFile_1|mem~161_regout\,
	datac => \regFile_1|mem~97_regout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~2257_combout\);

-- Location: LCCOMB_X36_Y15_N6
\regFile_1|mem~2258\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2258_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~2255_combout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~2257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2255_combout\,
	datad => \regFile_1|mem~2257_combout\,
	combout => \regFile_1|mem~2258_combout\);

-- Location: LCCOMB_X36_Y15_N0
\regFile_1|mem~2261\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2261_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2258_combout\ & ((\regFile_1|mem~2260_combout\))) # (!\regFile_1|mem~2258_combout\ & (\regFile_1|mem~2253_combout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2253_combout\,
	datac => \regFile_1|mem~2260_combout\,
	datad => \regFile_1|mem~2258_combout\,
	combout => \regFile_1|mem~2261_combout\);

-- Location: LCCOMB_X36_Y15_N2
\regFile_1|o_rReg2[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[27]~27_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2251_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2251_combout\,
	datad => \regFile_1|mem~2261_combout\,
	combout => \regFile_1|o_rReg2[27]~27_combout\);

-- Location: LCCOMB_X29_Y19_N24
\ula_1|ula_1|SS0|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~56_combout\ = ((\regFile_1|o_rReg2[28]~28_combout\ $ (\regFile_1|o_rReg1[28]~28_combout\ $ (!\ula_1|ula_1|SS0|Add1~55\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~57\ = CARRY((\regFile_1|o_rReg2[28]~28_combout\ & ((\regFile_1|o_rReg1[28]~28_combout\) # (!\ula_1|ula_1|SS0|Add1~55\))) # (!\regFile_1|o_rReg2[28]~28_combout\ & (\regFile_1|o_rReg1[28]~28_combout\ & !\ula_1|ula_1|SS0|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[28]~28_combout\,
	datab => \regFile_1|o_rReg1[28]~28_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~55\,
	combout => \ula_1|ula_1|SS0|Add1~56_combout\,
	cout => \ula_1|ula_1|SS0|Add1~57\);

-- Location: LCFF_X31_Y14_N3
\regFile_1|mem~770\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~770_regout\);

-- Location: LCFF_X31_Y14_N13
\regFile_1|mem~898\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~898_regout\);

-- Location: LCCOMB_X33_Y14_N16
\regFile_1|mem~642feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~642feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~642feeder_combout\);

-- Location: LCFF_X33_Y14_N17
\regFile_1|mem~642\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~642feeder_combout\,
	ena => \regFile_1|mem~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~642_regout\);

-- Location: LCCOMB_X34_Y14_N26
\regFile_1|mem~2262\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2262_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~898_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~642_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~898_regout\,
	datad => \regFile_1|mem~642_regout\,
	combout => \regFile_1|mem~2262_combout\);

-- Location: LCCOMB_X34_Y14_N28
\regFile_1|mem~2263\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2263_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2262_combout\ & (\regFile_1|mem~1026_regout\)) # (!\regFile_1|mem~2262_combout\ & ((\regFile_1|mem~770_regout\))))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1026_regout\,
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~770_regout\,
	datad => \regFile_1|mem~2262_combout\,
	combout => \regFile_1|mem~2263_combout\);

-- Location: LCFF_X36_Y21_N27
\regFile_1|mem~802\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~802_regout\);

-- Location: LCCOMB_X37_Y21_N30
\regFile_1|mem~674feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~674feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~674feeder_combout\);

-- Location: LCFF_X37_Y21_N31
\regFile_1|mem~674\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~674feeder_combout\,
	ena => \regFile_1|mem~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~674_regout\);

-- Location: LCCOMB_X36_Y21_N8
\regFile_1|mem~2269\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2269_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~802_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~674_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~802_regout\,
	datad => \regFile_1|mem~674_regout\,
	combout => \regFile_1|mem~2269_combout\);

-- Location: LCCOMB_X36_Y20_N24
\regFile_1|mem~1058feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1058feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~1058feeder_combout\);

-- Location: LCFF_X36_Y20_N25
\regFile_1|mem~1058\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1058feeder_combout\,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1058_regout\);

-- Location: LCCOMB_X36_Y21_N14
\regFile_1|mem~2270\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2270_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2269_combout\ & ((\regFile_1|mem~1058_regout\))) # (!\regFile_1|mem~2269_combout\ & (\regFile_1|mem~930_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~930_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2269_combout\,
	datad => \regFile_1|mem~1058_regout\,
	combout => \regFile_1|mem~2270_combout\);

-- Location: LCCOMB_X24_Y21_N26
\regFile_1|mem~994feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~994feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~994feeder_combout\);

-- Location: LCFF_X24_Y21_N27
\regFile_1|mem~994\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~994feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~994_regout\);

-- Location: LCFF_X30_Y15_N31
\regFile_1|mem~866\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~866_regout\);

-- Location: LCCOMB_X24_Y21_N24
\regFile_1|mem~610feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~610feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~610feeder_combout\);

-- Location: LCFF_X24_Y21_N25
\regFile_1|mem~610\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~610feeder_combout\,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~610_regout\);

-- Location: LCFF_X31_Y17_N5
\regFile_1|mem~738\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~738_regout\);

-- Location: LCCOMB_X24_Y21_N0
\regFile_1|mem~2264\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2264_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~738_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~610_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~610_regout\,
	datad => \regFile_1|mem~738_regout\,
	combout => \regFile_1|mem~2264_combout\);

-- Location: LCCOMB_X24_Y21_N10
\regFile_1|mem~2265\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2265_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2264_combout\ & (\regFile_1|mem~994_regout\)) # (!\regFile_1|mem~2264_combout\ & ((\regFile_1|mem~866_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~994_regout\,
	datac => \regFile_1|mem~866_regout\,
	datad => \regFile_1|mem~2264_combout\,
	combout => \regFile_1|mem~2265_combout\);

-- Location: LCCOMB_X30_Y19_N4
\regFile_1|mem~834feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~834feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~834feeder_combout\);

-- Location: LCFF_X30_Y19_N5
\regFile_1|mem~834\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~834feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~834_regout\);

-- Location: LCCOMB_X30_Y19_N26
\regFile_1|mem~578feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~578feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~578feeder_combout\);

-- Location: LCFF_X30_Y19_N27
\regFile_1|mem~578\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~578feeder_combout\,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~578_regout\);

-- Location: LCCOMB_X30_Y19_N24
\regFile_1|mem~2266\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2266_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~834_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~578_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~834_regout\,
	datad => \regFile_1|mem~578_regout\,
	combout => \regFile_1|mem~2266_combout\);

-- Location: LCFF_X36_Y17_N23
\regFile_1|mem~706\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~706_regout\);

-- Location: LCFF_X36_Y17_N7
\regFile_1|mem~962\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~962_regout\);

-- Location: LCCOMB_X36_Y17_N22
\regFile_1|mem~2267\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2267_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2266_combout\ & ((\regFile_1|mem~962_regout\))) # (!\regFile_1|mem~2266_combout\ & (\regFile_1|mem~706_regout\)))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~2266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~2266_combout\,
	datac => \regFile_1|mem~706_regout\,
	datad => \regFile_1|mem~962_regout\,
	combout => \regFile_1|mem~2267_combout\);

-- Location: LCCOMB_X35_Y21_N0
\regFile_1|mem~2268\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2268_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~2265_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~2267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2265_combout\,
	datad => \regFile_1|mem~2267_combout\,
	combout => \regFile_1|mem~2268_combout\);

-- Location: LCCOMB_X35_Y21_N18
\regFile_1|mem~2271\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2271_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2268_combout\ & ((\regFile_1|mem~2270_combout\))) # (!\regFile_1|mem~2268_combout\ & (\regFile_1|mem~2263_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~2263_combout\,
	datac => \regFile_1|mem~2270_combout\,
	datad => \regFile_1|mem~2268_combout\,
	combout => \regFile_1|mem~2271_combout\);

-- Location: LCFF_X34_Y21_N13
\regFile_1|mem~226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~226_regout\);

-- Location: LCFF_X34_Y21_N31
\regFile_1|mem~258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~258_regout\);

-- Location: LCCOMB_X34_Y23_N12
\regFile_1|mem~2274\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2274_combout\ = (\i_rAddr2~combout\(0) & (((\i_rAddr2~combout\(1))))) # (!\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1) & ((\regFile_1|mem~258_regout\))) # (!\i_rAddr2~combout\(1) & (\regFile_1|mem~194_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~194_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~258_regout\,
	datad => \i_rAddr2~combout\(1),
	combout => \regFile_1|mem~2274_combout\);

-- Location: LCCOMB_X34_Y23_N22
\regFile_1|mem~2275\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2275_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~2274_combout\ & (\regFile_1|mem~290_regout\)) # (!\regFile_1|mem~2274_combout\ & ((\regFile_1|mem~226_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~2274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~290_regout\,
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~226_regout\,
	datad => \regFile_1|mem~2274_combout\,
	combout => \regFile_1|mem~2275_combout\);

-- Location: LCFF_X33_Y16_N7
\regFile_1|mem~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~130_regout\);

-- Location: LCFF_X32_Y16_N13
\regFile_1|mem~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~66_regout\);

-- Location: LCFF_X32_Y16_N11
\regFile_1|mem~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~98_regout\);

-- Location: LCCOMB_X32_Y16_N12
\regFile_1|mem~2276\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2276_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~98_regout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & (\regFile_1|mem~66_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~66_regout\,
	datad => \regFile_1|mem~98_regout\,
	combout => \regFile_1|mem~2276_combout\);

-- Location: LCCOMB_X33_Y16_N6
\regFile_1|mem~2277\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2277_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2276_combout\ & (\regFile_1|mem~162_regout\)) # (!\regFile_1|mem~2276_combout\ & ((\regFile_1|mem~130_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~162_regout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~130_regout\,
	datad => \regFile_1|mem~2276_combout\,
	combout => \regFile_1|mem~2277_combout\);

-- Location: LCCOMB_X33_Y21_N28
\regFile_1|mem~2278\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2278_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~2275_combout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~2277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~2275_combout\,
	datad => \regFile_1|mem~2277_combout\,
	combout => \regFile_1|mem~2278_combout\);

-- Location: LCFF_X27_Y19_N7
\regFile_1|mem~418\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~418_regout\);

-- Location: LCFF_X27_Y16_N3
\regFile_1|mem~386\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~386_regout\);

-- Location: LCFF_X28_Y22_N17
\regFile_1|mem~322\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~322_regout\);

-- Location: LCFF_X28_Y22_N23
\regFile_1|mem~354\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~354_regout\);

-- Location: LCCOMB_X28_Y22_N16
\regFile_1|mem~2272\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2272_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~354_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~322_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~322_regout\,
	datad => \regFile_1|mem~354_regout\,
	combout => \regFile_1|mem~2272_combout\);

-- Location: LCCOMB_X27_Y16_N2
\regFile_1|mem~2273\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2273_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2272_combout\ & (\regFile_1|mem~418_regout\)) # (!\regFile_1|mem~2272_combout\ & ((\regFile_1|mem~386_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~418_regout\,
	datac => \regFile_1|mem~386_regout\,
	datad => \regFile_1|mem~2272_combout\,
	combout => \regFile_1|mem~2273_combout\);

-- Location: LCCOMB_X30_Y21_N18
\regFile_1|mem~2281\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2281_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2278_combout\ & (\regFile_1|mem~2280_combout\)) # (!\regFile_1|mem~2278_combout\ & ((\regFile_1|mem~2273_combout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2280_combout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~2278_combout\,
	datad => \regFile_1|mem~2273_combout\,
	combout => \regFile_1|mem~2281_combout\);

-- Location: LCCOMB_X30_Y21_N0
\regFile_1|o_rReg2[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[28]~28_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2271_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~2281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(4),
	datab => \regFile_1|Equal1~0_combout\,
	datac => \regFile_1|mem~2271_combout\,
	datad => \regFile_1|mem~2281_combout\,
	combout => \regFile_1|o_rReg2[28]~28_combout\);

-- Location: LCCOMB_X31_Y19_N24
\ula_1|ula_1|SS0|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~56_combout\ = ((\regFile_1|o_rReg1[28]~28_combout\ $ (\regFile_1|o_rReg2[28]~28_combout\ $ (\ula_1|ula_1|SS0|Add0~55\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~57\ = CARRY((\regFile_1|o_rReg1[28]~28_combout\ & ((!\ula_1|ula_1|SS0|Add0~55\) # (!\regFile_1|o_rReg2[28]~28_combout\))) # (!\regFile_1|o_rReg1[28]~28_combout\ & (!\regFile_1|o_rReg2[28]~28_combout\ & !\ula_1|ula_1|SS0|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[28]~28_combout\,
	datab => \regFile_1|o_rReg2[28]~28_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~55\,
	combout => \ula_1|ula_1|SS0|Add0~56_combout\,
	cout => \ula_1|ula_1|SS0|Add0~57\);

-- Location: LCCOMB_X30_Y19_N12
\i_wData3[28]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[28]~91_combout\ = (\i_wData3[28]~90_combout\ & (((\ula_1|ula_1|SS0|Add0~56_combout\) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\)))) # (!\i_wData3[28]~90_combout\ & (\ula_1|ula_1|SS0|Add1~56_combout\ & (\ula_1|ula_ctrl_1|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[28]~90_combout\,
	datab => \ula_1|ula_1|SS0|Add1~56_combout\,
	datac => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datad => \ula_1|ula_1|SS0|Add0~56_combout\,
	combout => \i_wData3[28]~91_combout\);

-- Location: LCCOMB_X30_Y19_N6
\i_wData3[28]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[28]~92_combout\ = (\loadValue~combout\(28) & ((\load_en~combout\) # ((\i_wData3[30]~7_combout\ & \i_wData3[28]~91_combout\)))) # (!\loadValue~combout\(28) & (\i_wData3[30]~7_combout\ & ((\i_wData3[28]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \loadValue~combout\(28),
	datab => \i_wData3[30]~7_combout\,
	datac => \load_en~combout\,
	datad => \i_wData3[28]~91_combout\,
	combout => \i_wData3[28]~92_combout\);

-- Location: LCFF_X34_Y15_N5
\regFile_1|mem~482\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~482_regout\);

-- Location: LCFF_X34_Y15_N19
\regFile_1|mem~514\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~514_regout\);

-- Location: LCFF_X33_Y15_N3
\regFile_1|mem~450\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~450_regout\);

-- Location: LCCOMB_X34_Y15_N18
\regFile_1|mem~1639\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1639_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~514_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~450_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~514_regout\,
	datad => \regFile_1|mem~450_regout\,
	combout => \regFile_1|mem~1639_combout\);

-- Location: LCCOMB_X34_Y15_N4
\regFile_1|mem~1640\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1640_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1639_combout\ & (\regFile_1|mem~546_regout\)) # (!\regFile_1|mem~1639_combout\ & ((\regFile_1|mem~482_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~546_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~482_regout\,
	datad => \regFile_1|mem~1639_combout\,
	combout => \regFile_1|mem~1640_combout\);

-- Location: LCFF_X33_Y16_N17
\regFile_1|mem~162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~162_regout\);

-- Location: LCCOMB_X33_Y16_N16
\regFile_1|mem~1637\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1637_combout\ = (\regFile_1|mem~1636_combout\ & (((\regFile_1|mem~162_regout\)) # (!\i_rAddr1~combout\(1)))) # (!\regFile_1|mem~1636_combout\ & (\i_rAddr1~combout\(1) & ((\regFile_1|mem~130_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1636_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~162_regout\,
	datad => \regFile_1|mem~130_regout\,
	combout => \regFile_1|mem~1637_combout\);

-- Location: LCFF_X34_Y23_N21
\regFile_1|mem~290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~290_regout\);

-- Location: LCFF_X34_Y23_N7
\regFile_1|mem~194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~194_regout\);

-- Location: LCCOMB_X34_Y21_N30
\regFile_1|mem~1634\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1634_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~258_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~194_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~194_regout\,
	datac => \regFile_1|mem~258_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1634_combout\);

-- Location: LCCOMB_X34_Y21_N12
\regFile_1|mem~1635\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1635_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1634_combout\ & (\regFile_1|mem~290_regout\)) # (!\regFile_1|mem~1634_combout\ & ((\regFile_1|mem~226_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~290_regout\,
	datac => \regFile_1|mem~226_regout\,
	datad => \regFile_1|mem~1634_combout\,
	combout => \regFile_1|mem~1635_combout\);

-- Location: LCCOMB_X35_Y15_N20
\regFile_1|mem~1638\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1638_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~1635_combout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1637_combout\,
	datad => \regFile_1|mem~1635_combout\,
	combout => \regFile_1|mem~1638_combout\);

-- Location: LCCOMB_X28_Y22_N22
\regFile_1|mem~1632\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1632_combout\ = (\i_rAddr1~combout\(1) & (((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & ((\regFile_1|mem~354_regout\))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~322_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~322_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~354_regout\,
	datad => \i_rAddr1~combout\(0),
	combout => \regFile_1|mem~1632_combout\);

-- Location: LCCOMB_X27_Y19_N6
\regFile_1|mem~1633\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1633_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1632_combout\ & ((\regFile_1|mem~418_regout\))) # (!\regFile_1|mem~1632_combout\ & (\regFile_1|mem~386_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~386_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~418_regout\,
	datad => \regFile_1|mem~1632_combout\,
	combout => \regFile_1|mem~1633_combout\);

-- Location: LCCOMB_X35_Y15_N14
\regFile_1|mem~1641\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1641_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1638_combout\ & (\regFile_1|mem~1640_combout\)) # (!\regFile_1|mem~1638_combout\ & ((\regFile_1|mem~1633_combout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1640_combout\,
	datac => \regFile_1|mem~1638_combout\,
	datad => \regFile_1|mem~1633_combout\,
	combout => \regFile_1|mem~1641_combout\);

-- Location: LCCOMB_X36_Y21_N26
\regFile_1|mem~1629\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1629_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~802_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~674_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~802_regout\,
	datad => \regFile_1|mem~674_regout\,
	combout => \regFile_1|mem~1629_combout\);

-- Location: LCFF_X36_Y21_N21
\regFile_1|mem~930\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[28]~92_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~930_regout\);

-- Location: LCCOMB_X36_Y21_N20
\regFile_1|mem~1630\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1630_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1629_combout\ & ((\regFile_1|mem~1058_regout\))) # (!\regFile_1|mem~1629_combout\ & (\regFile_1|mem~930_regout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1629_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1629_combout\,
	datac => \regFile_1|mem~930_regout\,
	datad => \regFile_1|mem~1058_regout\,
	combout => \regFile_1|mem~1630_combout\);

-- Location: LCCOMB_X31_Y14_N14
\regFile_1|mem~1622\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1622_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~898_regout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~642_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~642_regout\,
	datad => \regFile_1|mem~898_regout\,
	combout => \regFile_1|mem~1622_combout\);

-- Location: LCCOMB_X33_Y14_N14
\regFile_1|mem~1026feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1026feeder_combout\ = \i_wData3[28]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[28]~92_combout\,
	combout => \regFile_1|mem~1026feeder_combout\);

-- Location: LCFF_X33_Y14_N15
\regFile_1|mem~1026\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1026feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1026_regout\);

-- Location: LCCOMB_X31_Y14_N0
\regFile_1|mem~1623\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1623_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1622_combout\ & ((\regFile_1|mem~1026_regout\))) # (!\regFile_1|mem~1622_combout\ & (\regFile_1|mem~770_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~770_regout\,
	datac => \regFile_1|mem~1622_combout\,
	datad => \regFile_1|mem~1026_regout\,
	combout => \regFile_1|mem~1623_combout\);

-- Location: LCCOMB_X31_Y17_N4
\regFile_1|mem~1624\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1624_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~738_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~610_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~738_regout\,
	datad => \regFile_1|mem~610_regout\,
	combout => \regFile_1|mem~1624_combout\);

-- Location: LCCOMB_X30_Y15_N12
\regFile_1|mem~1625\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1625_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1624_combout\ & ((\regFile_1|mem~994_regout\))) # (!\regFile_1|mem~1624_combout\ & (\regFile_1|mem~866_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~866_regout\,
	datac => \regFile_1|mem~1624_combout\,
	datad => \regFile_1|mem~994_regout\,
	combout => \regFile_1|mem~1625_combout\);

-- Location: LCCOMB_X36_Y17_N12
\regFile_1|mem~1626\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1626_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~834_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~578_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~578_regout\,
	datad => \regFile_1|mem~834_regout\,
	combout => \regFile_1|mem~1626_combout\);

-- Location: LCCOMB_X36_Y17_N6
\regFile_1|mem~1627\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1627_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1626_combout\ & ((\regFile_1|mem~962_regout\))) # (!\regFile_1|mem~1626_combout\ & (\regFile_1|mem~706_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~706_regout\,
	datac => \regFile_1|mem~962_regout\,
	datad => \regFile_1|mem~1626_combout\,
	combout => \regFile_1|mem~1627_combout\);

-- Location: LCCOMB_X35_Y15_N0
\regFile_1|mem~1628\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1628_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~1625_combout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~1627_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1625_combout\,
	datad => \regFile_1|mem~1627_combout\,
	combout => \regFile_1|mem~1628_combout\);

-- Location: LCCOMB_X35_Y15_N6
\regFile_1|mem~1631\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1631_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1628_combout\ & (\regFile_1|mem~1630_combout\)) # (!\regFile_1|mem~1628_combout\ & ((\regFile_1|mem~1623_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1630_combout\,
	datac => \regFile_1|mem~1623_combout\,
	datad => \regFile_1|mem~1628_combout\,
	combout => \regFile_1|mem~1631_combout\);

-- Location: LCCOMB_X35_Y15_N24
\regFile_1|o_rReg1[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[28]~28_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1631_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1641_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1641_combout\,
	datad => \regFile_1|mem~1631_combout\,
	combout => \regFile_1|o_rReg1[28]~28_combout\);

-- Location: LCCOMB_X29_Y19_N26
\ula_1|ula_1|SS0|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~58_combout\ = (\regFile_1|o_rReg2[29]~29_combout\ & ((\regFile_1|o_rReg1[29]~29_combout\ & (\ula_1|ula_1|SS0|Add1~57\ & VCC)) # (!\regFile_1|o_rReg1[29]~29_combout\ & (!\ula_1|ula_1|SS0|Add1~57\)))) # 
-- (!\regFile_1|o_rReg2[29]~29_combout\ & ((\regFile_1|o_rReg1[29]~29_combout\ & (!\ula_1|ula_1|SS0|Add1~57\)) # (!\regFile_1|o_rReg1[29]~29_combout\ & ((\ula_1|ula_1|SS0|Add1~57\) # (GND)))))
-- \ula_1|ula_1|SS0|Add1~59\ = CARRY((\regFile_1|o_rReg2[29]~29_combout\ & (!\regFile_1|o_rReg1[29]~29_combout\ & !\ula_1|ula_1|SS0|Add1~57\)) # (!\regFile_1|o_rReg2[29]~29_combout\ & ((!\ula_1|ula_1|SS0|Add1~57\) # (!\regFile_1|o_rReg1[29]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[29]~29_combout\,
	datab => \regFile_1|o_rReg1[29]~29_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~57\,
	combout => \ula_1|ula_1|SS0|Add1~58_combout\,
	cout => \ula_1|ula_1|SS0|Add1~59\);

-- Location: LCCOMB_X31_Y19_N26
\ula_1|ula_1|SS0|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~58_combout\ = (\regFile_1|o_rReg2[29]~29_combout\ & ((\regFile_1|o_rReg1[29]~29_combout\ & (!\ula_1|ula_1|SS0|Add0~57\)) # (!\regFile_1|o_rReg1[29]~29_combout\ & ((\ula_1|ula_1|SS0|Add0~57\) # (GND))))) # 
-- (!\regFile_1|o_rReg2[29]~29_combout\ & ((\regFile_1|o_rReg1[29]~29_combout\ & (\ula_1|ula_1|SS0|Add0~57\ & VCC)) # (!\regFile_1|o_rReg1[29]~29_combout\ & (!\ula_1|ula_1|SS0|Add0~57\))))
-- \ula_1|ula_1|SS0|Add0~59\ = CARRY((\regFile_1|o_rReg2[29]~29_combout\ & ((!\ula_1|ula_1|SS0|Add0~57\) # (!\regFile_1|o_rReg1[29]~29_combout\))) # (!\regFile_1|o_rReg2[29]~29_combout\ & (!\regFile_1|o_rReg1[29]~29_combout\ & !\ula_1|ula_1|SS0|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg2[29]~29_combout\,
	datab => \regFile_1|o_rReg1[29]~29_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~57\,
	combout => \ula_1|ula_1|SS0|Add0~58_combout\,
	cout => \ula_1|ula_1|SS0|Add0~59\);

-- Location: LCCOMB_X32_Y19_N28
\i_wData3[29]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[29]~94_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[29]~93_combout\ & ((\ula_1|ula_1|SS0|Add0~58_combout\))) # (!\i_wData3[29]~93_combout\ & (\ula_1|ula_1|SS0|Add1~58_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[29]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[29]~93_combout\,
	datac => \ula_1|ula_1|SS0|Add1~58_combout\,
	datad => \ula_1|ula_1|SS0|Add0~58_combout\,
	combout => \i_wData3[29]~94_combout\);

-- Location: LCCOMB_X32_Y19_N2
\i_wData3[29]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[29]~95_combout\ = (\load_en~combout\ & ((\loadValue~combout\(29)) # ((\i_wData3[30]~7_combout\ & \i_wData3[29]~94_combout\)))) # (!\load_en~combout\ & (((\i_wData3[30]~7_combout\ & \i_wData3[29]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \loadValue~combout\(29),
	datac => \i_wData3[30]~7_combout\,
	datad => \i_wData3[29]~94_combout\,
	combout => \i_wData3[29]~95_combout\);

-- Location: LCFF_X35_Y19_N5
\regFile_1|mem~835\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~835_regout\);

-- Location: LCFF_X36_Y17_N11
\regFile_1|mem~963\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~963_regout\);

-- Location: LCFF_X36_Y17_N1
\regFile_1|mem~707\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~707_regout\);

-- Location: LCFF_X35_Y19_N7
\regFile_1|mem~579\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~579_regout\);

-- Location: LCCOMB_X36_Y17_N0
\regFile_1|mem~1646\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1646_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~707_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~579_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~707_regout\,
	datad => \regFile_1|mem~579_regout\,
	combout => \regFile_1|mem~1646_combout\);

-- Location: LCCOMB_X36_Y17_N10
\regFile_1|mem~1647\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1647_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1646_combout\ & ((\regFile_1|mem~963_regout\))) # (!\regFile_1|mem~1646_combout\ & (\regFile_1|mem~835_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~835_regout\,
	datac => \regFile_1|mem~963_regout\,
	datad => \regFile_1|mem~1646_combout\,
	combout => \regFile_1|mem~1647_combout\);

-- Location: LCCOMB_X32_Y14_N4
\regFile_1|mem~1648\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1648_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1645_combout\) # ((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & (((!\i_rAddr1~combout\(0) & \regFile_1|mem~1647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1645_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~1647_combout\,
	combout => \regFile_1|mem~1648_combout\);

-- Location: LCCOMB_X31_Y16_N4
\regFile_1|mem~1643\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1643_combout\ = (\regFile_1|mem~1642_combout\ & (((\regFile_1|mem~995_regout\) # (!\i_rAddr1~combout\(2))))) # (!\regFile_1|mem~1642_combout\ & (\regFile_1|mem~739_regout\ & ((\i_rAddr1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1642_combout\,
	datab => \regFile_1|mem~739_regout\,
	datac => \regFile_1|mem~995_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1643_combout\);

-- Location: LCCOMB_X32_Y14_N14
\regFile_1|mem~1651\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1651_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1648_combout\ & (\regFile_1|mem~1650_combout\)) # (!\regFile_1|mem~1648_combout\ & ((\regFile_1|mem~1643_combout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1650_combout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1648_combout\,
	datad => \regFile_1|mem~1643_combout\,
	combout => \regFile_1|mem~1651_combout\);

-- Location: LCFF_X34_Y15_N29
\regFile_1|mem~515\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~515_regout\);

-- Location: LCFF_X34_Y15_N31
\regFile_1|mem~483\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~483_regout\);

-- Location: LCFF_X33_Y15_N15
\regFile_1|mem~451\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~451_regout\);

-- Location: LCCOMB_X34_Y15_N30
\regFile_1|mem~1659\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1659_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~483_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~451_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~483_regout\,
	datad => \regFile_1|mem~451_regout\,
	combout => \regFile_1|mem~1659_combout\);

-- Location: LCCOMB_X34_Y15_N28
\regFile_1|mem~1660\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1660_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1659_combout\ & (\regFile_1|mem~547_regout\)) # (!\regFile_1|mem~1659_combout\ & ((\regFile_1|mem~515_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~547_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~515_regout\,
	datad => \regFile_1|mem~1659_combout\,
	combout => \regFile_1|mem~1660_combout\);

-- Location: LCCOMB_X31_Y15_N8
\regFile_1|mem~355feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~355feeder_combout\ = \i_wData3[29]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[29]~95_combout\,
	combout => \regFile_1|mem~355feeder_combout\);

-- Location: LCFF_X31_Y15_N9
\regFile_1|mem~355\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~355feeder_combout\,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~355_regout\);

-- Location: LCCOMB_X31_Y15_N14
\regFile_1|mem~387feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~387feeder_combout\ = \i_wData3[29]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[29]~95_combout\,
	combout => \regFile_1|mem~387feeder_combout\);

-- Location: LCFF_X31_Y15_N15
\regFile_1|mem~387\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~387feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~387_regout\);

-- Location: LCFF_X27_Y19_N29
\regFile_1|mem~323\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~323_regout\);

-- Location: LCCOMB_X31_Y15_N28
\regFile_1|mem~1654\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1654_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~387_regout\) # ((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~323_regout\ & !\i_rAddr1~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~387_regout\,
	datac => \regFile_1|mem~323_regout\,
	datad => \i_rAddr1~combout\(0),
	combout => \regFile_1|mem~1654_combout\);

-- Location: LCCOMB_X31_Y15_N18
\regFile_1|mem~1655\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1655_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1654_combout\ & (\regFile_1|mem~419_regout\)) # (!\regFile_1|mem~1654_combout\ & ((\regFile_1|mem~355_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~419_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~355_regout\,
	datad => \regFile_1|mem~1654_combout\,
	combout => \regFile_1|mem~1655_combout\);

-- Location: LCCOMB_X35_Y18_N20
\regFile_1|mem~67feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~67feeder_combout\ = \i_wData3[29]~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[29]~95_combout\,
	combout => \regFile_1|mem~67feeder_combout\);

-- Location: LCFF_X35_Y18_N21
\regFile_1|mem~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~67feeder_combout\,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~67_regout\);

-- Location: LCCOMB_X35_Y16_N18
\regFile_1|mem~1656\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1656_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~131_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~67_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~67_regout\,
	datad => \regFile_1|mem~131_regout\,
	combout => \regFile_1|mem~1656_combout\);

-- Location: LCCOMB_X35_Y16_N12
\regFile_1|mem~1657\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1657_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1656_combout\ & (\regFile_1|mem~163_regout\)) # (!\regFile_1|mem~1656_combout\ & ((\regFile_1|mem~99_regout\))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1656_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1656_combout\,
	datac => \regFile_1|mem~163_regout\,
	datad => \regFile_1|mem~99_regout\,
	combout => \regFile_1|mem~1657_combout\);

-- Location: LCCOMB_X34_Y14_N12
\regFile_1|mem~1658\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1658_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~1655_combout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1657_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1655_combout\,
	datad => \regFile_1|mem~1657_combout\,
	combout => \regFile_1|mem~1658_combout\);

-- Location: LCFF_X34_Y21_N21
\regFile_1|mem~259\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[29]~95_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~259_regout\);

-- Location: LCCOMB_X34_Y21_N2
\regFile_1|mem~1652\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1652_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~227_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~195_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~227_regout\,
	datad => \regFile_1|mem~195_regout\,
	combout => \regFile_1|mem~1652_combout\);

-- Location: LCCOMB_X34_Y21_N20
\regFile_1|mem~1653\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1653_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1652_combout\ & (\regFile_1|mem~291_regout\)) # (!\regFile_1|mem~1652_combout\ & ((\regFile_1|mem~259_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~291_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~259_regout\,
	datad => \regFile_1|mem~1652_combout\,
	combout => \regFile_1|mem~1653_combout\);

-- Location: LCCOMB_X33_Y14_N24
\regFile_1|mem~1661\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1661_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1658_combout\ & (\regFile_1|mem~1660_combout\)) # (!\regFile_1|mem~1658_combout\ & ((\regFile_1|mem~1653_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1660_combout\,
	datac => \regFile_1|mem~1658_combout\,
	datad => \regFile_1|mem~1653_combout\,
	combout => \regFile_1|mem~1661_combout\);

-- Location: LCCOMB_X32_Y14_N20
\regFile_1|o_rReg1[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[29]~29_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1651_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1651_combout\,
	datad => \regFile_1|mem~1661_combout\,
	combout => \regFile_1|o_rReg1[29]~29_combout\);

-- Location: LCCOMB_X29_Y19_N28
\ula_1|ula_1|SS0|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~60_combout\ = ((\regFile_1|o_rReg1[30]~30_combout\ $ (\regFile_1|o_rReg2[30]~30_combout\ $ (!\ula_1|ula_1|SS0|Add1~59\)))) # (GND)
-- \ula_1|ula_1|SS0|Add1~61\ = CARRY((\regFile_1|o_rReg1[30]~30_combout\ & ((\regFile_1|o_rReg2[30]~30_combout\) # (!\ula_1|ula_1|SS0|Add1~59\))) # (!\regFile_1|o_rReg1[30]~30_combout\ & (\regFile_1|o_rReg2[30]~30_combout\ & !\ula_1|ula_1|SS0|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[30]~30_combout\,
	datab => \regFile_1|o_rReg2[30]~30_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add1~59\,
	combout => \ula_1|ula_1|SS0|Add1~60_combout\,
	cout => \ula_1|ula_1|SS0|Add1~61\);

-- Location: LCCOMB_X31_Y19_N28
\ula_1|ula_1|SS0|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~60_combout\ = ((\regFile_1|o_rReg1[30]~30_combout\ $ (\regFile_1|o_rReg2[30]~30_combout\ $ (\ula_1|ula_1|SS0|Add0~59\)))) # (GND)
-- \ula_1|ula_1|SS0|Add0~61\ = CARRY((\regFile_1|o_rReg1[30]~30_combout\ & ((!\ula_1|ula_1|SS0|Add0~59\) # (!\regFile_1|o_rReg2[30]~30_combout\))) # (!\regFile_1|o_rReg1[30]~30_combout\ & (!\regFile_1|o_rReg2[30]~30_combout\ & !\ula_1|ula_1|SS0|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[30]~30_combout\,
	datab => \regFile_1|o_rReg2[30]~30_combout\,
	datad => VCC,
	cin => \ula_1|ula_1|SS0|Add0~59\,
	combout => \ula_1|ula_1|SS0|Add0~60_combout\,
	cout => \ula_1|ula_1|SS0|Add0~61\);

-- Location: LCCOMB_X33_Y19_N28
\i_wData3[30]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[30]~97_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[30]~96_combout\ & ((\ula_1|ula_1|SS0|Add0~60_combout\))) # (!\i_wData3[30]~96_combout\ & (\ula_1|ula_1|SS0|Add1~60_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & 
-- (\i_wData3[30]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[30]~96_combout\,
	datac => \ula_1|ula_1|SS0|Add1~60_combout\,
	datad => \ula_1|ula_1|SS0|Add0~60_combout\,
	combout => \i_wData3[30]~97_combout\);

-- Location: LCCOMB_X33_Y19_N30
\i_wData3[30]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[30]~98_combout\ = (\i_wData3[30]~7_combout\ & ((\i_wData3[30]~97_combout\) # ((\loadValue~combout\(30) & \load_en~combout\)))) # (!\i_wData3[30]~7_combout\ & (\loadValue~combout\(30) & (\load_en~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_wData3[30]~7_combout\,
	datab => \loadValue~combout\(30),
	datac => \load_en~combout\,
	datad => \i_wData3[30]~97_combout\,
	combout => \i_wData3[30]~98_combout\);

-- Location: LCFF_X36_Y19_N29
\regFile_1|mem~932\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~932_regout\);

-- Location: LCFF_X36_Y20_N17
\regFile_1|mem~1060\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1060_regout\);

-- Location: LCCOMB_X36_Y20_N30
\regFile_1|mem~2309\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2309_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~804_regout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~676_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~804_regout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~676_regout\,
	combout => \regFile_1|mem~2309_combout\);

-- Location: LCCOMB_X36_Y20_N16
\regFile_1|mem~2310\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2310_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2309_combout\ & ((\regFile_1|mem~1060_regout\))) # (!\regFile_1|mem~2309_combout\ & (\regFile_1|mem~932_regout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~932_regout\,
	datac => \regFile_1|mem~1060_regout\,
	datad => \regFile_1|mem~2309_combout\,
	combout => \regFile_1|mem~2310_combout\);

-- Location: LCFF_X32_Y17_N11
\regFile_1|mem~612\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~612_regout\);

-- Location: LCFF_X31_Y17_N7
\regFile_1|mem~740\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[30]~98_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~740_regout\);

-- Location: LCCOMB_X32_Y17_N10
\regFile_1|mem~2304\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2304_combout\ = (\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3)) # ((\regFile_1|mem~740_regout\)))) # (!\i_rAddr2~combout\(2) & (!\i_rAddr2~combout\(3) & (\regFile_1|mem~612_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~612_regout\,
	datad => \regFile_1|mem~740_regout\,
	combout => \regFile_1|mem~2304_combout\);

-- Location: LCCOMB_X32_Y17_N8
\regFile_1|mem~2305\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2305_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~2304_combout\ & (\regFile_1|mem~996_regout\)) # (!\regFile_1|mem~2304_combout\ & ((\regFile_1|mem~868_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~2304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~996_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~868_regout\,
	datad => \regFile_1|mem~2304_combout\,
	combout => \regFile_1|mem~2305_combout\);

-- Location: LCCOMB_X33_Y19_N16
\regFile_1|mem~2306\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2306_combout\ = (\i_rAddr2~combout\(2) & (\i_rAddr2~combout\(3))) # (!\i_rAddr2~combout\(2) & ((\i_rAddr2~combout\(3) & (\regFile_1|mem~836_regout\)) # (!\i_rAddr2~combout\(3) & ((\regFile_1|mem~580_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \i_rAddr2~combout\(3),
	datac => \regFile_1|mem~836_regout\,
	datad => \regFile_1|mem~580_regout\,
	combout => \regFile_1|mem~2306_combout\);

-- Location: LCCOMB_X34_Y18_N30
\regFile_1|mem~2307\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2307_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~2306_combout\ & ((\regFile_1|mem~964_regout\))) # (!\regFile_1|mem~2306_combout\ & (\regFile_1|mem~708_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~2306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~708_regout\,
	datac => \regFile_1|mem~964_regout\,
	datad => \regFile_1|mem~2306_combout\,
	combout => \regFile_1|mem~2307_combout\);

-- Location: LCCOMB_X34_Y17_N22
\regFile_1|mem~2308\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2308_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~2305_combout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~2307_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~2305_combout\,
	datad => \regFile_1|mem~2307_combout\,
	combout => \regFile_1|mem~2308_combout\);

-- Location: LCCOMB_X33_Y19_N22
\regFile_1|mem~2311\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~2311_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~2308_combout\ & ((\regFile_1|mem~2310_combout\))) # (!\regFile_1|mem~2308_combout\ & (\regFile_1|mem~2303_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~2308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2303_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~2310_combout\,
	datad => \regFile_1|mem~2308_combout\,
	combout => \regFile_1|mem~2311_combout\);

-- Location: LCCOMB_X33_Y19_N4
\regFile_1|o_rReg2[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[30]~30_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~2311_combout\)))) # (!\i_rAddr2~combout\(4) & (\regFile_1|mem~2321_combout\ & (!\regFile_1|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~2321_combout\,
	datab => \regFile_1|Equal1~0_combout\,
	datac => \i_rAddr2~combout\(4),
	datad => \regFile_1|mem~2311_combout\,
	combout => \regFile_1|o_rReg2[30]~30_combout\);

-- Location: LCCOMB_X31_Y19_N30
\ula_1|ula_1|SS0|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add0~62_combout\ = \regFile_1|o_rReg1[31]~31_combout\ $ (\ula_1|ula_1|SS0|Add0~61\ $ (!\regFile_1|o_rReg2[31]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|o_rReg1[31]~31_combout\,
	datad => \regFile_1|o_rReg2[31]~31_combout\,
	cin => \ula_1|ula_1|SS0|Add0~61\,
	combout => \ula_1|ula_1|SS0|Add0~62_combout\);

-- Location: LCCOMB_X28_Y19_N2
\i_wData3[31]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[31]~100_combout\ = (\i_wData3[31]~99_combout\ & ((\ula_1|ula_ctrl_1|Mux3~1_combout\ & (\ula_1|ula_1|SS0|Add0~62_combout\)) # (!\ula_1|ula_ctrl_1|Mux3~1_combout\ & ((\ula_1|ula_1|SS0|Add1~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux3~1_combout\,
	datab => \i_wData3[31]~99_combout\,
	datac => \ula_1|ula_1|SS0|Add0~62_combout\,
	datad => \ula_1|ula_1|SS0|Add1~62_combout\,
	combout => \i_wData3[31]~100_combout\);

-- Location: LCCOMB_X28_Y19_N0
\i_wData3[31]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[31]~102_combout\ = (\i_wData3[31]~101_combout\) # ((\i_wData3[31]~100_combout\) # ((\load_en~combout\ & \loadValue~combout\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \loadValue~combout\(31),
	datac => \i_wData3[31]~101_combout\,
	datad => \i_wData3[31]~100_combout\,
	combout => \i_wData3[31]~102_combout\);

-- Location: LCCOMB_X28_Y18_N16
\regFile_1|mem~773feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~773feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~773feeder_combout\);

-- Location: LCFF_X28_Y18_N17
\regFile_1|mem~773\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~773feeder_combout\,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~773_regout\);

-- Location: LCCOMB_X28_Y18_N30
\regFile_1|mem~1684\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1684_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~773_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~645_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~773_regout\,
	datad => \regFile_1|mem~645_regout\,
	combout => \regFile_1|mem~1684_combout\);

-- Location: LCCOMB_X28_Y18_N0
\regFile_1|mem~1685\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1685_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1684_combout\ & (\regFile_1|mem~1029_regout\)) # (!\regFile_1|mem~1684_combout\ & ((\regFile_1|mem~901_regout\))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1684_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1684_combout\,
	datac => \regFile_1|mem~1029_regout\,
	datad => \regFile_1|mem~901_regout\,
	combout => \regFile_1|mem~1685_combout\);

-- Location: LCFF_X34_Y20_N1
\regFile_1|mem~965\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~965_regout\);

-- Location: LCFF_X35_Y20_N15
\regFile_1|mem~837\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~837_regout\);

-- Location: LCFF_X35_Y20_N5
\regFile_1|mem~709\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~709_regout\);

-- Location: LCCOMB_X34_Y20_N22
\regFile_1|mem~1686\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1686_combout\ = (\i_rAddr1~combout\(2) & (((\i_rAddr1~combout\(3)) # (\regFile_1|mem~709_regout\)))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~581_regout\ & (!\i_rAddr1~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~581_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~709_regout\,
	combout => \regFile_1|mem~1686_combout\);

-- Location: LCCOMB_X34_Y20_N6
\regFile_1|mem~1687\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1687_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1686_combout\ & (\regFile_1|mem~965_regout\)) # (!\regFile_1|mem~1686_combout\ & ((\regFile_1|mem~837_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~965_regout\,
	datac => \regFile_1|mem~837_regout\,
	datad => \regFile_1|mem~1686_combout\,
	combout => \regFile_1|mem~1687_combout\);

-- Location: LCCOMB_X27_Y15_N30
\regFile_1|mem~1688\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1688_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1685_combout\) # ((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & (((!\i_rAddr1~combout\(0) & \regFile_1|mem~1687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1685_combout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~1687_combout\,
	combout => \regFile_1|mem~1688_combout\);

-- Location: LCCOMB_X30_Y16_N18
\regFile_1|mem~1682\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1682_combout\ = (\i_rAddr1~combout\(3) & (((\regFile_1|mem~869_regout\) # (\i_rAddr1~combout\(2))))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~613_regout\ & ((!\i_rAddr1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~613_regout\,
	datac => \regFile_1|mem~869_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1682_combout\);

-- Location: LCCOMB_X27_Y15_N16
\regFile_1|mem~1683\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1683_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1682_combout\ & (\regFile_1|mem~997_regout\)) # (!\regFile_1|mem~1682_combout\ & ((\regFile_1|mem~741_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~997_regout\,
	datac => \regFile_1|mem~1682_combout\,
	datad => \regFile_1|mem~741_regout\,
	combout => \regFile_1|mem~1683_combout\);

-- Location: LCFF_X29_Y17_N17
\regFile_1|mem~933\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~933_regout\);

-- Location: LCCOMB_X29_Y17_N16
\regFile_1|mem~1689\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1689_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~933_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~677_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~933_regout\,
	datad => \regFile_1|mem~677_regout\,
	combout => \regFile_1|mem~1689_combout\);

-- Location: LCCOMB_X27_Y19_N20
\regFile_1|mem~1690\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1690_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1689_combout\ & ((\regFile_1|mem~1061_regout\))) # (!\regFile_1|mem~1689_combout\ & (\regFile_1|mem~805_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~805_regout\,
	datac => \regFile_1|mem~1061_regout\,
	datad => \regFile_1|mem~1689_combout\,
	combout => \regFile_1|mem~1690_combout\);

-- Location: LCCOMB_X27_Y15_N20
\regFile_1|mem~1691\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1691_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1688_combout\ & ((\regFile_1|mem~1690_combout\))) # (!\regFile_1|mem~1688_combout\ & (\regFile_1|mem~1683_combout\)))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1688_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1688_combout\,
	datac => \regFile_1|mem~1683_combout\,
	datad => \regFile_1|mem~1690_combout\,
	combout => \regFile_1|mem~1691_combout\);

-- Location: LCFF_X28_Y17_N13
\regFile_1|mem~229\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~229_regout\);

-- Location: LCCOMB_X28_Y17_N12
\regFile_1|mem~1692\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1692_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~229_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~197_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~229_regout\,
	datad => \regFile_1|mem~197_regout\,
	combout => \regFile_1|mem~1692_combout\);

-- Location: LCCOMB_X28_Y14_N28
\regFile_1|mem~1693\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1693_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1692_combout\ & ((\regFile_1|mem~293_regout\))) # (!\regFile_1|mem~1692_combout\ & (\regFile_1|mem~261_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~261_regout\,
	datac => \regFile_1|mem~1692_combout\,
	datad => \regFile_1|mem~293_regout\,
	combout => \regFile_1|mem~1693_combout\);

-- Location: LCFF_X35_Y18_N17
\regFile_1|mem~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[31]~102_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~69_regout\);

-- Location: LCCOMB_X34_Y22_N0
\regFile_1|mem~133feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~133feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~133feeder_combout\);

-- Location: LCFF_X34_Y22_N1
\regFile_1|mem~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~133feeder_combout\,
	ena => \regFile_1|mem~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~133_regout\);

-- Location: LCCOMB_X34_Y22_N10
\regFile_1|mem~1696\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1696_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~133_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~69_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~69_regout\,
	datad => \regFile_1|mem~133_regout\,
	combout => \regFile_1|mem~1696_combout\);

-- Location: LCCOMB_X34_Y22_N14
\regFile_1|mem~1697\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1697_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1696_combout\ & (\regFile_1|mem~165_regout\)) # (!\regFile_1|mem~1696_combout\ & ((\regFile_1|mem~101_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~165_regout\,
	datab => \regFile_1|mem~101_regout\,
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~1696_combout\,
	combout => \regFile_1|mem~1697_combout\);

-- Location: LCCOMB_X35_Y22_N12
\regFile_1|mem~389feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~389feeder_combout\ = \i_wData3[31]~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[31]~102_combout\,
	combout => \regFile_1|mem~389feeder_combout\);

-- Location: LCFF_X35_Y22_N13
\regFile_1|mem~389\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~389feeder_combout\,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~389_regout\);

-- Location: LCCOMB_X35_Y22_N6
\regFile_1|mem~1694\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1694_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~389_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~325_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~325_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~389_regout\,
	combout => \regFile_1|mem~1694_combout\);

-- Location: LCCOMB_X35_Y22_N28
\regFile_1|mem~1695\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1695_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1694_combout\ & ((\regFile_1|mem~421_regout\))) # (!\regFile_1|mem~1694_combout\ & (\regFile_1|mem~357_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~357_regout\,
	datac => \regFile_1|mem~421_regout\,
	datad => \regFile_1|mem~1694_combout\,
	combout => \regFile_1|mem~1695_combout\);

-- Location: LCCOMB_X34_Y22_N12
\regFile_1|mem~1698\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1698_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~1695_combout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1697_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1697_combout\,
	datad => \regFile_1|mem~1695_combout\,
	combout => \regFile_1|mem~1698_combout\);

-- Location: LCCOMB_X29_Y15_N10
\regFile_1|mem~1701\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1701_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1698_combout\ & (\regFile_1|mem~1700_combout\)) # (!\regFile_1|mem~1698_combout\ & ((\regFile_1|mem~1693_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1700_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1693_combout\,
	datad => \regFile_1|mem~1698_combout\,
	combout => \regFile_1|mem~1701_combout\);

-- Location: LCCOMB_X30_Y15_N22
\regFile_1|o_rReg1[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[31]~31_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1691_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1691_combout\,
	datad => \regFile_1|mem~1701_combout\,
	combout => \regFile_1|o_rReg1[31]~31_combout\);

-- Location: LCCOMB_X29_Y19_N30
\ula_1|ula_1|SS0|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|SS0|Add1~62_combout\ = \regFile_1|o_rReg1[31]~31_combout\ $ (\ula_1|ula_1|SS0|Add1~61\ $ (\regFile_1|o_rReg2[31]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \regFile_1|o_rReg1[31]~31_combout\,
	datad => \regFile_1|o_rReg2[31]~31_combout\,
	cin => \ula_1|ula_1|SS0|Add1~61\,
	combout => \ula_1|ula_1|SS0|Add1~62_combout\);

-- Location: LCCOMB_X28_Y19_N12
\ula_1|ula_1|s[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula_1|ula_1|s[0]~0_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\ula_1|ula_ctrl_1|Mux3~1_combout\ & ((\ula_1|ula_1|SS0|Add0~62_combout\))) # (!\ula_1|ula_ctrl_1|Mux3~1_combout\ & (\ula_1|ula_1|SS0|Add1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \ula_1|ula_1|SS0|Add1~62_combout\,
	datac => \ula_1|ula_ctrl_1|Mux3~1_combout\,
	datad => \ula_1|ula_1|SS0|Add0~62_combout\,
	combout => \ula_1|ula_1|s[0]~0_combout\);

-- Location: LCCOMB_X28_Y19_N28
\i_wData3[0]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[0]~103_combout\ = (\ula_1|ula_ctrl_1|Mux4~0_combout\ & ((\i_wData3[0]~5_combout\) # ((\i_wData3[0]~4_combout\ & \ula_1|ula_1|s[0]~0_combout\)))) # (!\ula_1|ula_ctrl_1|Mux4~0_combout\ & (((\i_wData3[0]~4_combout\ & 
-- \ula_1|ula_1|s[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula_1|ula_ctrl_1|Mux4~0_combout\,
	datab => \i_wData3[0]~5_combout\,
	datac => \i_wData3[0]~4_combout\,
	datad => \ula_1|ula_1|s[0]~0_combout\,
	combout => \i_wData3[0]~103_combout\);

-- Location: LCCOMB_X28_Y19_N26
\i_wData3[0]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_wData3[0]~104_combout\ = (\i_wData3[0]~3_combout\) # ((\load_en~combout\ & (\loadValue~combout\(0))) # (!\load_en~combout\ & ((\i_wData3[0]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \load_en~combout\,
	datab => \i_wData3[0]~3_combout\,
	datac => \loadValue~combout\(0),
	datad => \i_wData3[0]~103_combout\,
	combout => \i_wData3[0]~104_combout\);

-- Location: LCCOMB_X24_Y19_N26
\regFile_1|mem~390feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~390feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~390feeder_combout\);

-- Location: LCFF_X24_Y19_N27
\regFile_1|mem~390\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~390feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~390_regout\);

-- Location: LCFF_X25_Y19_N21
\regFile_1|mem~358\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~358_regout\);

-- Location: LCFF_X25_Y19_N27
\regFile_1|mem~326\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~326_regout\);

-- Location: LCCOMB_X24_Y19_N12
\regFile_1|mem~294feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~294feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~294feeder_combout\);

-- Location: LCFF_X24_Y19_N13
\regFile_1|mem~294\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~294feeder_combout\,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~294_regout\);

-- Location: LCCOMB_X25_Y19_N26
\regFile_1|mem~1072\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1072_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~326_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~294_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~326_regout\,
	datad => \regFile_1|mem~294_regout\,
	combout => \regFile_1|mem~1072_combout\);

-- Location: LCCOMB_X25_Y19_N20
\regFile_1|mem~1073\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1073_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1072_combout\ & (\regFile_1|mem~390_regout\)) # (!\regFile_1|mem~1072_combout\ & ((\regFile_1|mem~358_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~390_regout\,
	datac => \regFile_1|mem~358_regout\,
	datad => \regFile_1|mem~1072_combout\,
	combout => \regFile_1|mem~1073_combout\);

-- Location: LCCOMB_X27_Y17_N26
\regFile_1|mem~1074\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1074_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~230_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~166_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~230_regout\,
	datad => \regFile_1|mem~166_regout\,
	combout => \regFile_1|mem~1074_combout\);

-- Location: LCCOMB_X27_Y17_N16
\regFile_1|mem~1075\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1075_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1074_combout\ & ((\regFile_1|mem~262_regout\))) # (!\regFile_1|mem~1074_combout\ & (\regFile_1|mem~198_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~198_regout\,
	datac => \regFile_1|mem~262_regout\,
	datad => \regFile_1|mem~1074_combout\,
	combout => \regFile_1|mem~1075_combout\);

-- Location: LCCOMB_X24_Y22_N26
\regFile_1|mem~1076\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1076_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~70_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~38_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~38_regout\,
	datad => \regFile_1|mem~70_regout\,
	combout => \regFile_1|mem~1076_combout\);

-- Location: LCCOMB_X23_Y19_N4
\regFile_1|mem~1077\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1077_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1076_combout\ & ((\regFile_1|mem~134_regout\))) # (!\regFile_1|mem~1076_combout\ & (\regFile_1|mem~102_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~102_regout\,
	datac => \regFile_1|mem~134_regout\,
	datad => \regFile_1|mem~1076_combout\,
	combout => \regFile_1|mem~1077_combout\);

-- Location: LCCOMB_X24_Y20_N20
\regFile_1|mem~1078\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1078_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~1075_combout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1075_combout\,
	datad => \regFile_1|mem~1077_combout\,
	combout => \regFile_1|mem~1078_combout\);

-- Location: LCCOMB_X25_Y22_N12
\regFile_1|mem~1079\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1079_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~486_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~422_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~422_regout\,
	datad => \regFile_1|mem~486_regout\,
	combout => \regFile_1|mem~1079_combout\);

-- Location: LCCOMB_X24_Y20_N30
\regFile_1|mem~1080\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1080_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1079_combout\ & ((\regFile_1|mem~518_regout\))) # (!\regFile_1|mem~1079_combout\ & (\regFile_1|mem~454_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~454_regout\,
	datac => \regFile_1|mem~1079_combout\,
	datad => \regFile_1|mem~518_regout\,
	combout => \regFile_1|mem~1080_combout\);

-- Location: LCCOMB_X24_Y20_N24
\regFile_1|mem~1081\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1081_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1078_combout\ & ((\regFile_1|mem~1080_combout\))) # (!\regFile_1|mem~1078_combout\ & (\regFile_1|mem~1073_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1073_combout\,
	datac => \regFile_1|mem~1078_combout\,
	datad => \regFile_1|mem~1080_combout\,
	combout => \regFile_1|mem~1081_combout\);

-- Location: LCCOMB_X24_Y20_N16
\regFile_1|mem~998feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~998feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~998feeder_combout\);

-- Location: LCFF_X24_Y20_N17
\regFile_1|mem~998\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~998feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~998_regout\);

-- Location: LCFF_X28_Y19_N25
\regFile_1|mem~742\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~742_regout\);

-- Location: LCCOMB_X24_Y20_N14
\regFile_1|mem~1063\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1063_combout\ = (\regFile_1|mem~1062_combout\ & (((\regFile_1|mem~998_regout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1062_combout\ & (\i_rAddr1~combout\(2) & ((\regFile_1|mem~742_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1062_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~998_regout\,
	datad => \regFile_1|mem~742_regout\,
	combout => \regFile_1|mem~1063_combout\);

-- Location: LCCOMB_X28_Y16_N14
\regFile_1|mem~1069\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1069_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~774_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & (\regFile_1|mem~646_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~646_regout\,
	datad => \regFile_1|mem~774_regout\,
	combout => \regFile_1|mem~1069_combout\);

-- Location: LCCOMB_X28_Y16_N2
\regFile_1|mem~1070\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1070_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1069_combout\ & (\regFile_1|mem~1030_regout\)) # (!\regFile_1|mem~1069_combout\ & ((\regFile_1|mem~902_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1030_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1069_combout\,
	datad => \regFile_1|mem~902_regout\,
	combout => \regFile_1|mem~1070_combout\);

-- Location: LCFF_X27_Y20_N17
\regFile_1|mem~966\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~966_regout\);

-- Location: LCCOMB_X27_Y23_N12
\regFile_1|mem~1064\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1064_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~710_regout\) # ((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & (((!\i_rAddr1~combout\(3) & \regFile_1|mem~582_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~710_regout\,
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~582_regout\,
	combout => \regFile_1|mem~1064_combout\);

-- Location: LCCOMB_X27_Y23_N10
\regFile_1|mem~1065\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1065_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1064_combout\ & ((\regFile_1|mem~966_regout\))) # (!\regFile_1|mem~1064_combout\ & (\regFile_1|mem~838_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~838_regout\,
	datac => \regFile_1|mem~966_regout\,
	datad => \regFile_1|mem~1064_combout\,
	combout => \regFile_1|mem~1065_combout\);

-- Location: LCFF_X25_Y21_N11
\regFile_1|mem~550\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[0]~104_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~550_regout\);

-- Location: LCCOMB_X25_Y20_N0
\regFile_1|mem~806feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~806feeder_combout\ = \i_wData3[0]~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[0]~104_combout\,
	combout => \regFile_1|mem~806feeder_combout\);

-- Location: LCFF_X25_Y20_N1
\regFile_1|mem~806\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~806feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~806_regout\);

-- Location: LCCOMB_X25_Y20_N22
\regFile_1|mem~1066\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1066_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~806_regout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~550_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~550_regout\,
	datad => \regFile_1|mem~806_regout\,
	combout => \regFile_1|mem~1066_combout\);

-- Location: LCCOMB_X25_Y20_N20
\regFile_1|mem~1067\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1067_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1066_combout\ & ((\regFile_1|mem~934_regout\))) # (!\regFile_1|mem~1066_combout\ & (\regFile_1|mem~678_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~678_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~934_regout\,
	datad => \regFile_1|mem~1066_combout\,
	combout => \regFile_1|mem~1067_combout\);

-- Location: LCCOMB_X24_Y20_N0
\regFile_1|mem~1068\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1068_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~1065_combout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1065_combout\,
	datad => \regFile_1|mem~1067_combout\,
	combout => \regFile_1|mem~1068_combout\);

-- Location: LCCOMB_X24_Y20_N10
\regFile_1|mem~1071\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1071_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1068_combout\ & ((\regFile_1|mem~1070_combout\))) # (!\regFile_1|mem~1068_combout\ & (\regFile_1|mem~1063_combout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1063_combout\,
	datac => \regFile_1|mem~1070_combout\,
	datad => \regFile_1|mem~1068_combout\,
	combout => \regFile_1|mem~1071_combout\);

-- Location: LCCOMB_X24_Y20_N22
\regFile_1|o_rReg1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[0]~0_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1071_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1081_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1081_combout\,
	datad => \regFile_1|mem~1071_combout\,
	combout => \regFile_1|o_rReg1[0]~0_combout\);

-- Location: LCFF_X32_Y20_N9
\regFile_1|mem~783\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~783_regout\);

-- Location: LCCOMB_X29_Y17_N0
\regFile_1|mem~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1249_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~911_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~655_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~911_regout\,
	datad => \regFile_1|mem~655_regout\,
	combout => \regFile_1|mem~1249_combout\);

-- Location: LCCOMB_X31_Y22_N8
\regFile_1|mem~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1250_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1249_combout\ & ((\regFile_1|mem~1039_regout\))) # (!\regFile_1|mem~1249_combout\ & (\regFile_1|mem~783_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~783_regout\,
	datac => \regFile_1|mem~1039_regout\,
	datad => \regFile_1|mem~1249_combout\,
	combout => \regFile_1|mem~1250_combout\);

-- Location: LCCOMB_X36_Y23_N2
\regFile_1|mem~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1246_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~687_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~559_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~687_regout\,
	datad => \regFile_1|mem~559_regout\,
	combout => \regFile_1|mem~1246_combout\);

-- Location: LCCOMB_X33_Y23_N16
\regFile_1|mem~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1247_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1246_combout\ & (\regFile_1|mem~943_regout\)) # (!\regFile_1|mem~1246_combout\ & ((\regFile_1|mem~815_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~943_regout\,
	datac => \regFile_1|mem~815_regout\,
	datad => \regFile_1|mem~1246_combout\,
	combout => \regFile_1|mem~1247_combout\);

-- Location: LCCOMB_X32_Y25_N12
\regFile_1|mem~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1244_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~751_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~623_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~623_regout\,
	datad => \regFile_1|mem~751_regout\,
	combout => \regFile_1|mem~1244_combout\);

-- Location: LCCOMB_X29_Y25_N2
\regFile_1|mem~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1245_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1244_combout\ & (\regFile_1|mem~1007_regout\)) # (!\regFile_1|mem~1244_combout\ & ((\regFile_1|mem~879_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1007_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~879_regout\,
	datad => \regFile_1|mem~1244_combout\,
	combout => \regFile_1|mem~1245_combout\);

-- Location: LCCOMB_X30_Y22_N30
\regFile_1|mem~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1248_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~1245_combout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1247_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1247_combout\,
	datad => \regFile_1|mem~1245_combout\,
	combout => \regFile_1|mem~1248_combout\);

-- Location: LCFF_X29_Y23_N31
\regFile_1|mem~719\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~719_regout\);

-- Location: LCFF_X28_Y23_N27
\regFile_1|mem~975\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~975_regout\);

-- Location: LCCOMB_X29_Y23_N30
\regFile_1|mem~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1243_combout\ = (\regFile_1|mem~1242_combout\ & (((\regFile_1|mem~975_regout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1242_combout\ & (\i_rAddr1~combout\(2) & (\regFile_1|mem~719_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1242_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~719_regout\,
	datad => \regFile_1|mem~975_regout\,
	combout => \regFile_1|mem~1243_combout\);

-- Location: LCCOMB_X31_Y22_N14
\regFile_1|mem~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1251_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1248_combout\ & (\regFile_1|mem~1250_combout\)) # (!\regFile_1|mem~1248_combout\ & ((\regFile_1|mem~1243_combout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1250_combout\,
	datac => \regFile_1|mem~1248_combout\,
	datad => \regFile_1|mem~1243_combout\,
	combout => \regFile_1|mem~1251_combout\);

-- Location: LCCOMB_X28_Y15_N0
\regFile_1|mem~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1259_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~463_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~431_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~463_regout\,
	datad => \regFile_1|mem~431_regout\,
	combout => \regFile_1|mem~1259_combout\);

-- Location: LCCOMB_X28_Y15_N8
\regFile_1|mem~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1260_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1259_combout\ & (\regFile_1|mem~527_regout\)) # (!\regFile_1|mem~1259_combout\ & ((\regFile_1|mem~495_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~527_regout\,
	datac => \regFile_1|mem~495_regout\,
	datad => \regFile_1|mem~1259_combout\,
	combout => \regFile_1|mem~1260_combout\);

-- Location: LCCOMB_X29_Y24_N22
\regFile_1|mem~271feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~271feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~271feeder_combout\);

-- Location: LCFF_X29_Y24_N23
\regFile_1|mem~271\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~271feeder_combout\,
	ena => \regFile_1|mem~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~271_regout\);

-- Location: LCFF_X29_Y22_N19
\regFile_1|mem~239\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[9]~35_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~239_regout\);

-- Location: LCCOMB_X29_Y24_N16
\regFile_1|mem~175feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~175feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~175feeder_combout\);

-- Location: LCFF_X29_Y24_N17
\regFile_1|mem~175\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~175feeder_combout\,
	ena => \regFile_1|mem~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~175_regout\);

-- Location: LCCOMB_X30_Y23_N6
\regFile_1|mem~207feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~207feeder_combout\ = \i_wData3[9]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[9]~35_combout\,
	combout => \regFile_1|mem~207feeder_combout\);

-- Location: LCFF_X30_Y23_N7
\regFile_1|mem~207\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~207feeder_combout\,
	ena => \regFile_1|mem~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~207_regout\);

-- Location: LCCOMB_X30_Y23_N16
\regFile_1|mem~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1252_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~207_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~175_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~175_regout\,
	datad => \regFile_1|mem~207_regout\,
	combout => \regFile_1|mem~1252_combout\);

-- Location: LCCOMB_X29_Y22_N18
\regFile_1|mem~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1253_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1252_combout\ & (\regFile_1|mem~271_regout\)) # (!\regFile_1|mem~1252_combout\ & ((\regFile_1|mem~239_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~271_regout\,
	datac => \regFile_1|mem~239_regout\,
	datad => \regFile_1|mem~1252_combout\,
	combout => \regFile_1|mem~1253_combout\);

-- Location: LCCOMB_X31_Y22_N26
\regFile_1|mem~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1254_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~367_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~303_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~367_regout\,
	datad => \regFile_1|mem~303_regout\,
	combout => \regFile_1|mem~1254_combout\);

-- Location: LCCOMB_X32_Y20_N24
\regFile_1|mem~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1255_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1254_combout\ & ((\regFile_1|mem~399_regout\))) # (!\regFile_1|mem~1254_combout\ & (\regFile_1|mem~335_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~335_regout\,
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~399_regout\,
	datad => \regFile_1|mem~1254_combout\,
	combout => \regFile_1|mem~1255_combout\);

-- Location: LCCOMB_X30_Y25_N16
\regFile_1|mem~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1256_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~111_regout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~47_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~47_regout\,
	datad => \regFile_1|mem~111_regout\,
	combout => \regFile_1|mem~1256_combout\);

-- Location: LCCOMB_X30_Y25_N8
\regFile_1|mem~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1257_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1256_combout\ & (\regFile_1|mem~143_regout\)) # (!\regFile_1|mem~1256_combout\ & ((\regFile_1|mem~79_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~143_regout\,
	datac => \regFile_1|mem~79_regout\,
	datad => \regFile_1|mem~1256_combout\,
	combout => \regFile_1|mem~1257_combout\);

-- Location: LCCOMB_X31_Y22_N12
\regFile_1|mem~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1258_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~1255_combout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~1257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1255_combout\,
	datad => \regFile_1|mem~1257_combout\,
	combout => \regFile_1|mem~1258_combout\);

-- Location: LCCOMB_X31_Y22_N2
\regFile_1|mem~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1261_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1258_combout\ & (\regFile_1|mem~1260_combout\)) # (!\regFile_1|mem~1258_combout\ & ((\regFile_1|mem~1253_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1260_combout\,
	datac => \regFile_1|mem~1253_combout\,
	datad => \regFile_1|mem~1258_combout\,
	combout => \regFile_1|mem~1261_combout\);

-- Location: LCCOMB_X31_Y22_N0
\regFile_1|o_rReg1[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[9]~9_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1251_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1251_combout\,
	datad => \regFile_1|mem~1261_combout\,
	combout => \regFile_1|o_rReg1[9]~9_combout\);

-- Location: LCFF_X25_Y24_N13
\regFile_1|mem~368\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~368_regout\);

-- Location: LCFF_X25_Y24_N31
\regFile_1|mem~336\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~336_regout\);

-- Location: LCFF_X30_Y24_N9
\regFile_1|mem~304\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[10]~38_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~304_regout\);

-- Location: LCCOMB_X25_Y24_N30
\regFile_1|mem~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1272_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~336_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~304_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~336_regout\,
	datad => \regFile_1|mem~304_regout\,
	combout => \regFile_1|mem~1272_combout\);

-- Location: LCCOMB_X25_Y24_N12
\regFile_1|mem~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1273_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1272_combout\ & (\regFile_1|mem~400_regout\)) # (!\regFile_1|mem~1272_combout\ & ((\regFile_1|mem~368_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~400_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~368_regout\,
	datad => \regFile_1|mem~1272_combout\,
	combout => \regFile_1|mem~1273_combout\);

-- Location: LCCOMB_X30_Y25_N18
\regFile_1|mem~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1276_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~80_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & (\regFile_1|mem~48_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~48_regout\,
	datad => \regFile_1|mem~80_regout\,
	combout => \regFile_1|mem~1276_combout\);

-- Location: LCCOMB_X31_Y25_N16
\regFile_1|mem~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1277_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1276_combout\ & (\regFile_1|mem~144_regout\)) # (!\regFile_1|mem~1276_combout\ & ((\regFile_1|mem~112_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~144_regout\,
	datac => \regFile_1|mem~112_regout\,
	datad => \regFile_1|mem~1276_combout\,
	combout => \regFile_1|mem~1277_combout\);

-- Location: LCCOMB_X29_Y22_N22
\regFile_1|mem~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1274_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~240_regout\) # ((\i_rAddr1~combout\(0))))) # (!\i_rAddr1~combout\(1) & (((!\i_rAddr1~combout\(0) & \regFile_1|mem~176_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~240_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \i_rAddr1~combout\(0),
	datad => \regFile_1|mem~176_regout\,
	combout => \regFile_1|mem~1274_combout\);

-- Location: LCCOMB_X29_Y24_N6
\regFile_1|mem~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1275_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1274_combout\ & (\regFile_1|mem~272_regout\)) # (!\regFile_1|mem~1274_combout\ & ((\regFile_1|mem~208_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~272_regout\,
	datac => \regFile_1|mem~208_regout\,
	datad => \regFile_1|mem~1274_combout\,
	combout => \regFile_1|mem~1275_combout\);

-- Location: LCCOMB_X29_Y24_N20
\regFile_1|mem~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1278_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~1275_combout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1277_combout\,
	datad => \regFile_1|mem~1275_combout\,
	combout => \regFile_1|mem~1278_combout\);

-- Location: LCCOMB_X29_Y22_N30
\regFile_1|mem~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1279_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~496_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~432_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~496_regout\,
	datad => \regFile_1|mem~432_regout\,
	combout => \regFile_1|mem~1279_combout\);

-- Location: LCCOMB_X27_Y22_N28
\regFile_1|mem~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1280_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1279_combout\ & ((\regFile_1|mem~528_regout\))) # (!\regFile_1|mem~1279_combout\ & (\regFile_1|mem~464_regout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~464_regout\,
	datac => \regFile_1|mem~528_regout\,
	datad => \regFile_1|mem~1279_combout\,
	combout => \regFile_1|mem~1280_combout\);

-- Location: LCCOMB_X29_Y24_N14
\regFile_1|mem~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1281_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1278_combout\ & ((\regFile_1|mem~1280_combout\))) # (!\regFile_1|mem~1278_combout\ & (\regFile_1|mem~1273_combout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1273_combout\,
	datac => \regFile_1|mem~1278_combout\,
	datad => \regFile_1|mem~1280_combout\,
	combout => \regFile_1|mem~1281_combout\);

-- Location: LCCOMB_X33_Y25_N0
\regFile_1|mem~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1262_combout\ = (\i_rAddr1~combout\(2) & (((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~880_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~624_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~880_regout\,
	datac => \i_rAddr1~combout\(3),
	datad => \regFile_1|mem~624_regout\,
	combout => \regFile_1|mem~1262_combout\);

-- Location: LCCOMB_X33_Y25_N4
\regFile_1|mem~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1263_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1262_combout\ & (\regFile_1|mem~1008_regout\)) # (!\regFile_1|mem~1262_combout\ & ((\regFile_1|mem~752_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~1008_regout\,
	datac => \regFile_1|mem~752_regout\,
	datad => \regFile_1|mem~1262_combout\,
	combout => \regFile_1|mem~1263_combout\);

-- Location: LCCOMB_X29_Y23_N10
\regFile_1|mem~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1264_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~720_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~592_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~592_regout\,
	datad => \regFile_1|mem~720_regout\,
	combout => \regFile_1|mem~1264_combout\);

-- Location: LCCOMB_X29_Y26_N6
\regFile_1|mem~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1265_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1264_combout\ & (\regFile_1|mem~976_regout\)) # (!\regFile_1|mem~1264_combout\ & ((\regFile_1|mem~848_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~976_regout\,
	datac => \regFile_1|mem~1264_combout\,
	datad => \regFile_1|mem~848_regout\,
	combout => \regFile_1|mem~1265_combout\);

-- Location: LCCOMB_X33_Y23_N28
\regFile_1|mem~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1266_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~816_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & (\regFile_1|mem~560_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~560_regout\,
	datad => \regFile_1|mem~816_regout\,
	combout => \regFile_1|mem~1266_combout\);

-- Location: LCCOMB_X32_Y23_N6
\regFile_1|mem~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1267_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1266_combout\ & ((\regFile_1|mem~944_regout\))) # (!\regFile_1|mem~1266_combout\ & (\regFile_1|mem~688_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~688_regout\,
	datac => \regFile_1|mem~944_regout\,
	datad => \regFile_1|mem~1266_combout\,
	combout => \regFile_1|mem~1267_combout\);

-- Location: LCCOMB_X29_Y24_N12
\regFile_1|mem~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1268_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~1265_combout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1265_combout\,
	datad => \regFile_1|mem~1267_combout\,
	combout => \regFile_1|mem~1268_combout\);

-- Location: LCCOMB_X29_Y24_N10
\regFile_1|mem~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1271_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1268_combout\ & (\regFile_1|mem~1270_combout\)) # (!\regFile_1|mem~1268_combout\ & ((\regFile_1|mem~1263_combout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1270_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1263_combout\,
	datad => \regFile_1|mem~1268_combout\,
	combout => \regFile_1|mem~1271_combout\);

-- Location: LCCOMB_X29_Y24_N28
\regFile_1|o_rReg1[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[10]~10_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1271_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1281_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1281_combout\,
	datad => \regFile_1|mem~1271_combout\,
	combout => \regFile_1|o_rReg1[10]~10_combout\);

-- Location: LCCOMB_X30_Y22_N8
\regFile_1|mem~1332\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1332_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~211_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~179_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~211_regout\,
	datad => \regFile_1|mem~179_regout\,
	combout => \regFile_1|mem~1332_combout\);

-- Location: LCCOMB_X34_Y23_N0
\regFile_1|mem~1333\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1333_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1332_combout\ & ((\regFile_1|mem~275_regout\))) # (!\regFile_1|mem~1332_combout\ & (\regFile_1|mem~243_regout\)))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~243_regout\,
	datac => \regFile_1|mem~275_regout\,
	datad => \regFile_1|mem~1332_combout\,
	combout => \regFile_1|mem~1333_combout\);

-- Location: LCCOMB_X30_Y25_N30
\regFile_1|mem~1336\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1336_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~115_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~51_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~115_regout\,
	datad => \regFile_1|mem~51_regout\,
	combout => \regFile_1|mem~1336_combout\);

-- Location: LCCOMB_X30_Y25_N24
\regFile_1|mem~1337\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1337_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1336_combout\ & ((\regFile_1|mem~147_regout\))) # (!\regFile_1|mem~1336_combout\ & (\regFile_1|mem~83_regout\)))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1336_combout\,
	datac => \regFile_1|mem~83_regout\,
	datad => \regFile_1|mem~147_regout\,
	combout => \regFile_1|mem~1337_combout\);

-- Location: LCCOMB_X25_Y24_N26
\regFile_1|mem~1334\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1334_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~371_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~307_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~371_regout\,
	datad => \regFile_1|mem~307_regout\,
	combout => \regFile_1|mem~1334_combout\);

-- Location: LCCOMB_X25_Y24_N6
\regFile_1|mem~1335\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1335_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1334_combout\ & (\regFile_1|mem~403_regout\)) # (!\regFile_1|mem~1334_combout\ & ((\regFile_1|mem~339_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~403_regout\,
	datac => \regFile_1|mem~339_regout\,
	datad => \regFile_1|mem~1334_combout\,
	combout => \regFile_1|mem~1335_combout\);

-- Location: LCCOMB_X31_Y23_N18
\regFile_1|mem~1338\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1338_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & ((\regFile_1|mem~1335_combout\))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~1337_combout\,
	datad => \regFile_1|mem~1335_combout\,
	combout => \regFile_1|mem~1338_combout\);

-- Location: LCCOMB_X30_Y23_N4
\regFile_1|mem~1341\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1341_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1338_combout\ & (\regFile_1|mem~1340_combout\)) # (!\regFile_1|mem~1338_combout\ & ((\regFile_1|mem~1333_combout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1340_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1333_combout\,
	datad => \regFile_1|mem~1338_combout\,
	combout => \regFile_1|mem~1341_combout\);

-- Location: LCFF_X33_Y22_N25
\regFile_1|mem~883\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[13]~47_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~883_regout\);

-- Location: LCCOMB_X32_Y25_N16
\regFile_1|mem~1324\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1324_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~755_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~627_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~755_regout\,
	datad => \regFile_1|mem~627_regout\,
	combout => \regFile_1|mem~1324_combout\);

-- Location: LCCOMB_X33_Y22_N24
\regFile_1|mem~1325\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1325_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1324_combout\ & (\regFile_1|mem~1011_regout\)) # (!\regFile_1|mem~1324_combout\ & ((\regFile_1|mem~883_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1011_regout\,
	datac => \regFile_1|mem~883_regout\,
	datad => \regFile_1|mem~1324_combout\,
	combout => \regFile_1|mem~1325_combout\);

-- Location: LCCOMB_X33_Y24_N10
\regFile_1|mem~1326\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1326_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~691_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~563_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~563_regout\,
	datad => \regFile_1|mem~691_regout\,
	combout => \regFile_1|mem~1326_combout\);

-- Location: LCCOMB_X33_Y23_N26
\regFile_1|mem~1327\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1327_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1326_combout\ & (\regFile_1|mem~947_regout\)) # (!\regFile_1|mem~1326_combout\ & ((\regFile_1|mem~819_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~947_regout\,
	datac => \regFile_1|mem~819_regout\,
	datad => \regFile_1|mem~1326_combout\,
	combout => \regFile_1|mem~1327_combout\);

-- Location: LCCOMB_X29_Y22_N14
\regFile_1|mem~1328\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1328_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~1325_combout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~1327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1325_combout\,
	datad => \regFile_1|mem~1327_combout\,
	combout => \regFile_1|mem~1328_combout\);

-- Location: LCCOMB_X29_Y17_N24
\regFile_1|mem~1329\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1329_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~915_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~659_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~915_regout\,
	datad => \regFile_1|mem~659_regout\,
	combout => \regFile_1|mem~1329_combout\);

-- Location: LCCOMB_X33_Y24_N20
\regFile_1|mem~1330\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1330_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1329_combout\ & ((\regFile_1|mem~1043_regout\))) # (!\regFile_1|mem~1329_combout\ & (\regFile_1|mem~787_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~787_regout\,
	datac => \regFile_1|mem~1043_regout\,
	datad => \regFile_1|mem~1329_combout\,
	combout => \regFile_1|mem~1330_combout\);

-- Location: LCCOMB_X31_Y16_N20
\regFile_1|mem~1322\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1322_combout\ = (\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2)) # ((\regFile_1|mem~851_regout\)))) # (!\i_rAddr1~combout\(3) & (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~595_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~851_regout\,
	datad => \regFile_1|mem~595_regout\,
	combout => \regFile_1|mem~1322_combout\);

-- Location: LCCOMB_X34_Y16_N4
\regFile_1|mem~1323\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1323_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1322_combout\ & (\regFile_1|mem~979_regout\)) # (!\regFile_1|mem~1322_combout\ & ((\regFile_1|mem~723_regout\))))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~979_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~723_regout\,
	datad => \regFile_1|mem~1322_combout\,
	combout => \regFile_1|mem~1323_combout\);

-- Location: LCCOMB_X29_Y22_N20
\regFile_1|mem~1331\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1331_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1328_combout\ & (\regFile_1|mem~1330_combout\)) # (!\regFile_1|mem~1328_combout\ & ((\regFile_1|mem~1323_combout\))))) # (!\i_rAddr1~combout\(0) & (\regFile_1|mem~1328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1328_combout\,
	datac => \regFile_1|mem~1330_combout\,
	datad => \regFile_1|mem~1323_combout\,
	combout => \regFile_1|mem~1331_combout\);

-- Location: LCCOMB_X30_Y23_N2
\regFile_1|o_rReg1[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[13]~13_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1331_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & (\regFile_1|mem~1341_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1341_combout\,
	datad => \regFile_1|mem~1331_combout\,
	combout => \regFile_1|o_rReg1[13]~13_combout\);

-- Location: LCCOMB_X32_Y17_N4
\regFile_1|mem~1464\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1464_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & ((\regFile_1|mem~730_regout\))) # (!\i_rAddr1~combout\(2) & (\regFile_1|mem~602_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~602_regout\,
	datad => \regFile_1|mem~730_regout\,
	combout => \regFile_1|mem~1464_combout\);

-- Location: LCCOMB_X32_Y17_N30
\regFile_1|mem~1465\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1465_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1464_combout\ & ((\regFile_1|mem~986_regout\))) # (!\regFile_1|mem~1464_combout\ & (\regFile_1|mem~858_regout\)))) # (!\i_rAddr1~combout\(3) & (\regFile_1|mem~1464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1464_combout\,
	datac => \regFile_1|mem~858_regout\,
	datad => \regFile_1|mem~986_regout\,
	combout => \regFile_1|mem~1465_combout\);

-- Location: LCCOMB_X35_Y19_N28
\regFile_1|mem~1466\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1466_combout\ = (\i_rAddr1~combout\(2) & (\i_rAddr1~combout\(3))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~826_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~570_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~826_regout\,
	datad => \regFile_1|mem~570_regout\,
	combout => \regFile_1|mem~1466_combout\);

-- Location: LCCOMB_X35_Y17_N0
\regFile_1|mem~1467\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1467_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1466_combout\ & ((\regFile_1|mem~954_regout\))) # (!\regFile_1|mem~1466_combout\ & (\regFile_1|mem~698_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~698_regout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~954_regout\,
	datad => \regFile_1|mem~1466_combout\,
	combout => \regFile_1|mem~1467_combout\);

-- Location: LCCOMB_X35_Y17_N30
\regFile_1|mem~1468\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1468_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~1465_combout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~1467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~1465_combout\,
	datad => \regFile_1|mem~1467_combout\,
	combout => \regFile_1|mem~1468_combout\);

-- Location: LCCOMB_X33_Y22_N16
\regFile_1|mem~1018feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1018feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~1018feeder_combout\);

-- Location: LCFF_X33_Y22_N17
\regFile_1|mem~1018\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~1018feeder_combout\,
	ena => \regFile_1|mem~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~1018_regout\);

-- Location: LCCOMB_X33_Y21_N6
\regFile_1|mem~1462\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1462_combout\ = (\i_rAddr1~combout\(2) & (((\i_rAddr1~combout\(3))))) # (!\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3) & (\regFile_1|mem~890_regout\)) # (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~634_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~890_regout\,
	datac => \regFile_1|mem~634_regout\,
	datad => \i_rAddr1~combout\(3),
	combout => \regFile_1|mem~1462_combout\);

-- Location: LCCOMB_X33_Y21_N8
\regFile_1|mem~1463\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1463_combout\ = (\i_rAddr1~combout\(2) & ((\regFile_1|mem~1462_combout\ & ((\regFile_1|mem~1018_regout\))) # (!\regFile_1|mem~1462_combout\ & (\regFile_1|mem~762_regout\)))) # (!\i_rAddr1~combout\(2) & (((\regFile_1|mem~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \regFile_1|mem~762_regout\,
	datac => \regFile_1|mem~1018_regout\,
	datad => \regFile_1|mem~1462_combout\,
	combout => \regFile_1|mem~1463_combout\);

-- Location: LCCOMB_X36_Y19_N22
\regFile_1|mem~1469\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1469_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~794_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~666_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~794_regout\,
	datad => \regFile_1|mem~666_regout\,
	combout => \regFile_1|mem~1469_combout\);

-- Location: LCCOMB_X36_Y19_N14
\regFile_1|mem~1470\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1470_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1469_combout\ & (\regFile_1|mem~1050_regout\)) # (!\regFile_1|mem~1469_combout\ & ((\regFile_1|mem~922_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1050_regout\,
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~922_regout\,
	datad => \regFile_1|mem~1469_combout\,
	combout => \regFile_1|mem~1470_combout\);

-- Location: LCCOMB_X35_Y17_N24
\regFile_1|mem~1471\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1471_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1468_combout\ & ((\regFile_1|mem~1470_combout\))) # (!\regFile_1|mem~1468_combout\ & (\regFile_1|mem~1463_combout\)))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1468_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~1468_combout\,
	datac => \regFile_1|mem~1463_combout\,
	datad => \regFile_1|mem~1470_combout\,
	combout => \regFile_1|mem~1471_combout\);

-- Location: LCCOMB_X37_Y19_N8
\regFile_1|mem~538feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~538feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~538feeder_combout\);

-- Location: LCFF_X37_Y19_N9
\regFile_1|mem~538\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~538feeder_combout\,
	ena => \regFile_1|mem~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~538_regout\);

-- Location: LCCOMB_X37_Y19_N30
\regFile_1|mem~1479\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1479_combout\ = (\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0)) # ((\regFile_1|mem~506_regout\)))) # (!\i_rAddr1~combout\(1) & (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~442_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~506_regout\,
	datad => \regFile_1|mem~442_regout\,
	combout => \regFile_1|mem~1479_combout\);

-- Location: LCCOMB_X37_Y19_N2
\regFile_1|mem~1480\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1480_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1479_combout\ & (\regFile_1|mem~538_regout\)) # (!\regFile_1|mem~1479_combout\ & ((\regFile_1|mem~474_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~538_regout\,
	datac => \regFile_1|mem~474_regout\,
	datad => \regFile_1|mem~1479_combout\,
	combout => \regFile_1|mem~1480_combout\);

-- Location: LCCOMB_X30_Y21_N20
\regFile_1|mem~1474\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1474_combout\ = (\i_rAddr1~combout\(0) & (((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & (\regFile_1|mem~250_regout\)) # (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~186_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~250_regout\,
	datac => \i_rAddr1~combout\(1),
	datad => \regFile_1|mem~186_regout\,
	combout => \regFile_1|mem~1474_combout\);

-- Location: LCCOMB_X30_Y21_N8
\regFile_1|mem~1475\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1475_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1474_combout\ & (\regFile_1|mem~282_regout\)) # (!\regFile_1|mem~1474_combout\ & ((\regFile_1|mem~218_regout\))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~282_regout\,
	datac => \regFile_1|mem~1474_combout\,
	datad => \regFile_1|mem~218_regout\,
	combout => \regFile_1|mem~1475_combout\);

-- Location: LCCOMB_X33_Y16_N0
\regFile_1|mem~1477\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1477_combout\ = (\regFile_1|mem~1476_combout\ & (((\regFile_1|mem~154_regout\)) # (!\i_rAddr1~combout\(1)))) # (!\regFile_1|mem~1476_combout\ & (\i_rAddr1~combout\(1) & (\regFile_1|mem~122_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1476_combout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~122_regout\,
	datad => \regFile_1|mem~154_regout\,
	combout => \regFile_1|mem~1477_combout\);

-- Location: LCCOMB_X35_Y17_N14
\regFile_1|mem~1478\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1478_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~1475_combout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~1477_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1475_combout\,
	datad => \regFile_1|mem~1477_combout\,
	combout => \regFile_1|mem~1478_combout\);

-- Location: LCCOMB_X34_Y19_N0
\regFile_1|mem~410feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~410feeder_combout\ = \i_wData3[20]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[20]~68_combout\,
	combout => \regFile_1|mem~410feeder_combout\);

-- Location: LCFF_X34_Y19_N1
\regFile_1|mem~410\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~410feeder_combout\,
	ena => \regFile_1|mem~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~410_regout\);

-- Location: LCCOMB_X34_Y19_N18
\regFile_1|mem~1472\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1472_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~346_regout\) # ((\i_rAddr1~combout\(1))))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~314_regout\ & !\i_rAddr1~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~346_regout\,
	datac => \regFile_1|mem~314_regout\,
	datad => \i_rAddr1~combout\(1),
	combout => \regFile_1|mem~1472_combout\);

-- Location: LCCOMB_X34_Y19_N14
\regFile_1|mem~1473\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1473_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1472_combout\ & (\regFile_1|mem~410_regout\)) # (!\regFile_1|mem~1472_combout\ & ((\regFile_1|mem~378_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \regFile_1|mem~410_regout\,
	datac => \regFile_1|mem~378_regout\,
	datad => \regFile_1|mem~1472_combout\,
	combout => \regFile_1|mem~1473_combout\);

-- Location: LCCOMB_X35_Y17_N12
\regFile_1|mem~1481\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1481_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1478_combout\ & (\regFile_1|mem~1480_combout\)) # (!\regFile_1|mem~1478_combout\ & ((\regFile_1|mem~1473_combout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1480_combout\,
	datac => \regFile_1|mem~1478_combout\,
	datad => \regFile_1|mem~1473_combout\,
	combout => \regFile_1|mem~1481_combout\);

-- Location: LCCOMB_X35_Y17_N22
\regFile_1|o_rReg1[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[20]~20_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1471_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal0~0_combout\,
	datab => \i_rAddr1~combout\(4),
	datac => \regFile_1|mem~1471_combout\,
	datad => \regFile_1|mem~1481_combout\,
	combout => \regFile_1|o_rReg1[20]~20_combout\);

-- Location: LCCOMB_X34_Y16_N30
\regFile_1|mem~993feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~993feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~993feeder_combout\);

-- Location: LCFF_X34_Y16_N31
\regFile_1|mem~993\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~993feeder_combout\,
	ena => \regFile_1|mem~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~993_regout\);

-- Location: LCCOMB_X31_Y16_N26
\regFile_1|mem~1603\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1603_combout\ = (\regFile_1|mem~1602_combout\ & (((\regFile_1|mem~993_regout\) # (!\i_rAddr1~combout\(2))))) # (!\regFile_1|mem~1602_combout\ & (\regFile_1|mem~737_regout\ & ((\i_rAddr1~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1602_combout\,
	datab => \regFile_1|mem~737_regout\,
	datac => \regFile_1|mem~993_regout\,
	datad => \i_rAddr1~combout\(2),
	combout => \regFile_1|mem~1603_combout\);

-- Location: LCCOMB_X36_Y16_N30
\regFile_1|mem~833feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~833feeder_combout\ = \i_wData3[27]~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_wData3[27]~89_combout\,
	combout => \regFile_1|mem~833feeder_combout\);

-- Location: LCFF_X36_Y16_N31
\regFile_1|mem~833\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \regFile_1|mem~833feeder_combout\,
	ena => \regFile_1|mem~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~833_regout\);

-- Location: LCCOMB_X36_Y17_N26
\regFile_1|mem~1606\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1606_combout\ = (\i_rAddr1~combout\(3) & (\i_rAddr1~combout\(2))) # (!\i_rAddr1~combout\(3) & ((\i_rAddr1~combout\(2) & (\regFile_1|mem~705_regout\)) # (!\i_rAddr1~combout\(2) & ((\regFile_1|mem~577_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~705_regout\,
	datad => \regFile_1|mem~577_regout\,
	combout => \regFile_1|mem~1606_combout\);

-- Location: LCCOMB_X35_Y16_N22
\regFile_1|mem~1607\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1607_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1606_combout\ & ((\regFile_1|mem~961_regout\))) # (!\regFile_1|mem~1606_combout\ & (\regFile_1|mem~833_regout\)))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~833_regout\,
	datac => \regFile_1|mem~961_regout\,
	datad => \regFile_1|mem~1606_combout\,
	combout => \regFile_1|mem~1607_combout\);

-- Location: LCCOMB_X32_Y14_N18
\regFile_1|mem~1604\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1604_combout\ = (\i_rAddr1~combout\(2) & ((\i_rAddr1~combout\(3)) # ((\regFile_1|mem~769_regout\)))) # (!\i_rAddr1~combout\(2) & (!\i_rAddr1~combout\(3) & ((\regFile_1|mem~641_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(2),
	datab => \i_rAddr1~combout\(3),
	datac => \regFile_1|mem~769_regout\,
	datad => \regFile_1|mem~641_regout\,
	combout => \regFile_1|mem~1604_combout\);

-- Location: LCCOMB_X32_Y14_N12
\regFile_1|mem~1605\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1605_combout\ = (\i_rAddr1~combout\(3) & ((\regFile_1|mem~1604_combout\ & (\regFile_1|mem~1025_regout\)) # (!\regFile_1|mem~1604_combout\ & ((\regFile_1|mem~897_regout\))))) # (!\i_rAddr1~combout\(3) & (((\regFile_1|mem~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(3),
	datab => \regFile_1|mem~1025_regout\,
	datac => \regFile_1|mem~897_regout\,
	datad => \regFile_1|mem~1604_combout\,
	combout => \regFile_1|mem~1605_combout\);

-- Location: LCCOMB_X31_Y16_N24
\regFile_1|mem~1608\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1608_combout\ = (\i_rAddr1~combout\(0) & (\i_rAddr1~combout\(1))) # (!\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1) & ((\regFile_1|mem~1605_combout\))) # (!\i_rAddr1~combout\(1) & (\regFile_1|mem~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~1607_combout\,
	datad => \regFile_1|mem~1605_combout\,
	combout => \regFile_1|mem~1608_combout\);

-- Location: LCCOMB_X35_Y15_N22
\regFile_1|mem~1610\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1610_combout\ = (\regFile_1|mem~1609_combout\ & (((\regFile_1|mem~1057_regout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1609_combout\ & (\i_rAddr1~combout\(2) & ((\regFile_1|mem~801_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1609_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1057_regout\,
	datad => \regFile_1|mem~801_regout\,
	combout => \regFile_1|mem~1610_combout\);

-- Location: LCCOMB_X31_Y16_N14
\regFile_1|mem~1611\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1611_combout\ = (\i_rAddr1~combout\(0) & ((\regFile_1|mem~1608_combout\ & ((\regFile_1|mem~1610_combout\))) # (!\regFile_1|mem~1608_combout\ & (\regFile_1|mem~1603_combout\)))) # (!\i_rAddr1~combout\(0) & (((\regFile_1|mem~1608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \regFile_1|mem~1603_combout\,
	datac => \regFile_1|mem~1608_combout\,
	datad => \regFile_1|mem~1610_combout\,
	combout => \regFile_1|mem~1611_combout\);

-- Location: LCCOMB_X34_Y21_N18
\regFile_1|mem~1612\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1612_combout\ = (\i_rAddr1~combout\(0) & ((\i_rAddr1~combout\(1)) # ((\regFile_1|mem~225_regout\)))) # (!\i_rAddr1~combout\(0) & (!\i_rAddr1~combout\(1) & ((\regFile_1|mem~193_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(0),
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~225_regout\,
	datad => \regFile_1|mem~193_regout\,
	combout => \regFile_1|mem~1612_combout\);

-- Location: LCCOMB_X34_Y21_N24
\regFile_1|mem~1613\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1613_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1612_combout\ & (\regFile_1|mem~289_regout\)) # (!\regFile_1|mem~1612_combout\ & ((\regFile_1|mem~257_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~289_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~257_regout\,
	datad => \regFile_1|mem~1612_combout\,
	combout => \regFile_1|mem~1613_combout\);

-- Location: LCCOMB_X34_Y15_N2
\regFile_1|mem~1619\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1619_combout\ = (\i_rAddr1~combout\(1) & (\i_rAddr1~combout\(0))) # (!\i_rAddr1~combout\(1) & ((\i_rAddr1~combout\(0) & (\regFile_1|mem~481_regout\)) # (!\i_rAddr1~combout\(0) & ((\regFile_1|mem~449_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(1),
	datab => \i_rAddr1~combout\(0),
	datac => \regFile_1|mem~481_regout\,
	datad => \regFile_1|mem~449_regout\,
	combout => \regFile_1|mem~1619_combout\);

-- Location: LCCOMB_X34_Y15_N0
\regFile_1|mem~1620\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1620_combout\ = (\i_rAddr1~combout\(1) & ((\regFile_1|mem~1619_combout\ & (\regFile_1|mem~545_regout\)) # (!\regFile_1|mem~1619_combout\ & ((\regFile_1|mem~513_regout\))))) # (!\i_rAddr1~combout\(1) & (((\regFile_1|mem~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~545_regout\,
	datab => \i_rAddr1~combout\(1),
	datac => \regFile_1|mem~513_regout\,
	datad => \regFile_1|mem~1619_combout\,
	combout => \regFile_1|mem~1620_combout\);

-- Location: LCCOMB_X30_Y16_N22
\regFile_1|mem~1621\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1621_combout\ = (\regFile_1|mem~1618_combout\ & (((\regFile_1|mem~1620_combout\)) # (!\i_rAddr1~combout\(2)))) # (!\regFile_1|mem~1618_combout\ & (\i_rAddr1~combout\(2) & (\regFile_1|mem~1613_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1618_combout\,
	datab => \i_rAddr1~combout\(2),
	datac => \regFile_1|mem~1613_combout\,
	datad => \regFile_1|mem~1620_combout\,
	combout => \regFile_1|mem~1621_combout\);

-- Location: LCCOMB_X30_Y16_N8
\regFile_1|o_rReg1[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg1[27]~27_combout\ = (\i_rAddr1~combout\(4) & (((\regFile_1|mem~1611_combout\)))) # (!\i_rAddr1~combout\(4) & (!\regFile_1|Equal0~0_combout\ & ((\regFile_1|mem~1621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr1~combout\(4),
	datab => \regFile_1|Equal0~0_combout\,
	datac => \regFile_1|mem~1611_combout\,
	datad => \regFile_1|mem~1621_combout\,
	combout => \regFile_1|o_rReg1[27]~27_combout\);

-- Location: LCCOMB_X29_Y23_N4
\regFile_1|mem~1944\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1944_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~722_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~594_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~594_regout\,
	datab => \i_rAddr2~combout\(3),
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~722_regout\,
	combout => \regFile_1|mem~1944_combout\);

-- Location: LCCOMB_X29_Y23_N16
\regFile_1|mem~1945\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1945_combout\ = (\regFile_1|mem~1944_combout\ & ((\regFile_1|mem~978_regout\) # ((!\i_rAddr2~combout\(3))))) # (!\regFile_1|mem~1944_combout\ & (((\regFile_1|mem~850_regout\ & \i_rAddr2~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~978_regout\,
	datab => \regFile_1|mem~1944_combout\,
	datac => \regFile_1|mem~850_regout\,
	datad => \i_rAddr2~combout\(3),
	combout => \regFile_1|mem~1945_combout\);

-- Location: LCCOMB_X33_Y24_N22
\regFile_1|mem~1946\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1946_combout\ = (\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2)) # ((\regFile_1|mem~818_regout\)))) # (!\i_rAddr2~combout\(3) & (!\i_rAddr2~combout\(2) & (\regFile_1|mem~562_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~562_regout\,
	datad => \regFile_1|mem~818_regout\,
	combout => \regFile_1|mem~1946_combout\);

-- Location: LCCOMB_X33_Y23_N8
\regFile_1|mem~1947\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1947_combout\ = (\i_rAddr2~combout\(2) & ((\regFile_1|mem~1946_combout\ & ((\regFile_1|mem~946_regout\))) # (!\regFile_1|mem~1946_combout\ & (\regFile_1|mem~690_regout\)))) # (!\i_rAddr2~combout\(2) & (((\regFile_1|mem~1946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(2),
	datab => \regFile_1|mem~690_regout\,
	datac => \regFile_1|mem~946_regout\,
	datad => \regFile_1|mem~1946_combout\,
	combout => \regFile_1|mem~1947_combout\);

-- Location: LCCOMB_X29_Y23_N14
\regFile_1|mem~1948\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1948_combout\ = (\i_rAddr2~combout\(0) & ((\i_rAddr2~combout\(1)) # ((\regFile_1|mem~1945_combout\)))) # (!\i_rAddr2~combout\(0) & (!\i_rAddr2~combout\(1) & ((\regFile_1|mem~1947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1945_combout\,
	datad => \regFile_1|mem~1947_combout\,
	combout => \regFile_1|mem~1948_combout\);

-- Location: LCCOMB_X35_Y24_N18
\regFile_1|mem~1949\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1949_combout\ = (\i_rAddr2~combout\(3) & (\i_rAddr2~combout\(2))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & ((\regFile_1|mem~786_regout\))) # (!\i_rAddr2~combout\(2) & (\regFile_1|mem~658_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \i_rAddr2~combout\(2),
	datac => \regFile_1|mem~658_regout\,
	datad => \regFile_1|mem~786_regout\,
	combout => \regFile_1|mem~1949_combout\);

-- Location: LCCOMB_X33_Y24_N12
\regFile_1|mem~1950\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1950_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1949_combout\ & (\regFile_1|mem~1042_regout\)) # (!\regFile_1|mem~1949_combout\ & ((\regFile_1|mem~914_regout\))))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1042_regout\,
	datac => \regFile_1|mem~914_regout\,
	datad => \regFile_1|mem~1949_combout\,
	combout => \regFile_1|mem~1950_combout\);

-- Location: LCCOMB_X29_Y23_N8
\regFile_1|mem~1951\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1951_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1948_combout\ & ((\regFile_1|mem~1950_combout\))) # (!\regFile_1|mem~1948_combout\ & (\regFile_1|mem~1943_combout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~1943_combout\,
	datab => \i_rAddr2~combout\(1),
	datac => \regFile_1|mem~1948_combout\,
	datad => \regFile_1|mem~1950_combout\,
	combout => \regFile_1|mem~1951_combout\);

-- Location: LCFF_X25_Y24_N29
\regFile_1|mem~370\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_wData3[12]~44_combout\,
	sload => VCC,
	ena => \regFile_1|mem~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regFile_1|mem~370_regout\);

-- Location: LCCOMB_X30_Y24_N12
\regFile_1|mem~1952\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1952_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & ((\regFile_1|mem~338_regout\))) # (!\i_rAddr2~combout\(0) & (\regFile_1|mem~306_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~306_regout\,
	datad => \regFile_1|mem~338_regout\,
	combout => \regFile_1|mem~1952_combout\);

-- Location: LCCOMB_X30_Y24_N10
\regFile_1|mem~1953\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1953_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1952_combout\ & ((\regFile_1|mem~402_regout\))) # (!\regFile_1|mem~1952_combout\ & (\regFile_1|mem~370_regout\)))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~370_regout\,
	datac => \regFile_1|mem~402_regout\,
	datad => \regFile_1|mem~1952_combout\,
	combout => \regFile_1|mem~1953_combout\);

-- Location: LCCOMB_X30_Y22_N18
\regFile_1|mem~1954\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1954_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~242_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~178_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~178_regout\,
	datad => \regFile_1|mem~242_regout\,
	combout => \regFile_1|mem~1954_combout\);

-- Location: LCCOMB_X29_Y16_N2
\regFile_1|mem~1955\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1955_combout\ = (\i_rAddr2~combout\(0) & ((\regFile_1|mem~1954_combout\ & (\regFile_1|mem~274_regout\)) # (!\regFile_1|mem~1954_combout\ & ((\regFile_1|mem~210_regout\))))) # (!\i_rAddr2~combout\(0) & (((\regFile_1|mem~1954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(0),
	datab => \regFile_1|mem~274_regout\,
	datac => \regFile_1|mem~210_regout\,
	datad => \regFile_1|mem~1954_combout\,
	combout => \regFile_1|mem~1955_combout\);

-- Location: LCCOMB_X30_Y25_N0
\regFile_1|mem~1956\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1956_combout\ = (\i_rAddr2~combout\(1) & (\i_rAddr2~combout\(0))) # (!\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0) & (\regFile_1|mem~82_regout\)) # (!\i_rAddr2~combout\(0) & ((\regFile_1|mem~50_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~82_regout\,
	datad => \regFile_1|mem~50_regout\,
	combout => \regFile_1|mem~1956_combout\);

-- Location: LCCOMB_X30_Y25_N10
\regFile_1|mem~1957\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1957_combout\ = (\i_rAddr2~combout\(1) & ((\regFile_1|mem~1956_combout\ & (\regFile_1|mem~146_regout\)) # (!\regFile_1|mem~1956_combout\ & ((\regFile_1|mem~114_regout\))))) # (!\i_rAddr2~combout\(1) & (((\regFile_1|mem~1956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \regFile_1|mem~146_regout\,
	datac => \regFile_1|mem~114_regout\,
	datad => \regFile_1|mem~1956_combout\,
	combout => \regFile_1|mem~1957_combout\);

-- Location: LCCOMB_X29_Y16_N8
\regFile_1|mem~1958\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1958_combout\ = (\i_rAddr2~combout\(3) & (((\i_rAddr2~combout\(2))))) # (!\i_rAddr2~combout\(3) & ((\i_rAddr2~combout\(2) & (\regFile_1|mem~1955_combout\)) # (!\i_rAddr2~combout\(2) & ((\regFile_1|mem~1957_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1955_combout\,
	datac => \i_rAddr2~combout\(2),
	datad => \regFile_1|mem~1957_combout\,
	combout => \regFile_1|mem~1958_combout\);

-- Location: LCCOMB_X28_Y15_N26
\regFile_1|mem~1959\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1959_combout\ = (\i_rAddr2~combout\(1) & ((\i_rAddr2~combout\(0)) # ((\regFile_1|mem~498_regout\)))) # (!\i_rAddr2~combout\(1) & (!\i_rAddr2~combout\(0) & (\regFile_1|mem~434_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(1),
	datab => \i_rAddr2~combout\(0),
	datac => \regFile_1|mem~434_regout\,
	datad => \regFile_1|mem~498_regout\,
	combout => \regFile_1|mem~1959_combout\);

-- Location: LCCOMB_X27_Y22_N22
\regFile_1|mem~1960\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1960_combout\ = (\regFile_1|mem~1959_combout\ & ((\regFile_1|mem~530_regout\) # ((!\i_rAddr2~combout\(0))))) # (!\regFile_1|mem~1959_combout\ & (((\regFile_1|mem~466_regout\ & \i_rAddr2~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|mem~530_regout\,
	datab => \regFile_1|mem~466_regout\,
	datac => \regFile_1|mem~1959_combout\,
	datad => \i_rAddr2~combout\(0),
	combout => \regFile_1|mem~1960_combout\);

-- Location: LCCOMB_X29_Y16_N10
\regFile_1|mem~1961\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|mem~1961_combout\ = (\i_rAddr2~combout\(3) & ((\regFile_1|mem~1958_combout\ & ((\regFile_1|mem~1960_combout\))) # (!\regFile_1|mem~1958_combout\ & (\regFile_1|mem~1953_combout\)))) # (!\i_rAddr2~combout\(3) & (((\regFile_1|mem~1958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rAddr2~combout\(3),
	datab => \regFile_1|mem~1953_combout\,
	datac => \regFile_1|mem~1958_combout\,
	datad => \regFile_1|mem~1960_combout\,
	combout => \regFile_1|mem~1961_combout\);

-- Location: LCCOMB_X29_Y23_N26
\regFile_1|o_rReg2[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \regFile_1|o_rReg2[12]~12_combout\ = (\i_rAddr2~combout\(4) & (((\regFile_1|mem~1951_combout\)))) # (!\i_rAddr2~combout\(4) & (!\regFile_1|Equal1~0_combout\ & ((\regFile_1|mem~1961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile_1|Equal1~0_combout\,
	datab => \i_rAddr2~combout\(4),
	datac => \regFile_1|mem~1951_combout\,
	datad => \regFile_1|mem~1961_combout\,
	combout => \regFile_1|o_rReg2[12]~12_combout\);

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(1));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(2));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(3));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(4));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(5));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(6));

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(7));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(8));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(9));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(10));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(11));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(12));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(13));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(14));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(15));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(16));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(17));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(18));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(19));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(20));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(21));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(22));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(23));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(24));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(25));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(26));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(27));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(28));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(29));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(30));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg1[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read1(31));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(0));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(2));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(3));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(5));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(6));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(7));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(8));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(9));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(10));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(11));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(12));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(13));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(14));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(15));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(16));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(17));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(18));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(19));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(20));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(21));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(22));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(23));

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(24));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(25));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(26));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(27));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(28));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(29));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(30));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read2[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regFile_1|o_rReg2[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read2(31));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[0]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(0));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(1));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(2));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(3));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(4));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(5));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(6));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[7]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(7));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[8]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(8));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[9]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(9));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[10]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(10));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[11]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(11));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[12]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(12));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(13));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[14]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(14));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[15]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(15));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[16]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(16));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(17));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[18]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(18));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[19]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(19));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[20]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(20));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[21]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(21));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[22]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(22));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[23]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(23));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[24]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(24));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[25]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(25));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[26]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(26));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[27]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(27));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[28]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(28));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[29]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(29));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[30]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(30));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\written1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \i_wData3[31]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_written1(31));
END structure;


