<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2025 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register execution_state="AArch64" is_register="True" is_internal="True" is_stub_entry="False">
      <reg_short_name>RCWSMASK_EL1</reg_short_name>
        
        <reg_long_name>Software Read Check Write Instruction Mask (EL1)</reg_long_name>



      
            <reg_condition otherwise="UNDEFINED">when FEAT_THE is implemented and FEAT_AA64 is implemented</reg_condition>
      




          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Contains the software mask used by RCWS instructions.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
            <reg_group>Memory</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>RCWSMASK_EL1 is a 128-bit register that can also be accessed as a 64-bit value. If it is accessed as a 64-bit register, accesses read and write bits [63:0] and do not modify bits [127:64].</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>RCWSMASK_EL1 is a:</para>

      </attributes_text>
      <attributes_text>
        <list type="unordered">
<listitem><content>128-bit register when FEAT_D128 is implemented</content>
</listitem><listitem><content>64-bit register otherwise</content>
</listitem></list>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        





<fields id="fieldset_0" length="128">
  <fields_condition>When FEAT_D128 is implemented</fields_condition>
  <text_before_fields/>
  <field id="fieldset_0-127_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>RCWSMASK</field_name>
    <field_msb>127</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>127:0</rel_range>
    <field_description order="before"><para>Software Mask used to decide which bit-fields are writable to the 128-bit Descriptor by RCWS instructions.</para>
<para>If RCWSMASK_EL1 is indirectly read by 128-bit variants of RCWS instructions:</para>
<list type="unordered">
<listitem><content>
<para>The Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[n], except as follows:</para>
<list type="unordered">
<listitem><content>
<para>If n &gt;= 17, and n &lt;= 55, the Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[16].</para>
</content>
</listitem><listitem><content>
<para>If n is in {126:125, 120:119, 114, 107:101, 90:56, 1:0}, the Effective value of RCWSMASK[n] is 0.</para>
</content>
</listitem><listitem><content>
<para>If n &gt;= 121, n &lt;= 124, and <xref linkend="#FEAT_S1POE">FEAT_S1POE</xref> is not implemented, the Effective value of RCWSMASK[n] is 0.</para>
</content>
</listitem><listitem><content>
<para>If <xref linkend="#FEAT_MEC">FEAT_MEC</xref> is not implemented, the Effective value of RCWSMASK bit RCWSMASK_EL1[108] is 0.</para>
</content>
</listitem></list>
</content>
</listitem></list>
<para>If RCWSMASK_EL1 is indirectly read by 64-bit variants of RCWS instructions:</para>
<list type="unordered">
<listitem><content>
<para>The Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[n], except as follows:</para>
<list type="unordered">
<listitem><content>
<para>If n &gt;= 18, and n &lt;= 49, the Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[17].</para>
</content>
</listitem><listitem><content>
<para>If n == 52 and Protection is enabled, the Effective value of RCWSMASK[52] is 0.</para>
</content>
</listitem></list>
</content>
</listitem></list>
<para>RCWSMASK_EL1 register bits {126:125, 120:119, 114, 107:101, 90:64, 49:18, 0} are <arm-defined-word>RES0</arm-defined-word>.</para>
<para>If <xref linkend="#FEAT_S1POE">FEAT_S1POE</xref> is not implemented, RCWSMASK_EL1 register bits {124:121} are <arm-defined-word>RES0</arm-defined-word>.</para>
<para>If <xref linkend="#FEAT_MEC">FEAT_MEC</xref> is not implemented, RCWSMASK_EL1[108] is <arm-defined-word>RES0</arm-defined-word>.</para></field_description>
    <field_resets>
      <field_reset reset_type="Warm">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields/>
</fields>



<fields id="fieldset_1" length="64">
  <fields_condition/>
  <text_before_fields/>
  <field id="fieldset_1-63_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>RCWSMASK</field_name>
    <field_msb>63</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>63:0</rel_range>
    <field_description order="before"><para>Software Mask used to decide which bit-fields are writable to the 64-bit Descriptor by RCWS Instruction.</para>
<para>The Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[n], except as follows</para>
<list type="unordered">
<listitem><content>
<para>If n &gt;= 18, and n &lt;= 49, the Effective value of RCWSMASK[n] is the same as RCWSMASK_EL1[17].</para>
</content>
</listitem><listitem><content>
<para>If n == 52 and Protection is enabled, the Effective value of RCWSMASK[52] is 0.</para>
</content>
</listitem></list>
<para>RCWSMASK_EL1 register bits {49:18, 0} are <arm-defined-word>RES0</arm-defined-word>.</para></field_description>
    <field_resets>
      <field_reset reset_type="Warm">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields/>
</fields>





    
<reg_fieldset length="128">
  <fields_condition>When FEAT_D128 is implemented</fields_condition>
  <fieldat id="fieldset_0-127_0" msb="127" lsb="0"/>
</reg_fieldset>

    
<reg_fieldset length="64">
  <fields_condition/>
  <fieldat id="fieldset_1-63_0" msb="63" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          






    
        
        <access_mechanism accessor="MRS RCWSMASK_EL1" type="SystemAccessor">
            <encoding>
            <access_instruction>MRS &lt;Xt&gt;, RCWSMASK_EL1</access_instruction>
                
                <enc n="op0" v="0b11"/>
                
                <enc n="op1" v="0b000"/>
                
                <enc n="CRn" v="0b1101"/>
                
                <enc n="CRm" v="0b0000"/>
                
                <enc n="op2" v="0b011"/>
            </encoding>
            <access_permission>
                <ps name="MRS" sections="1" secttype="access_permission">
                <pstext>
if !(IsFeatureImplemented(FEAT_THE) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0') || HFGRTR2_EL2.nRCWSMASK_EL1 == '0') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = RCWSMASK_EL1&lt;63:0&gt;;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = RCWSMASK_EL1&lt;63:0&gt;;
elsif PSTATE.EL == EL3 then
    X[t, 64] = RCWSMASK_EL1&lt;63:0&gt;;
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>
    
        
        <access_mechanism accessor="MSRregister RCWSMASK_EL1" type="SystemAccessor">
            <encoding>
            <access_instruction>MSR RCWSMASK_EL1, &lt;Xt&gt;</access_instruction>
                
                <enc n="op0" v="0b11"/>
                
                <enc n="op1" v="0b000"/>
                
                <enc n="CRn" v="0b1101"/>
                
                <enc n="CRm" v="0b0000"/>
                
                <enc n="op2" v="0b011"/>
            </encoding>
            <access_permission>
                <ps name="MSRregister" sections="1" secttype="access_permission">
                <pstext>
if !(IsFeatureImplemented(FEAT_THE) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0') || HFGWTR2_EL2.nRCWSMASK_EL1 == '0') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        RCWSMASK_EL1&lt;63:0&gt; = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        RCWSMASK_EL1&lt;63:0&gt; = X[t, 64];
elsif PSTATE.EL == EL3 then
    RCWSMASK_EL1&lt;63:0&gt; = X[t, 64];
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>
    
        
        <access_mechanism accessor="MRRS RCWSMASK_EL1" type="SystemAccessor">
            <encoding>
            <access_instruction>MRRS &lt;Xt&gt;, &lt;Xt+1&gt;, RCWSMASK_EL1</access_instruction>
                
                <enc n="op0" v="0b11"/>
                
                <enc n="op1" v="0b000"/>
                
                <enc n="CRn" v="0b1101"/>
                
                <enc n="CRm" v="0b0000"/>
                
                <enc n="op2" v="0b011"/>
            </encoding>
            <access_condition>
When FEAT_D128 is implemented
            </access_condition>
            <access_permission>
                <ps name="MRRS" sections="1" secttype="access_permission">
                <pstext>
if !(IsFeatureImplemented(FEAT_THE) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0') || HFGRTR2_EL2.nRCWSMASK_EL1 == '0') then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif EL2Enabled() &amp;&amp; (!IsHCRXEL2Enabled() || HCRX_EL2.D128En == '0') then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (X[t2, 64], X[t, 64]) = (RCWSMASK_EL1&lt;127:64&gt;, RCWSMASK_EL1&lt;63:0&gt;);
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (X[t2, 64], X[t, 64]) = (RCWSMASK_EL1&lt;127:64&gt;, RCWSMASK_EL1&lt;63:0&gt;);
elsif PSTATE.EL == EL3 then
    (X[t2, 64], X[t, 64]) = (RCWSMASK_EL1&lt;127:64&gt;, RCWSMASK_EL1&lt;63:0&gt;);
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>
    
        
        <access_mechanism accessor="MSRRregister RCWSMASK_EL1" type="SystemAccessor">
            <encoding>
            <access_instruction>MSRR RCWSMASK_EL1, &lt;Xt&gt;, &lt;Xt+1&gt;</access_instruction>
                
                <enc n="op0" v="0b11"/>
                
                <enc n="op1" v="0b000"/>
                
                <enc n="CRn" v="0b1101"/>
                
                <enc n="CRm" v="0b0000"/>
                
                <enc n="op2" v="0b011"/>
            </encoding>
            <access_condition>
When FEAT_D128 is implemented
            </access_condition>
            <access_permission>
                <ps name="MSRRregister" sections="1" secttype="access_permission">
                <pstext>
if !(IsFeatureImplemented(FEAT_THE) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3.FGTEn2 == '0') || HFGWTR2_EL2.nRCWSMASK_EL1 == '0') then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif EL2Enabled() &amp;&amp; (!IsHCRXEL2Enabled() || HCRX_EL2.D128En == '0') then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (RCWSMASK_EL1&lt;127:64&gt;, RCWSMASK_EL1&lt;63:0&gt;) = (X[t2, 64], X[t, 64]);
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3.D128En == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.RCWMASKEn == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3.D128En == '0' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
    else
        (RCWSMASK_EL1&lt;127:64&gt;, RCWSMASK_EL1&lt;63:0&gt;) = (X[t2, 64], X[t, 64]);
elsif PSTATE.EL == EL3 then
    (RCWSMASK_EL1&lt;127:64&gt;, RCWSMASK_EL1&lt;63:0&gt;) = (X[t2, 64], X[t, 64]);
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>21/03/2025 17:52; 154105dd5041532b480d9ef0c018b8420cbe5c19</timestamp>
</register_page>