// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out 
    input out;

    // and gate body
    and_gate( 
        a, 
        b, 
        out );

module and( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out 
    input out;

    // and gate body
    and( 
        a, 
        b, 
        out );

module or_gate( 
    input a, 
    input b, 
    output out );

    // assing the OR of a and b to out 
    input out;

    // or gate body
    or_gate( 
        a, 
        b, 
        out );

module xor_gate( 
    input a, 
    input b, 
    output out );

    //endmodule
