start loading files
finish loading files
start computing
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 8
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_systolic_modulate_top glbl -Oenable_linking_all_libraries -prj systolic_modulate.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s systolic_modulate 
Multi-threading is on. Using 18 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/ip/xil_defaultlib/systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/ip/xil_defaultlib/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_0_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k9_proc22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k9_proc22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w32_d9_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d9_S
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d9_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w5_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w5_d3_S
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w5_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_5_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_5_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_2_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_sparsemux_17_3_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_sparsemux_17_3_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_1_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_1_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_systolic_modulate_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_6_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_6_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_systolic_tile_modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_systolic_tile_modulate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_7_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_7_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/AESL_automem_v217.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_v217
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/AESL_automem_v219.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_v219
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k8_proc21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k8_proc21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_4_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_4_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/AESL_automem_v218.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_v218
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0
INFO: [VRFC 10-311] analyzing module systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_PE_kernel_modulate_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_PE_kernel_modulate_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S_x
INFO: [VRFC 10-311] analyzing module systolic_modulate_fifo_w32_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w32_d9_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w5_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate_fifo_w32_d2_S_x.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_flow_control_l...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_flow_control_l...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_sparsemux_17_3...
Compiling module xil_defaultlib.systolic_modulate_systolic_tile_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu280-...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.systolic_modulate_fadd_32ns_32ns...
Compiling module xil_defaultlib.systolic_modulate_fadd_32ns_32ns...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.systolic_modulate_fmul_32ns_32ns...
Compiling module xil_defaultlib.systolic_modulate_fmul_32ns_32ns...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_PE_kernel_modu...
Compiling module xil_defaultlib.systolic_modulate_systolic_tile_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d9_S_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d9_S
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_PE_k...
Compiling module xil_defaultlib.systolic_modulate_start_for_syst...
Compiling module xil_defaultlib.systolic_modulate_start_for_syst...
Compiling module xil_defaultlib.systolic_modulate_systolic_tile_...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate_fifo_w5_d3_S_S...
Compiling module xil_defaultlib.systolic_modulate_fifo_w5_d3_S
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S_...
Compiling module xil_defaultlib.systolic_modulate_fifo_w32_d2_S_...
Compiling module xil_defaultlib.systolic_modulate_dataflow_in_lo...
Compiling module xil_defaultlib.systolic_modulate
Compiling module xil_defaultlib.AESL_automem_v217
Compiling module xil_defaultlib.AESL_automem_v218
Compiling module xil_defaultlib.AESL_automem_v219
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.df_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_systolic_modulate_top
Compiling module work.glbl
Built simulation snapshot systolic_modulate

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/systolic_modulate/xsim_script.tcl
# xsim {systolic_modulate} -autoloadwcfg -tclbatch {systolic_modulate.tcl}
Time resolution is 1 ps
source systolic_modulate.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "18655000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 18715 ns : File "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate.autotb.v" Line 361
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov  5 00:42:33 2024...
start loading files
finish loading files
start computing
