TimeQuest Timing Analyzer report for trabalhofinal
Tue Nov 28 20:25:15 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz1'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz1'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz1'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; trabalhofinal                                      ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------+----------------------------------------------------+
; clk_50MHz1                                     ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                  ; { clk_50MHz1 }                                     ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk_50MHz1 ; p3|altpll_component|auto_generated|pll1|inclk[0] ; { p3|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 119.8 MHz ; 119.8 MHz       ; p3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 74.986 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.307 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz1                                     ; 9.825  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.403 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 74.986 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.955      ;
; 75.102 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.839      ;
; 75.108 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.833      ;
; 75.218 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.723      ;
; 75.224 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.717      ;
; 75.334 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.607      ;
; 75.340 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.601      ;
; 75.393 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.559      ;
; 75.432 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.520      ;
; 75.510 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.442      ;
; 75.548 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.404      ;
; 75.626 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.326      ;
; 75.664 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.288      ;
; 75.768 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.184      ;
; 75.780 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 7.172      ;
; 75.841 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 7.100      ;
; 76.178 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.773      ;
; 76.277 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.675      ;
; 76.298 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.653      ;
; 76.304 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.647      ;
; 76.414 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.537      ;
; 76.420 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.531      ;
; 76.558 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.393      ;
; 76.562 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 6.379      ;
; 76.564 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.387      ;
; 76.718 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.233      ;
; 76.797 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 6.155      ;
; 77.080 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 5.861      ;
; 77.157 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 5.794      ;
; 77.677 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 5.274      ;
; 77.886 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 5.066      ;
; 77.972 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.387     ; 4.969      ;
; 78.369 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 4.582      ;
; 78.569 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 4.383      ;
; 79.064 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 3.884      ;
; 79.068 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 3.880      ;
; 79.073 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.380     ; 3.875      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.080 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.187      ;
; 79.150 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 3.802      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.229 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.061     ; 4.038      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.235 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.028      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.250 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 4.013      ;
; 79.264 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.376     ; 3.688      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.285 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.978      ;
; 79.303 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 3.648      ;
; 79.312 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 3.639      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.321 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.942      ;
; 79.338 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.925      ;
; 79.338 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.925      ;
; 79.338 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.925      ;
; 79.338 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.925      ;
; 79.338 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.065     ; 3.925      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.307 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.871      ;
; 0.312 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.879      ;
; 0.316 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.884      ;
; 0.317 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.881      ;
; 0.323 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.887      ;
; 0.326 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.890      ;
; 0.326 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.890      ;
; 0.337 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.904      ;
; 0.338 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.905      ;
; 0.342 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.909      ;
; 0.348 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.912      ;
; 0.349 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.916      ;
; 0.380 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.944      ;
; 0.381 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.387 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|pwm                                                                                       ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.390 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.390 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.393 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.505 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.072      ;
; 0.525 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.526 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.526 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.093      ;
; 0.526 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.548 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.566 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.784      ;
; 0.567 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.567 ; top:u01|servo:SERVO|counter[15]       ; top:u01|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.570 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; top:u01|servo:SERVO|counter[16]       ; top:u01|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; top:u02|counter:COUNTER|counter_i[0]  ; top:u02|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz1'                                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|o                                       ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|i                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|i                                       ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|o                                       ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz1 ; Rise       ; clk_50MHz1                                               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[10]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[11]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[12]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[13]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[14]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[15]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[16]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[17]                                                                               ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[1]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[2]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[3]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[4]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[5]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[6]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[7]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[8]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[9]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|pwm                                                                                       ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[10]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[11]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[12]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[13]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[14]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[15]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[16]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[17]                                                                               ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[9]                                                                                ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|pwm                                                                                       ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[0]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[10]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[11]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[1]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[20]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[21]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[22]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[23]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[24]                                                                         ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[2]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[3]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[4]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[5]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[6]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[7]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[8]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[9]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[0]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[1]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[2]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[3]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[7]                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; 3.726 ; 4.137 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; 3.862 ; 4.272 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; 3.942 ; 4.370 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; -3.047 ; -3.440 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; -3.189 ; -3.589 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; -3.253 ; -3.662 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 3.434 ; 3.435 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 3.433 ; 3.398 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 4.006 ; 4.028 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 3.002 ; 3.000 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 3.000 ; 2.965 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 3.557 ; 3.578 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 134.61 MHz ; 134.61 MHz      ; p3|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 75.904 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.305 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz1                                     ; 9.785  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.409 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 75.904 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 7.077      ;
; 76.004 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 6.977      ;
; 76.022 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 6.959      ;
; 76.104 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 6.877      ;
; 76.122 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 6.859      ;
; 76.204 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 6.777      ;
; 76.222 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 6.759      ;
; 76.249 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.742      ;
; 76.253 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.738      ;
; 76.349 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.642      ;
; 76.353 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.638      ;
; 76.449 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.542      ;
; 76.453 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.538      ;
; 76.553 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.438      ;
; 76.571 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.420      ;
; 76.630 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 6.351      ;
; 76.938 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 6.054      ;
; 77.007 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.984      ;
; 77.044 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.948      ;
; 77.062 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.930      ;
; 77.144 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.848      ;
; 77.162 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.830      ;
; 77.242 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 5.739      ;
; 77.262 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.730      ;
; 77.268 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.724      ;
; 77.387 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.605      ;
; 77.460 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.531      ;
; 77.681 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 5.300      ;
; 77.818 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 5.174      ;
; 78.267 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 4.725      ;
; 78.460 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 4.531      ;
; 78.545 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.347     ; 4.436      ;
; 78.889 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 4.103      ;
; 79.063 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 3.928      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.493 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.780      ;
; 79.497 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 3.490      ;
; 79.508 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 3.479      ;
; 79.518 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.341     ; 3.469      ;
; 79.559 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[2]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 3.433      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.623 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.648      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.637 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.634      ;
; 79.640 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[1]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.336     ; 3.352      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.641 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.632      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.665 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.606      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.692 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.579      ;
; 79.703 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.568      ;
; 79.703 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.568      ;
; 79.703 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.568      ;
; 79.703 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.568      ;
; 79.703 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.568      ;
; 79.703 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.568      ;
; 79.703 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.568      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.305 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.812      ;
; 0.306 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.813      ;
; 0.309 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.816      ;
; 0.311 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.820      ;
; 0.312 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.819      ;
; 0.314 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.821      ;
; 0.315 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.823      ;
; 0.316 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.823      ;
; 0.331 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.840      ;
; 0.333 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.841      ;
; 0.335 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.842      ;
; 0.339 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.847      ;
; 0.342 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.850      ;
; 0.342 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.345 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|pwm                                                                                       ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.543      ;
; 0.345 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.357 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.366 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.873      ;
; 0.473 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.475 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.475 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.488 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.997      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.507 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.016      ;
; 0.509 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.509 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; top:u01|servo:SERVO|counter[15]       ; top:u01|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.708      ;
; 0.512 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; top:u01|servo:SERVO|counter[16]       ; top:u01|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; top:u03|counter:COUNTER|counter_i[0]  ; top:u03|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; top:u02|counter:COUNTER|counter_i[0]  ; top:u02|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; top:u01|counter:COUNTER|counter_i[0]  ; top:u01|counter:COUNTER|counter_i[0]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|counter:COUNTER|counter_i[21]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz1'                                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|o                                       ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|i                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|i                                       ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|o                                       ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz1 ; Rise       ; clk_50MHz1                                               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[0]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[1]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[2]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[3]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[4]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[5]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[6]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[7]                                                                                ;
; 41.413 ; 41.629       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[8]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[23]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[24]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[9]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[0]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[1]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[2]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[3]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[10]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[11]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[12]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[13]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[14]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[15]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[16]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[17]                                                                               ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[1]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[2]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[3]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[4]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[5]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[6]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[7]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[8]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[9]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[2]                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; 3.196 ; 3.540 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; 3.313 ; 3.665 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; 3.392 ; 3.744 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; -2.596 ; -2.927 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; -2.719 ; -3.063 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; -2.783 ; -3.122 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 3.434 ; 3.402 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 3.425 ; 3.363 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 3.975 ; 3.932 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 3.049 ; 3.017 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 3.040 ; 2.978 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 3.576 ; 3.534 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 78.770 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz1                                     ; 9.585  ; 0.000         ;
; p3|altpll_component|auto_generated|pll1|clk[0] ; 41.415 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 78.770 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.322      ;
; 78.834 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.258      ;
; 78.838 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.254      ;
; 78.902 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.190      ;
; 78.906 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.186      ;
; 78.970 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.122      ;
; 78.974 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 4.118      ;
; 79.010 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 4.093      ;
; 79.076 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 4.027      ;
; 79.080 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 4.023      ;
; 79.144 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.959      ;
; 79.148 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.955      ;
; 79.225 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.878      ;
; 79.229 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.874      ;
; 79.266 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.826      ;
; 79.312 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.791      ;
; 79.491 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.612      ;
; 79.550 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.553      ;
; 79.560 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.543      ;
; 79.564 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.539      ;
; 79.628 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.475      ;
; 79.632 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.471      ;
; 79.700 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.392      ;
; 79.712 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.391      ;
; 79.716 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.387      ;
; 79.834 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.269      ;
; 79.881 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.222      ;
; 79.985 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.107      ;
; 80.068 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.035      ;
; 80.353 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.750      ;
; 80.422 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.681      ;
; 80.486 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 2.606      ;
; 80.735 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[4]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.368      ;
; 80.804 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[3]  ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.299      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 80.970 ; top:u03|servo:SERVO|counter[2]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.315      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.041 ; top:u03|servo:SERVO|counter[12]                                                                               ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.241      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.045 ; top:u03|servo:SERVO|counter[1]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.035     ; 2.240      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.046 ; top:u03|servo:SERVO|counter[9]                                                                                ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.236      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.064 ; top:u03|servo:SERVO|counter[14]                                                                               ; top:u03|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.218      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.086 ; top:u01|servo:SERVO|counter[14]                                                                               ; top:u01|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.196      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[3]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[4]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[5]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[6]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[7]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.089 ; top:u01|servo:SERVO|counter[10]                                                                               ; top:u01|servo:SERVO|counter[8]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.193      ;
; 81.091 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|counter[0]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.191      ;
; 81.091 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|counter[1]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.191      ;
; 81.091 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|counter[2]     ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.038     ; 2.191      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.154 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.156 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.158 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.161 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.162 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.163 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.164 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.169 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.173 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.189 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.511      ;
; 0.197 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.202 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|pwm                                                                                       ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.258 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.583      ;
; 0.266 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.591      ;
; 0.273 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[15] ; top:u02|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[15] ; top:u01|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[7]  ; top:u03|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u03|counter:COUNTER|counter_i[1]  ; top:u03|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[13] ; top:u02|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[12] ; top:u02|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u02|counter:COUNTER|counter_i[1]  ; top:u02|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[13] ; top:u01|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[12] ; top:u01|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[7]  ; top:u01|counter:COUNTER|counter_i[7]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; top:u01|counter:COUNTER|counter_i[1]  ; top:u01|counter:COUNTER|counter_i[1]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[13] ; top:u03|counter:COUNTER|counter_i[13]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[12] ; top:u03|counter:COUNTER|counter_i[12]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[5]  ; top:u03|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[3]  ; top:u03|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u03|counter:COUNTER|counter_i[2]  ; top:u03|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.620      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[14] ; top:u02|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[5]  ; top:u02|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[3]  ; top:u02|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u02|counter:COUNTER|counter_i[2]  ; top:u02|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[14] ; top:u01|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[5]  ; top:u01|counter:COUNTER|counter_i[5]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[3]  ; top:u01|counter:COUNTER|counter_i[3]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; top:u01|counter:COUNTER|counter_i[2]  ; top:u01|counter:COUNTER|counter_i[2]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[14] ; top:u03|counter:COUNTER|counter_i[14]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[10] ; top:u03|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[8]  ; top:u03|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[6]  ; top:u03|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u03|counter:COUNTER|counter_i[4]  ; top:u03|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.621      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[16] ; top:u02|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[10] ; top:u02|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[8]  ; top:u02|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[6]  ; top:u02|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u02|counter:COUNTER|counter_i[4]  ; top:u02|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[16] ; top:u01|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[10] ; top:u01|counter:COUNTER|counter_i[10]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[8]  ; top:u01|counter:COUNTER|counter_i[8]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[6]  ; top:u01|counter:COUNTER|counter_i[6]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; top:u01|counter:COUNTER|counter_i[4]  ; top:u01|counter:COUNTER|counter_i[4]                                                                          ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; top:u03|counter:COUNTER|counter_i[16] ; top:u03|counter:COUNTER|counter_i[16]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.623      ;
; 0.302 ; top:u03|servo:SERVO|counter[15]       ; top:u03|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; top:u02|servo:SERVO|counter[15]       ; top:u02|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; top:u01|servo:SERVO|counter[15]       ; top:u01|servo:SERVO|counter[15]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; top:u02|servo:SERVO|counter[16]       ; top:u02|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|counter:COUNTER|counter_i[17]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; top:u03|servo:SERVO|counter[16]       ; top:u03|servo:SERVO|counter[16]                                                                               ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|counter:COUNTER|counter_i[23]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|counter:COUNTER|counter_i[19]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|counter:COUNTER|counter_i[18]                                                                         ; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz1'                                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|o                                       ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|i                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|i                                       ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; clk_50MHz1~input|o                                       ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz1 ; Rise       ; p3|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz1 ; Rise       ; clk_50MHz1                                               ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[10]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[11]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[12]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[13]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[14]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[15]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[16]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[17]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[9]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|pwm                                                                                       ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[13]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[14]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[15]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[16]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[17]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[18]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[19]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[20]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[21]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[22]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[23]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[24]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[0]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[1]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[2]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|reset:RESET|sreg[3]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[0]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[1]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[2]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[3]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[4]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[5]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[6]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[7]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|counter[8]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|servo:SERVO|duty_cycle[12]                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; 2.165 ; 2.738 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; 2.236 ; 2.794 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; 2.282 ; 2.875 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; -1.771 ; -2.329 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; -1.843 ; -2.394 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; -1.884 ; -2.461 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 2.040 ; 2.102 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 2.021 ; 2.078 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 2.417 ; 2.487 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 1.781 ; 1.840 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 1.761 ; 1.816 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 2.149 ; 2.215 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 74.986 ; 0.154 ; N/A      ; N/A     ; 9.585               ;
;  clk_50MHz1                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  p3|altpll_component|auto_generated|pll1|clk[0] ; 74.986 ; 0.154 ; N/A      ; N/A     ; 41.403              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50MHz1                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  p3|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; 3.726 ; 4.137 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; 3.862 ; 4.272 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; 3.942 ; 4.370 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; rst_casca1 ; clk_50MHz1 ; -1.771 ; -2.329 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz1 ; -1.843 ; -2.394 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz1 ; -1.884 ; -2.461 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 3.434 ; 3.435 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 3.433 ; 3.398 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 4.006 ; 4.028 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; pwm_casca1 ; clk_50MHz1 ; 1.781 ; 1.840 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca2 ; clk_50MHz1 ; 1.761 ; 1.816 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
; pwm_casca3 ; clk_50MHz1 ; 2.149 ; 2.215 ; Rise       ; p3|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_casca1    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca2    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca3    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50MHz2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 7707     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p3|altpll_component|auto_generated|pll1|clk[0] ; p3|altpll_component|auto_generated|pll1|clk[0] ; 7707     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Nov 28 20:25:14 2023
Info: Command: quartus_sta trabalhofinal -c trabalhofinal
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'trabalhofinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz1 clk_50MHz1
    Info (332110): create_generated_clock -source {p3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {p3|altpll_component|auto_generated|pll1|clk[0]} {p3|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 74.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    74.986               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.825               0.000 clk_50MHz1 
    Info (332119):    41.403               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 75.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    75.904               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.785               0.000 clk_50MHz1 
    Info (332119):    41.409               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 78.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    78.770               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clk_50MHz1 
    Info (332119):    41.415               0.000 p3|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4686 megabytes
    Info: Processing ended: Tue Nov 28 20:25:15 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


