// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "01/24/2022 16:06:07"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_teste (
	clk_kit,
	enter,
	T0,
	T1,
	T2,
	T3,
	T4,
	T5,
	T6,
	T7,
	T8,
	T9,
	waitTR,
	data_p,
	addr_p,
	tr_p,
	qMEM,
	qREM,
	trLDD,
	qRDM);
input 	clk_kit;
input 	enter;
output 	T0;
output 	T1;
output 	T2;
output 	T3;
output 	T4;
output 	T5;
output 	T6;
output 	T7;
output 	T8;
output 	T9;
output 	waitTR;
output 	[15:0] data_p;
output 	[15:0] addr_p;
output 	tr_p;
output 	[15:0] qMEM;
output 	[15:0] qREM;
output 	trLDD;
output 	[15:0] qRDM;

// Design Ports Information
// T0	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T1	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T2	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T3	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T4	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T5	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T6	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T7	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T8	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T9	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waitTR	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[3]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[9]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[11]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[12]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[13]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[14]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_p[15]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[0]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[3]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[6]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[7]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[10]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[11]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[12]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[13]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[14]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_p[15]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tr_p	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[2]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[4]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[10]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[11]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[12]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[13]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[14]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[1]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[2]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[10]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[11]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[12]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[14]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[15]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trLDD	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[0]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[3]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[4]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[5]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[8]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[10]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[12]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[13]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[14]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[15]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_kit	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enter	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processador_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \T0~output_o ;
wire \T1~output_o ;
wire \T2~output_o ;
wire \T3~output_o ;
wire \T4~output_o ;
wire \T5~output_o ;
wire \T6~output_o ;
wire \T7~output_o ;
wire \T8~output_o ;
wire \T9~output_o ;
wire \waitTR~output_o ;
wire \data_p[0]~output_o ;
wire \data_p[1]~output_o ;
wire \data_p[2]~output_o ;
wire \data_p[3]~output_o ;
wire \data_p[4]~output_o ;
wire \data_p[5]~output_o ;
wire \data_p[6]~output_o ;
wire \data_p[7]~output_o ;
wire \data_p[8]~output_o ;
wire \data_p[9]~output_o ;
wire \data_p[10]~output_o ;
wire \data_p[11]~output_o ;
wire \data_p[12]~output_o ;
wire \data_p[13]~output_o ;
wire \data_p[14]~output_o ;
wire \data_p[15]~output_o ;
wire \addr_p[0]~output_o ;
wire \addr_p[1]~output_o ;
wire \addr_p[2]~output_o ;
wire \addr_p[3]~output_o ;
wire \addr_p[4]~output_o ;
wire \addr_p[5]~output_o ;
wire \addr_p[6]~output_o ;
wire \addr_p[7]~output_o ;
wire \addr_p[8]~output_o ;
wire \addr_p[9]~output_o ;
wire \addr_p[10]~output_o ;
wire \addr_p[11]~output_o ;
wire \addr_p[12]~output_o ;
wire \addr_p[13]~output_o ;
wire \addr_p[14]~output_o ;
wire \addr_p[15]~output_o ;
wire \tr_p~output_o ;
wire \qMEM[0]~output_o ;
wire \qMEM[1]~output_o ;
wire \qMEM[2]~output_o ;
wire \qMEM[3]~output_o ;
wire \qMEM[4]~output_o ;
wire \qMEM[5]~output_o ;
wire \qMEM[6]~output_o ;
wire \qMEM[7]~output_o ;
wire \qMEM[8]~output_o ;
wire \qMEM[9]~output_o ;
wire \qMEM[10]~output_o ;
wire \qMEM[11]~output_o ;
wire \qMEM[12]~output_o ;
wire \qMEM[13]~output_o ;
wire \qMEM[14]~output_o ;
wire \qMEM[15]~output_o ;
wire \qREM[0]~output_o ;
wire \qREM[1]~output_o ;
wire \qREM[2]~output_o ;
wire \qREM[3]~output_o ;
wire \qREM[4]~output_o ;
wire \qREM[5]~output_o ;
wire \qREM[6]~output_o ;
wire \qREM[7]~output_o ;
wire \qREM[8]~output_o ;
wire \qREM[9]~output_o ;
wire \qREM[10]~output_o ;
wire \qREM[11]~output_o ;
wire \qREM[12]~output_o ;
wire \qREM[13]~output_o ;
wire \qREM[14]~output_o ;
wire \qREM[15]~output_o ;
wire \trLDD~output_o ;
wire \qRDM[0]~output_o ;
wire \qRDM[1]~output_o ;
wire \qRDM[2]~output_o ;
wire \qRDM[3]~output_o ;
wire \qRDM[4]~output_o ;
wire \qRDM[5]~output_o ;
wire \qRDM[6]~output_o ;
wire \qRDM[7]~output_o ;
wire \qRDM[8]~output_o ;
wire \qRDM[9]~output_o ;
wire \qRDM[10]~output_o ;
wire \qRDM[11]~output_o ;
wire \qRDM[12]~output_o ;
wire \qRDM[13]~output_o ;
wire \qRDM[14]~output_o ;
wire \qRDM[15]~output_o ;
wire \clk_kit~input_o ;
wire \clk_kit~inputclkctrl_outclk ;
wire \ULA|Mux6~4_combout ;
wire \UC|RopULA~1_combout ;
wire \UC|opULA[0]~0_combout ;
wire \ULA|Mux0~2_combout ;
wire \ULA|Add0~0_combout ;
wire \ULA|Add0~1_combout ;
wire \ULA|Add0~2_combout ;
wire \ULA|Add0~3_combout ;
wire \ULA|Add0~5_combout ;
wire \ULA|Add0~6_combout ;
wire \CON|Add1~0_combout ;
wire \CON|Selector32~0_combout ;
wire \CON|estado.S6~q ;
wire \DECOD|Decoder0~0_combout ;
wire \CON|Selector37~0_combout ;
wire \DECOD|Decoder0~9_combout ;
wire \CON|Selector37~1_combout ;
wire \CON|estado.S4~q ;
wire \CON|estado.S5~q ;
wire \CON|estado.S3~q ;
wire \CON|Selector34~0_combout ;
wire \CON|estado.S1~q ;
wire \CON|estado.S2~feeder_combout ;
wire \CON|estado.S2~q ;
wire \CON|WideOr2~0_combout ;
wire \CON|Add1~1 ;
wire \CON|Add1~2_combout ;
wire \CON|Selector31~0_combout ;
wire \CON|Add1~3 ;
wire \CON|Add1~4_combout ;
wire \CON|Selector30~0_combout ;
wire \CON|Add1~5 ;
wire \CON|Add1~7 ;
wire \CON|Add1~8_combout ;
wire \CON|Selector28~0_combout ;
wire \CON|Add1~9 ;
wire \CON|Add1~10_combout ;
wire \CON|Selector27~0_combout ;
wire \CON|Add1~11 ;
wire \CON|Add1~12_combout ;
wire \CON|Selector26~0_combout ;
wire \CON|Add1~13 ;
wire \CON|Add1~14_combout ;
wire \CON|Selector25~0_combout ;
wire \CON|Add1~15 ;
wire \CON|Add1~16_combout ;
wire \CON|Selector24~0_combout ;
wire \CON|Add1~17 ;
wire \CON|Add1~18_combout ;
wire \CON|Selector23~0_combout ;
wire \CON|Add1~19 ;
wire \CON|Add1~20_combout ;
wire \CON|Selector22~0_combout ;
wire \CON|Add1~21 ;
wire \CON|Add1~22_combout ;
wire \CON|Selector21~0_combout ;
wire \CON|Add1~23 ;
wire \CON|Add1~24_combout ;
wire \CON|Selector20~0_combout ;
wire \CON|Add1~25 ;
wire \CON|Add1~26_combout ;
wire \CON|Selector19~0_combout ;
wire \CON|Add0~1_cout ;
wire \CON|Add0~3_cout ;
wire \CON|Add0~5_cout ;
wire \CON|Add0~7_cout ;
wire \CON|Add0~9_cout ;
wire \CON|Add0~11_cout ;
wire \CON|Add0~13_cout ;
wire \CON|Add0~15_cout ;
wire \CON|Add0~17_cout ;
wire \CON|Add0~19_cout ;
wire \CON|Add0~21_cout ;
wire \CON|Add0~23_cout ;
wire \CON|Add0~25_cout ;
wire \CON|Add0~26_combout ;
wire \CON|Add0~28_combout ;
wire \CON|Add0~27 ;
wire \CON|Add0~29_combout ;
wire \CON|Add0~31_combout ;
wire \CON|LessThan0~1_combout ;
wire \CON|LessThan0~2_combout ;
wire \CON|LessThan0~0_combout ;
wire \CON|LessThan0~3_combout ;
wire \CON|LessThan0~4_combout ;
wire \enter~input_o ;
wire \CON|r_waitTR~feeder_combout ;
wire \CON|r_waitTR~q ;
wire \UC|selectRDM[0]~3_combout ;
wire \UC|always0~6_combout ;
wire \UC|t7~2_combout ;
wire \UC|t7~3_combout ;
wire \UC|t7~q ;
wire \UC|t1~2_combout ;
wire \UC|t2~0_combout ;
wire \UC|t2~q ;
wire \UC|t3~0_combout ;
wire \UC|t3~1_combout ;
wire \UC|t3~q ;
wire \UC|t4~1_combout ;
wire \UC|t4~q ;
wire \UC|t5~0_combout ;
wire \UC|t5~q ;
wire \CON|estado~21_combout ;
wire \CON|Selector33~0_combout ;
wire \CON|Selector33~1_combout ;
wire \CON|estado.S0~q ;
wire \CON|Add1~6_combout ;
wire \CON|Selector29~0_combout ;
wire \PC|counter[0]~16_combout ;
wire \ULA|Mux15~2_combout ;
wire \MEM|ram_rtl_0_bypass[36]~feeder_combout ;
wire \DECOD|Decoder0~7_combout ;
wire \CON|Selector18~0_combout ;
wire \CON|Selector18~1_combout ;
wire \CON|Add1~27 ;
wire \CON|Add1~28_combout ;
wire \CON|Selector18~2_combout ;
wire \CON|Selector1~0_combout ;
wire \CON|r_tr_s~q ;
wire \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ;
wire \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout ;
wire \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout ;
wire \PC|counter[3]~23 ;
wire \PC|counter[4]~24_combout ;
wire \MEM|ram_rtl_0_bypass[40]~feeder_combout ;
wire \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ;
wire \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ;
wire \UC|RopULA~2_combout ;
wire \UC|RwriteAC~4_combout ;
wire \UC|t9~1_combout ;
wire \UC|t9~2_combout ;
wire \UC|t9~q ;
wire \UC|RwriteAC~3_combout ;
wire \UC|RwriteAC~2_combout ;
wire \UC|writeN~0_combout ;
wire \UC|writeN~1_combout ;
wire \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ;
wire \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ;
wire \muxREM|q[13]~0_combout ;
wire \UC|RwriteRDM~2_combout ;
wire \UC|RwriteRDM~11_combout ;
wire \DECOD|Decoder0~4_combout ;
wire \DECOD|Decoder0~8_combout ;
wire \UC|RwritePC~0_combout ;
wire \UC|RwriteRDM~4_combout ;
wire \UC|writeREM~1_combout ;
wire \UC|writeREM~0_combout ;
wire \UC|writeREM~2_combout ;
wire \MEM|ram~30_combout ;
wire \CON|Selector0~0_combout ;
wire \CON|r_tr_p~q ;
wire \UC|RwriteRDM~5_combout ;
wire \MEM|ram~64_combout ;
wire \MEM|ram~32_combout ;
wire \MEM|ram~31_combout ;
wire \MEM|ram~33_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ;
wire \muxREM|q[0]~3_combout ;
wire \MEM|ram~36_combout ;
wire \muxREM|q[1]~4_combout ;
wire \MEM|ram~37_combout ;
wire \ULA|Mux13~0_combout ;
wire \ULA|Mux13~1_combout ;
wire \ULA|Add0~13_combout ;
wire \ULA|Add0~14_combout ;
wire \ULA|Add0~15_combout ;
wire \ULA|Add0~17_cout ;
wire \ULA|Add0~19 ;
wire \ULA|Add0~21 ;
wire \ULA|Add0~22_combout ;
wire \ULA|Mux13~2_combout ;
wire \ULA|Mux13~3_combout ;
wire \MEM|ram_rtl_0_bypass[38]~feeder_combout ;
wire \muxREM|q[4]~7_combout ;
wire \MEM|ram~40_combout ;
wire \muxREM|q[6]~9_combout ;
wire \MEM|ram~42_combout ;
wire \muxREM|q[7]~10_combout ;
wire \MEM|ram~43_combout ;
wire \muxREM|q[8]~11_combout ;
wire \MEM|ram~44_combout ;
wire \muxREM|q[9]~12_combout ;
wire \MEM|ram~45_combout ;
wire \muxREM|q[10]~13_combout ;
wire \MEM|ram~46_combout ;
wire \muxREM|q[11]~14_combout ;
wire \MEM|ram~47_combout ;
wire \muxREM|q[12]~15_combout ;
wire \MEM|ram~48_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18_combout ;
wire \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ;
wire \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19_combout ;
wire \MEM|ram~54_combout ;
wire \MEM|ram_rtl_0_bypass[46]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ;
wire \MEM|ram~19_combout ;
wire \muxRDM|Mux9~0_combout ;
wire \DECOD|Decoder0~3_combout ;
wire \UC|RwriteRDM~3_combout ;
wire \UC|RwriteRDM~12_combout ;
wire \UC|RwriteRDM~13_combout ;
wire \UC|RwriteRDM~10_combout ;
wire \UC|RwriteRDM~7_combout ;
wire \DECOD|Decoder0~2_combout ;
wire \UC|selectRDM[1]~0_combout ;
wire \UC|writeRDM~0_combout ;
wire \UC|got0~5_combout ;
wire \UC|writeRDM~3_combout ;
wire \UC|writeRDM~4_combout ;
wire \UC|selectRDM[0]~1_combout ;
wire \UC|RwritePC~1_combout ;
wire \UC|RwriteRDM~8_combout ;
wire \UC|writeRDM~1_combout ;
wire \UC|writeRDM~2_combout ;
wire \UC|RwriteRDM~9_combout ;
wire \UC|writeRDM~5_combout ;
wire \ULA|Add0~9_combout ;
wire \ULA|Add0~10_combout ;
wire \ULA|Add0~11_combout ;
wire \ULA|Add0~12_combout ;
wire \ULA|Add0~23 ;
wire \ULA|Add0~25 ;
wire \ULA|Add0~27 ;
wire \ULA|Add0~29 ;
wire \ULA|Add0~30_combout ;
wire \ULA|Mux9~0_combout ;
wire \ULA|Mux9~1_combout ;
wire \ULA|Mux9~2_combout ;
wire \ULA|Mux9~3_combout ;
wire \ULA|Mux10~0_combout ;
wire \ULA|Mux10~1_combout ;
wire \ULA|Add0~28_combout ;
wire \ULA|Mux10~2_combout ;
wire \ULA|Mux10~3_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16_combout ;
wire \MEM|ram~53_combout ;
wire \MEM|ram_rtl_0_bypass[44]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ;
wire \MEM|ram~18_combout ;
wire \muxRDM|Mux10~0_combout ;
wire \muxREM|q[5]~8_combout ;
wire \MEM|ram~41_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7_combout ;
wire \MEM|ram~50_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ;
wire \MEM|ram~15_combout ;
wire \muxRDM|Mux13~0_combout ;
wire \muxREM|q[2]~5_combout ;
wire \MEM|ram~38_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21_combout ;
wire \MEM|ram~55_combout ;
wire \MEM|ram_rtl_0_bypass[48]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ;
wire \MEM|ram~20_combout ;
wire \muxRDM|Mux8~0_combout ;
wire \ULA|Add0~8_combout ;
wire \ULA|Add0~31 ;
wire \ULA|Add0~32_combout ;
wire \ULA|Mux8~0_combout ;
wire \ULA|Mux8~1_combout ;
wire \ULA|Mux8~2_combout ;
wire \ULA|Mux8~3_combout ;
wire \ULA|Equal0~1_combout ;
wire \ULA|Equal0~0_combout ;
wire \ULA|Equal0~6_combout ;
wire \ULA|Equal0~2_combout ;
wire \ULA|Equal0~3_combout ;
wire \ULA|Equal0~4_combout ;
wire \ULA|Equal0~5_combout ;
wire \ULA|Equal0~7_combout ;
wire \ffZ|conteudo~q ;
wire \UC|writePC~0_combout ;
wire \UC|RwriteRDM~6_combout ;
wire \UC|RwriteREM~0_combout ;
wire \UC|RwriteREM~1_combout ;
wire \UC|selectREM~combout ;
wire \muxREM|q[14]~2_combout ;
wire \MEM|ram~34_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10_combout ;
wire \MEM|ram~51_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ;
wire \MEM|ram~16_combout ;
wire \muxRDM|Mux12~0_combout ;
wire \ULA|Mux12~0_combout ;
wire \ULA|Mux12~1_combout ;
wire \ULA|Add0~24_combout ;
wire \ULA|Mux12~2_combout ;
wire \ULA|Mux12~3_combout ;
wire \ULA|Mux11~0_combout ;
wire \ULA|Mux11~1_combout ;
wire \ULA|Add0~26_combout ;
wire \ULA|Mux11~2_combout ;
wire \ULA|Mux11~3_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12_combout ;
wire \MEM|ram~52_combout ;
wire \MEM|ram_rtl_0_bypass[42]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ;
wire \MEM|ram~17_combout ;
wire \muxRDM|Mux11~0_combout ;
wire \UC|writePC~2_combout ;
wire \UC|RincrementPC~0_combout ;
wire \UC|got0~4_combout ;
wire \UC|got0~2_combout ;
wire \UC|got0~3_combout ;
wire \PC|counter[6]~44_combout ;
wire \PC|counter[6]~45_combout ;
wire \PC|counter[6]~46_combout ;
wire \PC|counter[4]~25 ;
wire \PC|counter[5]~26_combout ;
wire \PC|counter[5]~27 ;
wire \PC|counter[6]~28_combout ;
wire \PC|counter[6]~29 ;
wire \PC|counter[7]~30_combout ;
wire \PC|counter[7]~31 ;
wire \PC|counter[8]~32_combout ;
wire \PC|counter[8]~33 ;
wire \PC|counter[9]~34_combout ;
wire \PC|counter[9]~35 ;
wire \PC|counter[10]~36_combout ;
wire \PC|counter[10]~37 ;
wire \PC|counter[11]~38_combout ;
wire \PC|counter[11]~39 ;
wire \PC|counter[12]~40_combout ;
wire \PC|counter[12]~41 ;
wire \PC|counter[13]~42_combout ;
wire \PC|counter[13]~43 ;
wire \PC|counter[14]~47_combout ;
wire \PC|counter[14]~48 ;
wire \PC|counter[15]~49_combout ;
wire \muxREM|q[15]~1_combout ;
wire \MEM|ram~35_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4_combout ;
wire \MEM|ram~49_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ;
wire \MEM|ram~14_combout ;
wire \muxRDM|Mux14~0_combout ;
wire \ULA|Mux14~0_combout ;
wire \ULA|Mux14~1_combout ;
wire \ULA|Add0~20_combout ;
wire \ULA|Mux14~2_combout ;
wire \ULA|Mux14~3_combout ;
wire \ULA|Mux15~0_combout ;
wire \ULA|Add0~18_combout ;
wire \ULA|Mux15~1_combout ;
wire \ULA|Mux15~3_combout ;
wire \AC|conteudo[0]~feeder_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \MEM|ram~29_combout ;
wire \MEM|ram_rtl_0_bypass[34]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ;
wire \MEM|ram~13_combout ;
wire \muxRDM|Mux15~1_combout ;
wire \PC|counter[0]~17 ;
wire \PC|counter[1]~18_combout ;
wire \PC|counter[1]~19 ;
wire \PC|counter[2]~20_combout ;
wire \PC|counter[2]~21 ;
wire \PC|counter[3]~22_combout ;
wire \muxREM|q[3]~6_combout ;
wire \MEM|ram~39_combout ;
wire \MEM|ram_rtl_0_bypass[6]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[5]~feeder_combout ;
wire \MEM|ram~3_combout ;
wire \MEM|ram_rtl_0_bypass[11]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[10]~feeder_combout ;
wire \MEM|ram~4_combout ;
wire \MEM|ram_rtl_0_bypass[16]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[13]~feeder_combout ;
wire \MEM|ram~5_combout ;
wire \MEM|ram_rtl_0_bypass[3]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[1]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[2]~feeder_combout ;
wire \MEM|ram~2_combout ;
wire \MEM|ram~6_combout ;
wire \MEM|ram_rtl_0_bypass[29]~feeder_combout ;
wire \MEM|ram~10_combout ;
wire \MEM|ram~8_combout ;
wire \MEM|ram_rtl_0_bypass[27]~feeder_combout ;
wire \MEM|ram~9_combout ;
wire \MEM|ram~7_combout ;
wire \MEM|ram~11_combout ;
wire \MEM|ram~12_combout ;
wire \MEM|ram_rtl_0_bypass[50]~feeder_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24_combout ;
wire \MEM|ram~56_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ;
wire \MEM|ram~21_combout ;
wire \muxRDM|Mux7~0_combout ;
wire \ULA|Mux7~0_combout ;
wire \ULA|Mux7~1_combout ;
wire \ULA|Add0~7_combout ;
wire \ULA|Add0~33 ;
wire \ULA|Add0~34_combout ;
wire \ULA|Mux7~2_combout ;
wire \ULA|Mux7~3_combout ;
wire \ULA|Add0~35 ;
wire \ULA|Add0~37 ;
wire \ULA|Add0~39 ;
wire \ULA|Add0~41 ;
wire \ULA|Add0~42_combout ;
wire \ULA|Mux3~0_combout ;
wire \ULA|Mux3~1_combout ;
wire \ULA|Mux3~2_combout ;
wire \ULA|Mux3~3_combout ;
wire \ULA|Add0~43 ;
wire \ULA|Add0~45 ;
wire \ULA|Add0~47 ;
wire \ULA|Add0~48_combout ;
wire \ULA|Mux0~0_combout ;
wire \ULA|Mux0~1_combout ;
wire \ULA|Mux0~3_combout ;
wire \ffN|conteudo~q ;
wire \ULA|Mux1~0_combout ;
wire \ULA|Mux1~1_combout ;
wire \ULA|Add0~46_combout ;
wire \ULA|Mux1~2_combout ;
wire \ULA|Mux1~3_combout ;
wire \MEM|ram_rtl_0_bypass[62]~feeder_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42_combout ;
wire \MEM|ram~62_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ;
wire \MEM|ram~27_combout ;
wire \muxRDM|Mux1~0_combout ;
wire \UC|RopULA~6_combout ;
wire \UC|RopULA~5_combout ;
wire \UC|opULA[1]~1_combout ;
wire \ULA|Mux6~2_combout ;
wire \ULA|Mux6~3_combout ;
wire \ULA|Add0~36_combout ;
wire \ULA|Mux6~5_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28_combout ;
wire \MEM|ram~57_combout ;
wire \MEM|ram_rtl_0_bypass[52]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ;
wire \MEM|ram~22_combout ;
wire \muxRDM|Mux6~0_combout ;
wire \UC|RwriteAC~0_combout ;
wire \UC|RopULA~0_combout ;
wire \UC|RopULA~4_combout ;
wire \ULA|Mux6~0_combout ;
wire \ULA|Mux2~2_combout ;
wire \ULA|Add0~44_combout ;
wire \ULA|Mux2~0_combout ;
wire \ULA|Mux2~1_combout ;
wire \ULA|Mux2~3_combout ;
wire \MEM|ram_rtl_0_bypass[60]~feeder_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40_combout ;
wire \MEM|ram~61_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ;
wire \MEM|ram~26_combout ;
wire \muxRDM|Mux2~0_combout ;
wire \DECOD|Decoder0~1_combout ;
wire \DECOD|Decoder0~5_combout ;
wire \UC|got0~1_combout ;
wire \UC|got0~0_combout ;
wire \UC|always0~1_combout ;
wire \UC|always0~2_combout ;
wire \UC|always0~3_combout ;
wire \UC|writePC~1_combout ;
wire \UC|always0~4_combout ;
wire \UC|always0~5_combout ;
wire \UC|t1~0_combout ;
wire \UC|t1~1_combout ;
wire \UC|t1~q ;
wire \UC|t4~0_combout ;
wire \UC|t7~1_combout ;
wire \UC|t6~0_combout ;
wire \UC|t6~1_combout ;
wire \UC|t6~q ;
wire \UC|t7~0_combout ;
wire \UC|t9~0_combout ;
wire \UC|t8~0_combout ;
wire \UC|t8~q ;
wire \UC|selectRDM[0]~2_combout ;
wire \UC|selectRDM[1]~5_combout ;
wire \UC|selectRDM[1]~4_combout ;
wire \UC|RselectRDM~0_combout ;
wire \UC|selectRDM[1]~6_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37_combout ;
wire \MEM|ram~60_combout ;
wire \MEM|ram_rtl_0_bypass[58]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ;
wire \MEM|ram~25_combout ;
wire \muxRDM|Mux3~0_combout ;
wire \UC|RopULA~3_combout ;
wire \ULA|Add0~4_combout ;
wire \ULA|Add0~40_combout ;
wire \ULA|Mux4~2_combout ;
wire \ULA|Mux4~0_combout ;
wire \ULA|Mux4~1_combout ;
wire \ULA|Mux4~3_combout ;
wire \MEM|ram_rtl_0_bypass[56]~feeder_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34_combout ;
wire \MEM|ram~59_combout ;
wire \MEM|ram_rtl_0_bypass[55]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ;
wire \MEM|ram~24_combout ;
wire \muxRDM|Mux4~0_combout ;
wire \DECOD|Decoder0~6_combout ;
wire \muxRDM|Mux15~0_combout ;
wire \MEM|ram_rtl_0_bypass[64]~feeder_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45_combout ;
wire \MEM|ram~63_combout ;
wire \MEM|ram_rtl_0_bypass[63]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ;
wire \MEM|ram~28_combout ;
wire \muxRDM|Mux0~0_combout ;
wire \UC|RwriteAC~5_combout ;
wire \ULA|Mux6~1_combout ;
wire \ULA|Mux5~0_combout ;
wire \ULA|Mux5~1_combout ;
wire \ULA|Add0~38_combout ;
wire \ULA|Mux5~2_combout ;
wire \ULA|Mux5~3_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout ;
wire \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31_combout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30_combout ;
wire \MEM|ram~58_combout ;
wire \MEM|ram_rtl_0_bypass[53]~0_combout ;
wire \MEM|ram_rtl_0_bypass[54]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ;
wire \MEM|ram~23_combout ;
wire \muxRDM|Mux5~0_combout ;
wire \UC|RwriteAC~1_combout ;
wire \UC|always0~0_combout ;
wire \UC|t0~0_combout ;
wire \UC|t0~q ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~2_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~5_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~8_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~11_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~14_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~17_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~20_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~23_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~26_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~29_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~32_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~35_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~38_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~41_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~44_combout ;
wire \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~47_combout ;
wire \UC|trLDD~combout ;
wire [15:0] \AC|conteudo ;
wire [2:0] \UC|opULA ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|addr_store_b ;
wire [3:0] \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|addrstall_reg_b ;
wire [15:0] \CON|count_p ;
wire [1:0] \DISC|disc_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \REM|conteudo ;
wire [14:0] \CON|count_s ;
wire [15:0] \PC|counter ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|address_reg_b ;
wire [15:0] \RI|conteudo ;
wire [0:64] \MEM|ram_rtl_0_bypass ;
wire [2:0] \MEM|ram_rtl_1|auto_generated|address_reg_b ;
wire [15:0] \RDM|conteudo ;

wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;

assign \DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout  = \DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout  = \MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \T0~output (
	.i(!\UC|t0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T0~output_o ),
	.obar());
// synopsys translate_off
defparam \T0~output .bus_hold = "false";
defparam \T0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \T1~output (
	.i(\UC|t1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T1~output_o ),
	.obar());
// synopsys translate_off
defparam \T1~output .bus_hold = "false";
defparam \T1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \T2~output (
	.i(\UC|t2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T2~output_o ),
	.obar());
// synopsys translate_off
defparam \T2~output .bus_hold = "false";
defparam \T2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \T3~output (
	.i(\UC|t3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T3~output_o ),
	.obar());
// synopsys translate_off
defparam \T3~output .bus_hold = "false";
defparam \T3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \T4~output (
	.i(\UC|t4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T4~output_o ),
	.obar());
// synopsys translate_off
defparam \T4~output .bus_hold = "false";
defparam \T4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \T5~output (
	.i(\UC|t5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T5~output_o ),
	.obar());
// synopsys translate_off
defparam \T5~output .bus_hold = "false";
defparam \T5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \T6~output (
	.i(\UC|t6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T6~output_o ),
	.obar());
// synopsys translate_off
defparam \T6~output .bus_hold = "false";
defparam \T6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \T7~output (
	.i(\UC|t7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T7~output_o ),
	.obar());
// synopsys translate_off
defparam \T7~output .bus_hold = "false";
defparam \T7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \T8~output (
	.i(\UC|t8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T8~output_o ),
	.obar());
// synopsys translate_off
defparam \T8~output .bus_hold = "false";
defparam \T8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \T9~output (
	.i(\UC|t9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T9~output_o ),
	.obar());
// synopsys translate_off
defparam \T9~output .bus_hold = "false";
defparam \T9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \waitTR~output (
	.i(\CON|r_waitTR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\waitTR~output_o ),
	.obar());
// synopsys translate_off
defparam \waitTR~output .bus_hold = "false";
defparam \waitTR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \data_p[0]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[0]~output .bus_hold = "false";
defparam \data_p[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \data_p[1]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[1]~output .bus_hold = "false";
defparam \data_p[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \data_p[2]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[2]~output .bus_hold = "false";
defparam \data_p[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \data_p[3]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[3]~output .bus_hold = "false";
defparam \data_p[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \data_p[4]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[4]~output .bus_hold = "false";
defparam \data_p[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \data_p[5]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[5]~output .bus_hold = "false";
defparam \data_p[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \data_p[6]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[6]~output .bus_hold = "false";
defparam \data_p[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \data_p[7]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[7]~output .bus_hold = "false";
defparam \data_p[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \data_p[8]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[8]~output .bus_hold = "false";
defparam \data_p[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \data_p[9]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[9]~output .bus_hold = "false";
defparam \data_p[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \data_p[10]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[10]~output .bus_hold = "false";
defparam \data_p[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \data_p[11]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[11]~output .bus_hold = "false";
defparam \data_p[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \data_p[12]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[12]~output .bus_hold = "false";
defparam \data_p[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \data_p[13]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[13]~output .bus_hold = "false";
defparam \data_p[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \data_p[14]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[14]~output .bus_hold = "false";
defparam \data_p[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \data_p[15]~output (
	.i(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_p[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_p[15]~output .bus_hold = "false";
defparam \data_p[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \addr_p[0]~output (
	.i(\CON|count_s [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[0]~output .bus_hold = "false";
defparam \addr_p[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \addr_p[1]~output (
	.i(\CON|count_s [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[1]~output .bus_hold = "false";
defparam \addr_p[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \addr_p[2]~output (
	.i(\CON|count_s [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[2]~output .bus_hold = "false";
defparam \addr_p[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \addr_p[3]~output (
	.i(\CON|count_s [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[3]~output .bus_hold = "false";
defparam \addr_p[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \addr_p[4]~output (
	.i(\CON|count_s [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[4]~output .bus_hold = "false";
defparam \addr_p[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \addr_p[5]~output (
	.i(\CON|count_s [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[5]~output .bus_hold = "false";
defparam \addr_p[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \addr_p[6]~output (
	.i(\CON|count_s [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[6]~output .bus_hold = "false";
defparam \addr_p[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \addr_p[7]~output (
	.i(\CON|count_s [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[7]~output .bus_hold = "false";
defparam \addr_p[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \addr_p[8]~output (
	.i(\CON|count_s [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[8]~output .bus_hold = "false";
defparam \addr_p[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \addr_p[9]~output (
	.i(\CON|count_s [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[9]~output .bus_hold = "false";
defparam \addr_p[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \addr_p[10]~output (
	.i(\CON|count_s [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[10]~output .bus_hold = "false";
defparam \addr_p[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \addr_p[11]~output (
	.i(\CON|count_s [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[11]~output .bus_hold = "false";
defparam \addr_p[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \addr_p[12]~output (
	.i(\CON|count_s [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[12]~output .bus_hold = "false";
defparam \addr_p[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \addr_p[13]~output (
	.i(\CON|count_s [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[13]~output .bus_hold = "false";
defparam \addr_p[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \addr_p[14]~output (
	.i(!\CON|count_p [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[14]~output .bus_hold = "false";
defparam \addr_p[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \addr_p[15]~output (
	.i(!\CON|count_p [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_p[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_p[15]~output .bus_hold = "false";
defparam \addr_p[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \tr_p~output (
	.i(\CON|r_tr_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tr_p~output_o ),
	.obar());
// synopsys translate_off
defparam \tr_p~output .bus_hold = "false";
defparam \tr_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \qMEM[0]~output (
	.i(\MEM|ram~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[0]~output .bus_hold = "false";
defparam \qMEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \qMEM[1]~output (
	.i(\MEM|ram~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[1]~output .bus_hold = "false";
defparam \qMEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \qMEM[2]~output (
	.i(\MEM|ram~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[2]~output .bus_hold = "false";
defparam \qMEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \qMEM[3]~output (
	.i(\MEM|ram~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[3]~output .bus_hold = "false";
defparam \qMEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \qMEM[4]~output (
	.i(\MEM|ram~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[4]~output .bus_hold = "false";
defparam \qMEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \qMEM[5]~output (
	.i(\MEM|ram~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[5]~output .bus_hold = "false";
defparam \qMEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \qMEM[6]~output (
	.i(\MEM|ram~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[6]~output .bus_hold = "false";
defparam \qMEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \qMEM[7]~output (
	.i(\MEM|ram~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[7]~output .bus_hold = "false";
defparam \qMEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \qMEM[8]~output (
	.i(\MEM|ram~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[8]~output .bus_hold = "false";
defparam \qMEM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \qMEM[9]~output (
	.i(\MEM|ram~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[9]~output .bus_hold = "false";
defparam \qMEM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \qMEM[10]~output (
	.i(\MEM|ram~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[10]~output .bus_hold = "false";
defparam \qMEM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \qMEM[11]~output (
	.i(\MEM|ram~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[11]~output .bus_hold = "false";
defparam \qMEM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \qMEM[12]~output (
	.i(\MEM|ram~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[12]~output .bus_hold = "false";
defparam \qMEM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \qMEM[13]~output (
	.i(\MEM|ram~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[13]~output .bus_hold = "false";
defparam \qMEM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \qMEM[14]~output (
	.i(\MEM|ram~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[14]~output .bus_hold = "false";
defparam \qMEM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \qMEM[15]~output (
	.i(\MEM|ram~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[15]~output .bus_hold = "false";
defparam \qMEM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \qREM[0]~output (
	.i(\REM|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[0]~output .bus_hold = "false";
defparam \qREM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \qREM[1]~output (
	.i(\REM|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[1]~output .bus_hold = "false";
defparam \qREM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \qREM[2]~output (
	.i(\REM|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[2]~output .bus_hold = "false";
defparam \qREM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \qREM[3]~output (
	.i(\REM|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[3]~output .bus_hold = "false";
defparam \qREM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \qREM[4]~output (
	.i(\REM|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[4]~output .bus_hold = "false";
defparam \qREM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \qREM[5]~output (
	.i(\REM|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[5]~output .bus_hold = "false";
defparam \qREM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \qREM[6]~output (
	.i(\REM|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[6]~output .bus_hold = "false";
defparam \qREM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \qREM[7]~output (
	.i(\REM|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[7]~output .bus_hold = "false";
defparam \qREM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \qREM[8]~output (
	.i(\REM|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[8]~output .bus_hold = "false";
defparam \qREM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \qREM[9]~output (
	.i(\REM|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[9]~output .bus_hold = "false";
defparam \qREM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \qREM[10]~output (
	.i(\REM|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[10]~output .bus_hold = "false";
defparam \qREM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \qREM[11]~output (
	.i(\REM|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[11]~output .bus_hold = "false";
defparam \qREM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \qREM[12]~output (
	.i(\REM|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[12]~output .bus_hold = "false";
defparam \qREM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \qREM[13]~output (
	.i(\REM|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[13]~output .bus_hold = "false";
defparam \qREM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \qREM[14]~output (
	.i(\REM|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[14]~output .bus_hold = "false";
defparam \qREM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \qREM[15]~output (
	.i(\REM|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[15]~output .bus_hold = "false";
defparam \qREM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \trLDD~output (
	.i(\UC|trLDD~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trLDD~output_o ),
	.obar());
// synopsys translate_off
defparam \trLDD~output .bus_hold = "false";
defparam \trLDD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \qRDM[0]~output (
	.i(\RDM|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[0]~output .bus_hold = "false";
defparam \qRDM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \qRDM[1]~output (
	.i(\RDM|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[1]~output .bus_hold = "false";
defparam \qRDM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \qRDM[2]~output (
	.i(\RDM|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[2]~output .bus_hold = "false";
defparam \qRDM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \qRDM[3]~output (
	.i(\RDM|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[3]~output .bus_hold = "false";
defparam \qRDM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \qRDM[4]~output (
	.i(\RDM|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[4]~output .bus_hold = "false";
defparam \qRDM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \qRDM[5]~output (
	.i(\RDM|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[5]~output .bus_hold = "false";
defparam \qRDM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \qRDM[6]~output (
	.i(\RDM|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[6]~output .bus_hold = "false";
defparam \qRDM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \qRDM[7]~output (
	.i(\RDM|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[7]~output .bus_hold = "false";
defparam \qRDM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \qRDM[8]~output (
	.i(\RDM|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[8]~output .bus_hold = "false";
defparam \qRDM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \qRDM[9]~output (
	.i(\RDM|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[9]~output .bus_hold = "false";
defparam \qRDM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \qRDM[10]~output (
	.i(\RDM|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[10]~output .bus_hold = "false";
defparam \qRDM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \qRDM[11]~output (
	.i(\RDM|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[11]~output .bus_hold = "false";
defparam \qRDM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \qRDM[12]~output (
	.i(\RDM|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[12]~output .bus_hold = "false";
defparam \qRDM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \qRDM[13]~output (
	.i(\RDM|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[13]~output .bus_hold = "false";
defparam \qRDM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \qRDM[14]~output (
	.i(\RDM|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[14]~output .bus_hold = "false";
defparam \qRDM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \qRDM[15]~output (
	.i(\RDM|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[15]~output .bus_hold = "false";
defparam \qRDM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N1
cycloneive_io_ibuf \clk_kit~input (
	.i(clk_kit),
	.ibar(gnd),
	.o(\clk_kit~input_o ));
// synopsys translate_off
defparam \clk_kit~input .bus_hold = "false";
defparam \clk_kit~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \clk_kit~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_kit~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_kit~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_kit~inputclkctrl .clock_type = "global clock";
defparam \clk_kit~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \ULA|Mux6~4 (
// Equation(s):
// \ULA|Mux6~4_combout  = (\ULA|Mux6~0_combout  & (\ULA|Mux6~1_combout  & ((\RDM|conteudo [9]) # (\AC|conteudo [9])))) # (!\ULA|Mux6~0_combout  & (((\RDM|conteudo [9] & \AC|conteudo [9])) # (!\ULA|Mux6~1_combout )))

	.dataa(\RDM|conteudo [9]),
	.datab(\AC|conteudo [9]),
	.datac(\ULA|Mux6~0_combout ),
	.datad(\ULA|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~4 .lut_mask = 16'hE80F;
defparam \ULA|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \UC|RopULA~1 (
// Equation(s):
// \UC|RopULA~1_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [11] & ((\RI|conteudo [12]) # (\RI|conteudo [13]))))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\UC|RopULA~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~1 .lut_mask = 16'h000E;
defparam \UC|RopULA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \UC|opULA[0]~0 (
// Equation(s):
// \UC|opULA[0]~0_combout  = (\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))

	.dataa(\UC|RopULA~1_combout ),
	.datab(\UC|RopULA~0_combout ),
	.datac(gnd),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\UC|opULA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~0 .lut_mask = 16'hFF88;
defparam \UC|opULA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \ULA|Mux0~2 (
// Equation(s):
// \ULA|Mux0~2_combout  = (\RDM|conteudo [15] & ((\UC|opULA[0]~0_combout ) # ((\ffN|conteudo~q  & !\UC|opULA [2])))) # (!\RDM|conteudo [15] & (\ffN|conteudo~q  & (!\UC|opULA [2] & \UC|opULA[0]~0_combout )))

	.dataa(\ffN|conteudo~q ),
	.datab(\RDM|conteudo [15]),
	.datac(\UC|opULA [2]),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~2 .lut_mask = 16'hCE08;
defparam \ULA|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \ULA|Add0~0 (
// Equation(s):
// \ULA|Add0~0_combout  = \RDM|conteudo [15] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~1_combout ),
	.datab(\UC|RopULA~0_combout ),
	.datac(\UC|RopULA~3_combout ),
	.datad(\RDM|conteudo [15]),
	.cin(gnd),
	.combout(\ULA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~0 .lut_mask = 16'h07F8;
defparam \ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_combout  = \RDM|conteudo [14] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))))

	.dataa(\UC|RopULA~3_combout ),
	.datab(\RDM|conteudo [14]),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~1_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~1 .lut_mask = 16'h3666;
defparam \ULA|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \ULA|Add0~2 (
// Equation(s):
// \ULA|Add0~2_combout  = \RDM|conteudo [13] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))))

	.dataa(\UC|RopULA~3_combout ),
	.datab(\RDM|conteudo [13]),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~1_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~2 .lut_mask = 16'h3666;
defparam \ULA|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \ULA|Add0~3 (
// Equation(s):
// \ULA|Add0~3_combout  = \RDM|conteudo [12] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))))

	.dataa(\UC|RopULA~3_combout ),
	.datab(\RDM|conteudo [12]),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~1_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~3 .lut_mask = 16'h3666;
defparam \ULA|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_combout  = \RDM|conteudo [10] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))))

	.dataa(\UC|RopULA~3_combout ),
	.datab(\RDM|conteudo [10]),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~1_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~5 .lut_mask = 16'h3666;
defparam \ULA|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \ULA|Add0~6 (
// Equation(s):
// \ULA|Add0~6_combout  = \RDM|conteudo [9] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~1_combout ),
	.datab(\UC|RopULA~0_combout ),
	.datac(\UC|RopULA~3_combout ),
	.datad(\RDM|conteudo [9]),
	.cin(gnd),
	.combout(\ULA|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~6 .lut_mask = 16'h07F8;
defparam \ULA|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \CON|Add1~0 (
// Equation(s):
// \CON|Add1~0_combout  = \CON|count_s [0] $ (VCC)
// \CON|Add1~1  = CARRY(\CON|count_s [0])

	.dataa(gnd),
	.datab(\CON|count_s [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CON|Add1~0_combout ),
	.cout(\CON|Add1~1 ));
// synopsys translate_off
defparam \CON|Add1~0 .lut_mask = 16'h33CC;
defparam \CON|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \CON|Selector32~0 (
// Equation(s):
// \CON|Selector32~0_combout  = (\CON|estado.S0~q  & \CON|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~0_combout ),
	.cin(gnd),
	.combout(\CON|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector32~0 .lut_mask = 16'hF000;
defparam \CON|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \CON|estado.S6 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CON|estado.S5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|estado.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|estado.S6 .is_wysiwyg = "true";
defparam \CON|estado.S6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \DECOD|Decoder0~0 (
// Equation(s):
// \DECOD|Decoder0~0_combout  = (!\RI|conteudo [13] & (\RI|conteudo [15] & (!\RI|conteudo [12] & !\RI|conteudo [14])))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [15]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~0 .lut_mask = 16'h0004;
defparam \DECOD|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \CON|Selector37~0 (
// Equation(s):
// \CON|Selector37~0_combout  = (\UC|RwriteAC~0_combout  & (!\CON|estado.S0~q  & \DECOD|Decoder0~0_combout ))

	.dataa(\UC|RwriteAC~0_combout ),
	.datab(\CON|estado.S0~q ),
	.datac(gnd),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CON|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector37~0 .lut_mask = 16'h2200;
defparam \CON|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \DECOD|Decoder0~9 (
// Equation(s):
// \DECOD|Decoder0~9_combout  = (!\RI|conteudo [11] & \DECOD|Decoder0~0_combout )

	.dataa(\RI|conteudo [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DECOD|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~9 .lut_mask = 16'h5500;
defparam \DECOD|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \CON|Selector37~1 (
// Equation(s):
// \CON|Selector37~1_combout  = (\CON|estado.S6~q  & (((\CON|Selector37~0_combout  & !\DECOD|Decoder0~9_combout )) # (!\CON|LessThan0~4_combout ))) # (!\CON|estado.S6~q  & (\CON|Selector37~0_combout  & ((!\DECOD|Decoder0~9_combout ))))

	.dataa(\CON|estado.S6~q ),
	.datab(\CON|Selector37~0_combout ),
	.datac(\CON|LessThan0~4_combout ),
	.datad(\DECOD|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\CON|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector37~1 .lut_mask = 16'h0ACE;
defparam \CON|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \CON|estado.S4 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector37~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|estado.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|estado.S4 .is_wysiwyg = "true";
defparam \CON|estado.S4 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \CON|estado.S5 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CON|estado.S4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|estado.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|estado.S5 .is_wysiwyg = "true";
defparam \CON|estado.S5 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N7
dffeas \CON|estado.S3 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CON|estado.S2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|estado.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|estado.S3 .is_wysiwyg = "true";
defparam \CON|estado.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \CON|Selector34~0 (
// Equation(s):
// \CON|Selector34~0_combout  = (\CON|estado.S3~q  & (((\CON|Selector37~0_combout  & \DECOD|Decoder0~9_combout )) # (!\CON|LessThan0~4_combout ))) # (!\CON|estado.S3~q  & (\CON|Selector37~0_combout  & ((\DECOD|Decoder0~9_combout ))))

	.dataa(\CON|estado.S3~q ),
	.datab(\CON|Selector37~0_combout ),
	.datac(\CON|LessThan0~4_combout ),
	.datad(\DECOD|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\CON|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector34~0 .lut_mask = 16'hCE0A;
defparam \CON|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \CON|estado.S1 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|estado.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|estado.S1 .is_wysiwyg = "true";
defparam \CON|estado.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \CON|estado.S2~feeder (
// Equation(s):
// \CON|estado.S2~feeder_combout  = \CON|estado.S1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CON|estado.S1~q ),
	.cin(gnd),
	.combout(\CON|estado.S2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CON|estado.S2~feeder .lut_mask = 16'hFF00;
defparam \CON|estado.S2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \CON|estado.S2 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|estado.S2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|estado.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|estado.S2 .is_wysiwyg = "true";
defparam \CON|estado.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \CON|WideOr2~0 (
// Equation(s):
// \CON|WideOr2~0_combout  = ((\CON|estado.S5~q ) # (\CON|estado.S2~q )) # (!\CON|estado.S0~q )

	.dataa(gnd),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|estado.S5~q ),
	.datad(\CON|estado.S2~q ),
	.cin(gnd),
	.combout(\CON|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|WideOr2~0 .lut_mask = 16'hFFF3;
defparam \CON|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \CON|count_s[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[0] .is_wysiwyg = "true";
defparam \CON|count_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \CON|Add1~2 (
// Equation(s):
// \CON|Add1~2_combout  = (\CON|count_s [1] & (!\CON|Add1~1 )) # (!\CON|count_s [1] & ((\CON|Add1~1 ) # (GND)))
// \CON|Add1~3  = CARRY((!\CON|Add1~1 ) # (!\CON|count_s [1]))

	.dataa(\CON|count_s [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~1 ),
	.combout(\CON|Add1~2_combout ),
	.cout(\CON|Add1~3 ));
// synopsys translate_off
defparam \CON|Add1~2 .lut_mask = 16'h5A5F;
defparam \CON|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \CON|Selector31~0 (
// Equation(s):
// \CON|Selector31~0_combout  = (\CON|estado.S0~q  & \CON|Add1~2_combout )

	.dataa(gnd),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CON|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector31~0 .lut_mask = 16'hC0C0;
defparam \CON|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \CON|count_s[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[1] .is_wysiwyg = "true";
defparam \CON|count_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \CON|Add1~4 (
// Equation(s):
// \CON|Add1~4_combout  = (\CON|count_s [2] & (\CON|Add1~3  $ (GND))) # (!\CON|count_s [2] & (!\CON|Add1~3  & VCC))
// \CON|Add1~5  = CARRY((\CON|count_s [2] & !\CON|Add1~3 ))

	.dataa(gnd),
	.datab(\CON|count_s [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~3 ),
	.combout(\CON|Add1~4_combout ),
	.cout(\CON|Add1~5 ));
// synopsys translate_off
defparam \CON|Add1~4 .lut_mask = 16'hC30C;
defparam \CON|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \CON|Selector30~0 (
// Equation(s):
// \CON|Selector30~0_combout  = (\CON|estado.S0~q  & \CON|Add1~4_combout )

	.dataa(gnd),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CON|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector30~0 .lut_mask = 16'hC0C0;
defparam \CON|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \CON|count_s[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[2] .is_wysiwyg = "true";
defparam \CON|count_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \CON|Add1~6 (
// Equation(s):
// \CON|Add1~6_combout  = (\CON|count_s [3] & (!\CON|Add1~5 )) # (!\CON|count_s [3] & ((\CON|Add1~5 ) # (GND)))
// \CON|Add1~7  = CARRY((!\CON|Add1~5 ) # (!\CON|count_s [3]))

	.dataa(gnd),
	.datab(\CON|count_s [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~5 ),
	.combout(\CON|Add1~6_combout ),
	.cout(\CON|Add1~7 ));
// synopsys translate_off
defparam \CON|Add1~6 .lut_mask = 16'h3C3F;
defparam \CON|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \CON|Add1~8 (
// Equation(s):
// \CON|Add1~8_combout  = (\CON|count_s [4] & (\CON|Add1~7  $ (GND))) # (!\CON|count_s [4] & (!\CON|Add1~7  & VCC))
// \CON|Add1~9  = CARRY((\CON|count_s [4] & !\CON|Add1~7 ))

	.dataa(gnd),
	.datab(\CON|count_s [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~7 ),
	.combout(\CON|Add1~8_combout ),
	.cout(\CON|Add1~9 ));
// synopsys translate_off
defparam \CON|Add1~8 .lut_mask = 16'hC30C;
defparam \CON|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \CON|Selector28~0 (
// Equation(s):
// \CON|Selector28~0_combout  = (\CON|estado.S0~q  & \CON|Add1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~8_combout ),
	.cin(gnd),
	.combout(\CON|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector28~0 .lut_mask = 16'hF000;
defparam \CON|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N29
dffeas \CON|count_s[4] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[4] .is_wysiwyg = "true";
defparam \CON|count_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \CON|Add1~10 (
// Equation(s):
// \CON|Add1~10_combout  = (\CON|count_s [5] & (!\CON|Add1~9 )) # (!\CON|count_s [5] & ((\CON|Add1~9 ) # (GND)))
// \CON|Add1~11  = CARRY((!\CON|Add1~9 ) # (!\CON|count_s [5]))

	.dataa(\CON|count_s [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~9 ),
	.combout(\CON|Add1~10_combout ),
	.cout(\CON|Add1~11 ));
// synopsys translate_off
defparam \CON|Add1~10 .lut_mask = 16'h5A5F;
defparam \CON|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \CON|Selector27~0 (
// Equation(s):
// \CON|Selector27~0_combout  = (\CON|estado.S0~q  & \CON|Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~10_combout ),
	.cin(gnd),
	.combout(\CON|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector27~0 .lut_mask = 16'hF000;
defparam \CON|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N31
dffeas \CON|count_s[5] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[5] .is_wysiwyg = "true";
defparam \CON|count_s[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \CON|Add1~12 (
// Equation(s):
// \CON|Add1~12_combout  = (\CON|count_s [6] & (\CON|Add1~11  $ (GND))) # (!\CON|count_s [6] & (!\CON|Add1~11  & VCC))
// \CON|Add1~13  = CARRY((\CON|count_s [6] & !\CON|Add1~11 ))

	.dataa(gnd),
	.datab(\CON|count_s [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~11 ),
	.combout(\CON|Add1~12_combout ),
	.cout(\CON|Add1~13 ));
// synopsys translate_off
defparam \CON|Add1~12 .lut_mask = 16'hC30C;
defparam \CON|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \CON|Selector26~0 (
// Equation(s):
// \CON|Selector26~0_combout  = (\CON|estado.S0~q  & \CON|Add1~12_combout )

	.dataa(gnd),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|Add1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CON|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector26~0 .lut_mask = 16'hC0C0;
defparam \CON|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \CON|count_s[6] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[6] .is_wysiwyg = "true";
defparam \CON|count_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \CON|Add1~14 (
// Equation(s):
// \CON|Add1~14_combout  = (\CON|count_s [7] & (!\CON|Add1~13 )) # (!\CON|count_s [7] & ((\CON|Add1~13 ) # (GND)))
// \CON|Add1~15  = CARRY((!\CON|Add1~13 ) # (!\CON|count_s [7]))

	.dataa(gnd),
	.datab(\CON|count_s [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~13 ),
	.combout(\CON|Add1~14_combout ),
	.cout(\CON|Add1~15 ));
// synopsys translate_off
defparam \CON|Add1~14 .lut_mask = 16'h3C3F;
defparam \CON|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \CON|Selector25~0 (
// Equation(s):
// \CON|Selector25~0_combout  = (\CON|estado.S0~q  & \CON|Add1~14_combout )

	.dataa(gnd),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|Add1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CON|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector25~0 .lut_mask = 16'hC0C0;
defparam \CON|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N1
dffeas \CON|count_s[7] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[7] .is_wysiwyg = "true";
defparam \CON|count_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \CON|Add1~16 (
// Equation(s):
// \CON|Add1~16_combout  = (\CON|count_s [8] & (\CON|Add1~15  $ (GND))) # (!\CON|count_s [8] & (!\CON|Add1~15  & VCC))
// \CON|Add1~17  = CARRY((\CON|count_s [8] & !\CON|Add1~15 ))

	.dataa(gnd),
	.datab(\CON|count_s [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~15 ),
	.combout(\CON|Add1~16_combout ),
	.cout(\CON|Add1~17 ));
// synopsys translate_off
defparam \CON|Add1~16 .lut_mask = 16'hC30C;
defparam \CON|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \CON|Selector24~0 (
// Equation(s):
// \CON|Selector24~0_combout  = (\CON|estado.S0~q  & \CON|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~16_combout ),
	.cin(gnd),
	.combout(\CON|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector24~0 .lut_mask = 16'hF000;
defparam \CON|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \CON|count_s[8] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[8] .is_wysiwyg = "true";
defparam \CON|count_s[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \CON|Add1~18 (
// Equation(s):
// \CON|Add1~18_combout  = (\CON|count_s [9] & (!\CON|Add1~17 )) # (!\CON|count_s [9] & ((\CON|Add1~17 ) # (GND)))
// \CON|Add1~19  = CARRY((!\CON|Add1~17 ) # (!\CON|count_s [9]))

	.dataa(\CON|count_s [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~17 ),
	.combout(\CON|Add1~18_combout ),
	.cout(\CON|Add1~19 ));
// synopsys translate_off
defparam \CON|Add1~18 .lut_mask = 16'h5A5F;
defparam \CON|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \CON|Selector23~0 (
// Equation(s):
// \CON|Selector23~0_combout  = (\CON|estado.S0~q  & \CON|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~18_combout ),
	.cin(gnd),
	.combout(\CON|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector23~0 .lut_mask = 16'hF000;
defparam \CON|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N5
dffeas \CON|count_s[9] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[9] .is_wysiwyg = "true";
defparam \CON|count_s[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \CON|Add1~20 (
// Equation(s):
// \CON|Add1~20_combout  = (\CON|count_s [10] & (\CON|Add1~19  $ (GND))) # (!\CON|count_s [10] & (!\CON|Add1~19  & VCC))
// \CON|Add1~21  = CARRY((\CON|count_s [10] & !\CON|Add1~19 ))

	.dataa(gnd),
	.datab(\CON|count_s [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~19 ),
	.combout(\CON|Add1~20_combout ),
	.cout(\CON|Add1~21 ));
// synopsys translate_off
defparam \CON|Add1~20 .lut_mask = 16'hC30C;
defparam \CON|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \CON|Selector22~0 (
// Equation(s):
// \CON|Selector22~0_combout  = (\CON|estado.S0~q  & \CON|Add1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~20_combout ),
	.cin(gnd),
	.combout(\CON|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector22~0 .lut_mask = 16'hF000;
defparam \CON|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \CON|count_s[10] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[10] .is_wysiwyg = "true";
defparam \CON|count_s[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \CON|Add1~22 (
// Equation(s):
// \CON|Add1~22_combout  = (\CON|count_s [11] & (!\CON|Add1~21 )) # (!\CON|count_s [11] & ((\CON|Add1~21 ) # (GND)))
// \CON|Add1~23  = CARRY((!\CON|Add1~21 ) # (!\CON|count_s [11]))

	.dataa(\CON|count_s [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~21 ),
	.combout(\CON|Add1~22_combout ),
	.cout(\CON|Add1~23 ));
// synopsys translate_off
defparam \CON|Add1~22 .lut_mask = 16'h5A5F;
defparam \CON|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \CON|Selector21~0 (
// Equation(s):
// \CON|Selector21~0_combout  = (\CON|estado.S0~q  & \CON|Add1~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~22_combout ),
	.cin(gnd),
	.combout(\CON|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector21~0 .lut_mask = 16'hF000;
defparam \CON|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \CON|count_s[11] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[11] .is_wysiwyg = "true";
defparam \CON|count_s[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \CON|Add1~24 (
// Equation(s):
// \CON|Add1~24_combout  = (\CON|count_s [12] & (\CON|Add1~23  $ (GND))) # (!\CON|count_s [12] & (!\CON|Add1~23  & VCC))
// \CON|Add1~25  = CARRY((\CON|count_s [12] & !\CON|Add1~23 ))

	.dataa(\CON|count_s [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~23 ),
	.combout(\CON|Add1~24_combout ),
	.cout(\CON|Add1~25 ));
// synopsys translate_off
defparam \CON|Add1~24 .lut_mask = 16'hA50A;
defparam \CON|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \CON|Selector20~0 (
// Equation(s):
// \CON|Selector20~0_combout  = (\CON|estado.S0~q  & \CON|Add1~24_combout )

	.dataa(gnd),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|Add1~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CON|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector20~0 .lut_mask = 16'hC0C0;
defparam \CON|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N7
dffeas \CON|count_s[12] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[12] .is_wysiwyg = "true";
defparam \CON|count_s[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \CON|Add1~26 (
// Equation(s):
// \CON|Add1~26_combout  = (\CON|count_s [13] & (!\CON|Add1~25 )) # (!\CON|count_s [13] & ((\CON|Add1~25 ) # (GND)))
// \CON|Add1~27  = CARRY((!\CON|Add1~25 ) # (!\CON|count_s [13]))

	.dataa(\CON|count_s [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add1~25 ),
	.combout(\CON|Add1~26_combout ),
	.cout(\CON|Add1~27 ));
// synopsys translate_off
defparam \CON|Add1~26 .lut_mask = 16'h5A5F;
defparam \CON|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \CON|Selector19~0 (
// Equation(s):
// \CON|Selector19~0_combout  = (\CON|estado.S0~q  & \CON|Add1~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~26_combout ),
	.cin(gnd),
	.combout(\CON|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector19~0 .lut_mask = 16'hF000;
defparam \CON|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \CON|count_s[13] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[13] .is_wysiwyg = "true";
defparam \CON|count_s[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \CON|Add0~1 (
// Equation(s):
// \CON|Add0~1_cout  = CARRY((\CON|count_s [0] & \CON|count_s [1]))

	.dataa(\CON|count_s [0]),
	.datab(\CON|count_s [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CON|Add0~1_cout ));
// synopsys translate_off
defparam \CON|Add0~1 .lut_mask = 16'h0088;
defparam \CON|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \CON|Add0~3 (
// Equation(s):
// \CON|Add0~3_cout  = CARRY((!\CON|Add0~1_cout ) # (!\CON|count_s [2]))

	.dataa(gnd),
	.datab(\CON|count_s [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~1_cout ),
	.combout(),
	.cout(\CON|Add0~3_cout ));
// synopsys translate_off
defparam \CON|Add0~3 .lut_mask = 16'h003F;
defparam \CON|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \CON|Add0~5 (
// Equation(s):
// \CON|Add0~5_cout  = CARRY((\CON|count_s [3] & !\CON|Add0~3_cout ))

	.dataa(gnd),
	.datab(\CON|count_s [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~3_cout ),
	.combout(),
	.cout(\CON|Add0~5_cout ));
// synopsys translate_off
defparam \CON|Add0~5 .lut_mask = 16'h000C;
defparam \CON|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \CON|Add0~7 (
// Equation(s):
// \CON|Add0~7_cout  = CARRY((!\CON|Add0~5_cout ) # (!\CON|count_s [4]))

	.dataa(\CON|count_s [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~5_cout ),
	.combout(),
	.cout(\CON|Add0~7_cout ));
// synopsys translate_off
defparam \CON|Add0~7 .lut_mask = 16'h005F;
defparam \CON|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \CON|Add0~9 (
// Equation(s):
// \CON|Add0~9_cout  = CARRY((\CON|count_s [5] & !\CON|Add0~7_cout ))

	.dataa(\CON|count_s [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~7_cout ),
	.combout(),
	.cout(\CON|Add0~9_cout ));
// synopsys translate_off
defparam \CON|Add0~9 .lut_mask = 16'h000A;
defparam \CON|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \CON|Add0~11 (
// Equation(s):
// \CON|Add0~11_cout  = CARRY((!\CON|Add0~9_cout ) # (!\CON|count_s [6]))

	.dataa(\CON|count_s [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~9_cout ),
	.combout(),
	.cout(\CON|Add0~11_cout ));
// synopsys translate_off
defparam \CON|Add0~11 .lut_mask = 16'h005F;
defparam \CON|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \CON|Add0~13 (
// Equation(s):
// \CON|Add0~13_cout  = CARRY((\CON|count_s [7] & !\CON|Add0~11_cout ))

	.dataa(gnd),
	.datab(\CON|count_s [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~11_cout ),
	.combout(),
	.cout(\CON|Add0~13_cout ));
// synopsys translate_off
defparam \CON|Add0~13 .lut_mask = 16'h000C;
defparam \CON|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \CON|Add0~15 (
// Equation(s):
// \CON|Add0~15_cout  = CARRY((!\CON|Add0~13_cout ) # (!\CON|count_s [8]))

	.dataa(gnd),
	.datab(\CON|count_s [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~13_cout ),
	.combout(),
	.cout(\CON|Add0~15_cout ));
// synopsys translate_off
defparam \CON|Add0~15 .lut_mask = 16'h003F;
defparam \CON|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \CON|Add0~17 (
// Equation(s):
// \CON|Add0~17_cout  = CARRY((\CON|count_s [9] & !\CON|Add0~15_cout ))

	.dataa(\CON|count_s [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~15_cout ),
	.combout(),
	.cout(\CON|Add0~17_cout ));
// synopsys translate_off
defparam \CON|Add0~17 .lut_mask = 16'h000A;
defparam \CON|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \CON|Add0~19 (
// Equation(s):
// \CON|Add0~19_cout  = CARRY((!\CON|Add0~17_cout ) # (!\CON|count_s [10]))

	.dataa(\CON|count_s [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~17_cout ),
	.combout(),
	.cout(\CON|Add0~19_cout ));
// synopsys translate_off
defparam \CON|Add0~19 .lut_mask = 16'h005F;
defparam \CON|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \CON|Add0~21 (
// Equation(s):
// \CON|Add0~21_cout  = CARRY((\CON|count_s [11] & !\CON|Add0~19_cout ))

	.dataa(\CON|count_s [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~19_cout ),
	.combout(),
	.cout(\CON|Add0~21_cout ));
// synopsys translate_off
defparam \CON|Add0~21 .lut_mask = 16'h000A;
defparam \CON|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \CON|Add0~23 (
// Equation(s):
// \CON|Add0~23_cout  = CARRY((!\CON|Add0~21_cout ) # (!\CON|count_s [12]))

	.dataa(\CON|count_s [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~21_cout ),
	.combout(),
	.cout(\CON|Add0~23_cout ));
// synopsys translate_off
defparam \CON|Add0~23 .lut_mask = 16'h005F;
defparam \CON|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \CON|Add0~25 (
// Equation(s):
// \CON|Add0~25_cout  = CARRY((\CON|count_s [13] & !\CON|Add0~23_cout ))

	.dataa(\CON|count_s [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~23_cout ),
	.combout(),
	.cout(\CON|Add0~25_cout ));
// synopsys translate_off
defparam \CON|Add0~25 .lut_mask = 16'h000A;
defparam \CON|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \CON|Add0~26 (
// Equation(s):
// \CON|Add0~26_combout  = (\CON|count_p [14] & ((\CON|Add0~25_cout ) # (GND))) # (!\CON|count_p [14] & (!\CON|Add0~25_cout ))
// \CON|Add0~27  = CARRY((\CON|count_p [14]) # (!\CON|Add0~25_cout ))

	.dataa(gnd),
	.datab(\CON|count_p [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CON|Add0~25_cout ),
	.combout(\CON|Add0~26_combout ),
	.cout(\CON|Add0~27 ));
// synopsys translate_off
defparam \CON|Add0~26 .lut_mask = 16'hC3CF;
defparam \CON|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \CON|Add0~28 (
// Equation(s):
// \CON|Add0~28_combout  = (\CON|estado.S0~q  & !\CON|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add0~26_combout ),
	.cin(gnd),
	.combout(\CON|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Add0~28 .lut_mask = 16'h00F0;
defparam \CON|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \CON|count_p[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_p [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_p[14] .is_wysiwyg = "true";
defparam \CON|count_p[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \CON|Add0~29 (
// Equation(s):
// \CON|Add0~29_combout  = \CON|count_p [15] $ (\CON|Add0~27 )

	.dataa(\CON|count_p [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CON|Add0~27 ),
	.combout(\CON|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Add0~29 .lut_mask = 16'h5A5A;
defparam \CON|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \CON|Add0~31 (
// Equation(s):
// \CON|Add0~31_combout  = (\CON|estado.S0~q  & !\CON|Add0~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add0~29_combout ),
	.cin(gnd),
	.combout(\CON|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Add0~31 .lut_mask = 16'h00F0;
defparam \CON|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \CON|count_p[15] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_p [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_p[15] .is_wysiwyg = "true";
defparam \CON|count_p[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \CON|LessThan0~1 (
// Equation(s):
// \CON|LessThan0~1_combout  = (\CON|count_s [5]) # ((\CON|count_s [7]) # ((\CON|count_s [6]) # (\CON|count_s [4])))

	.dataa(\CON|count_s [5]),
	.datab(\CON|count_s [7]),
	.datac(\CON|count_s [6]),
	.datad(\CON|count_s [4]),
	.cin(gnd),
	.combout(\CON|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CON|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \CON|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \CON|LessThan0~2 (
// Equation(s):
// \CON|LessThan0~2_combout  = (\CON|count_s [8]) # ((\CON|count_s [11]) # ((\CON|count_s [10]) # (\CON|count_s [9])))

	.dataa(\CON|count_s [8]),
	.datab(\CON|count_s [11]),
	.datac(\CON|count_s [10]),
	.datad(\CON|count_s [9]),
	.cin(gnd),
	.combout(\CON|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CON|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \CON|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \CON|LessThan0~0 (
// Equation(s):
// \CON|LessThan0~0_combout  = (\CON|count_s [3]) # ((\CON|count_s [2]) # ((\CON|count_s [1] & \CON|count_s [0])))

	.dataa(\CON|count_s [3]),
	.datab(\CON|count_s [1]),
	.datac(\CON|count_s [0]),
	.datad(\CON|count_s [2]),
	.cin(gnd),
	.combout(\CON|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|LessThan0~0 .lut_mask = 16'hFFEA;
defparam \CON|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \CON|LessThan0~3 (
// Equation(s):
// \CON|LessThan0~3_combout  = (\CON|LessThan0~1_combout ) # ((\CON|count_s [13]) # ((\CON|LessThan0~2_combout ) # (\CON|LessThan0~0_combout )))

	.dataa(\CON|LessThan0~1_combout ),
	.datab(\CON|count_s [13]),
	.datac(\CON|LessThan0~2_combout ),
	.datad(\CON|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\CON|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CON|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \CON|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \CON|LessThan0~4 (
// Equation(s):
// \CON|LessThan0~4_combout  = (!\CON|count_p [14] & (!\CON|count_p [15] & ((\CON|count_s [12]) # (\CON|LessThan0~3_combout ))))

	.dataa(\CON|count_s [12]),
	.datab(\CON|count_p [14]),
	.datac(\CON|count_p [15]),
	.datad(\CON|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\CON|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CON|LessThan0~4 .lut_mask = 16'h0302;
defparam \CON|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \enter~input (
	.i(enter),
	.ibar(gnd),
	.o(\enter~input_o ));
// synopsys translate_off
defparam \enter~input .bus_hold = "false";
defparam \enter~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \CON|r_waitTR~feeder (
// Equation(s):
// \CON|r_waitTR~feeder_combout  = \CON|estado~21_combout 

	.dataa(\CON|estado~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CON|r_waitTR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CON|r_waitTR~feeder .lut_mask = 16'hAAAA;
defparam \CON|r_waitTR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N29
dffeas \CON|r_waitTR (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|r_waitTR~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CON|estado.S0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|r_waitTR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|r_waitTR .is_wysiwyg = "true";
defparam \CON|r_waitTR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \UC|selectRDM[0]~3 (
// Equation(s):
// \UC|selectRDM[0]~3_combout  = ((\RI|conteudo [10] & (\UC|t3~q  & !\RI|conteudo [9]))) # (!\UC|selectRDM[0]~2_combout )

	.dataa(\RI|conteudo [10]),
	.datab(\UC|t3~q ),
	.datac(\RI|conteudo [9]),
	.datad(\UC|selectRDM[0]~2_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[0]~3 .lut_mask = 16'h08FF;
defparam \UC|selectRDM[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \UC|always0~6 (
// Equation(s):
// \UC|always0~6_combout  = (!\CON|r_waitTR~q  & ((\enter~input_o ) # ((!\UC|selectRDM[0]~3_combout ) # (!\DECOD|Decoder0~6_combout ))))

	.dataa(\enter~input_o ),
	.datab(\CON|r_waitTR~q ),
	.datac(\DECOD|Decoder0~6_combout ),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\UC|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~6 .lut_mask = 16'h2333;
defparam \UC|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \UC|t7~2 (
// Equation(s):
// \UC|t7~2_combout  = (!\UC|t5~q  & (!\UC|t4~q  & (\UC|t4~0_combout  & !\UC|t3~q )))

	.dataa(\UC|t5~q ),
	.datab(\UC|t4~q ),
	.datac(\UC|t4~0_combout ),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|t7~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~2 .lut_mask = 16'h0010;
defparam \UC|t7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \UC|t7~3 (
// Equation(s):
// \UC|t7~3_combout  = (\UC|t1~2_combout  & (\UC|t6~q  & ((\UC|t7~2_combout )))) # (!\UC|t1~2_combout  & (((\UC|t7~q ))))

	.dataa(\UC|t6~q ),
	.datab(\UC|t1~2_combout ),
	.datac(\UC|t7~q ),
	.datad(\UC|t7~2_combout ),
	.cin(gnd),
	.combout(\UC|t7~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~3 .lut_mask = 16'hB830;
defparam \UC|t7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \UC|t7 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t7 .is_wysiwyg = "true";
defparam \UC|t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \UC|t1~2 (
// Equation(s):
// \UC|t1~2_combout  = (\UC|always0~6_combout  & ((\UC|t7~q ) # ((\UC|t8~q ) # (!\UC|t9~0_combout ))))

	.dataa(\UC|always0~6_combout ),
	.datab(\UC|t7~q ),
	.datac(\UC|t9~0_combout ),
	.datad(\UC|t8~q ),
	.cin(gnd),
	.combout(\UC|t1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~2 .lut_mask = 16'hAA8A;
defparam \UC|t1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \UC|t2~0 (
// Equation(s):
// \UC|t2~0_combout  = (\UC|t1~q  & (\UC|t0~q  & \UC|t1~0_combout ))

	.dataa(gnd),
	.datab(\UC|t1~q ),
	.datac(\UC|t0~q ),
	.datad(\UC|t1~0_combout ),
	.cin(gnd),
	.combout(\UC|t2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t2~0 .lut_mask = 16'hC000;
defparam \UC|t2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \UC|t2 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t2 .is_wysiwyg = "true";
defparam \UC|t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \UC|t3~0 (
// Equation(s):
// \UC|t3~0_combout  = (\UC|t2~q  & (!\UC|t1~q  & (\UC|t0~q  & \UC|t1~0_combout )))

	.dataa(\UC|t2~q ),
	.datab(\UC|t1~q ),
	.datac(\UC|t0~q ),
	.datad(\UC|t1~0_combout ),
	.cin(gnd),
	.combout(\UC|t3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t3~0 .lut_mask = 16'h2000;
defparam \UC|t3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \UC|t3~1 (
// Equation(s):
// \UC|t3~1_combout  = (\UC|t1~2_combout  & ((\UC|t3~0_combout ))) # (!\UC|t1~2_combout  & (\UC|t3~q ))

	.dataa(gnd),
	.datab(\UC|t1~2_combout ),
	.datac(\UC|t3~q ),
	.datad(\UC|t3~0_combout ),
	.cin(gnd),
	.combout(\UC|t3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t3~1 .lut_mask = 16'hFC30;
defparam \UC|t3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N25
dffeas \UC|t3 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t3 .is_wysiwyg = "true";
defparam \UC|t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \UC|t4~1 (
// Equation(s):
// \UC|t4~1_combout  = (\UC|t4~0_combout  & \UC|t3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|t4~0_combout ),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|t4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t4~1 .lut_mask = 16'hF000;
defparam \UC|t4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \UC|t4 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t4 .is_wysiwyg = "true";
defparam \UC|t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \UC|t5~0 (
// Equation(s):
// \UC|t5~0_combout  = (\UC|t1~2_combout  & (\UC|t4~q  & ((\UC|t7~1_combout )))) # (!\UC|t1~2_combout  & (((\UC|t5~q ))))

	.dataa(\UC|t4~q ),
	.datab(\UC|t1~2_combout ),
	.datac(\UC|t5~q ),
	.datad(\UC|t7~1_combout ),
	.cin(gnd),
	.combout(\UC|t5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t5~0 .lut_mask = 16'hB830;
defparam \UC|t5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N19
dffeas \UC|t5 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t5 .is_wysiwyg = "true";
defparam \UC|t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \CON|estado~21 (
// Equation(s):
// \CON|estado~21_combout  = (\DECOD|Decoder0~0_combout  & (!\RI|conteudo [9] & (\RI|conteudo [10] & \UC|t5~q )))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [9]),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\CON|estado~21_combout ),
	.cout());
// synopsys translate_off
defparam \CON|estado~21 .lut_mask = 16'h2000;
defparam \CON|estado~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \CON|Selector33~0 (
// Equation(s):
// \CON|Selector33~0_combout  = (\CON|estado.S3~q ) # (\CON|estado.S6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S3~q ),
	.datad(\CON|estado.S6~q ),
	.cin(gnd),
	.combout(\CON|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector33~0 .lut_mask = 16'hFFF0;
defparam \CON|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \CON|Selector33~1 (
// Equation(s):
// \CON|Selector33~1_combout  = (\CON|LessThan0~4_combout  & (!\CON|Selector33~0_combout  & ((\CON|estado~21_combout ) # (\CON|estado.S0~q )))) # (!\CON|LessThan0~4_combout  & ((\CON|estado~21_combout ) # ((\CON|estado.S0~q ))))

	.dataa(\CON|LessThan0~4_combout ),
	.datab(\CON|estado~21_combout ),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Selector33~0_combout ),
	.cin(gnd),
	.combout(\CON|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector33~1 .lut_mask = 16'h54FC;
defparam \CON|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \CON|estado.S0 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|estado.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|estado.S0 .is_wysiwyg = "true";
defparam \CON|estado.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \CON|Selector29~0 (
// Equation(s):
// \CON|Selector29~0_combout  = (\CON|estado.S0~q  & \CON|Add1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|Add1~6_combout ),
	.cin(gnd),
	.combout(\CON|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector29~0 .lut_mask = 16'hF000;
defparam \CON|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N11
dffeas \CON|count_s[3] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CON|WideOr2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[3] .is_wysiwyg = "true";
defparam \CON|count_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \PC|counter[0]~16 (
// Equation(s):
// \PC|counter[0]~16_combout  = \PC|counter [0] $ (VCC)
// \PC|counter[0]~17  = CARRY(\PC|counter [0])

	.dataa(gnd),
	.datab(\PC|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|counter[0]~16_combout ),
	.cout(\PC|counter[0]~17 ));
// synopsys translate_off
defparam \PC|counter[0]~16 .lut_mask = 16'h33CC;
defparam \PC|counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \ULA|Mux15~2 (
// Equation(s):
// \ULA|Mux15~2_combout  = (\UC|opULA[0]~0_combout  & ((\RDM|conteudo [0]) # ((!\UC|opULA [2] & \AC|conteudo [0])))) # (!\UC|opULA[0]~0_combout  & (!\UC|opULA [2] & (\AC|conteudo [0] & \RDM|conteudo [0])))

	.dataa(\UC|opULA [2]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\AC|conteudo [0]),
	.datad(\RDM|conteudo [0]),
	.cin(gnd),
	.combout(\ULA|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~2 .lut_mask = 16'hDC40;
defparam \ULA|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N23
dffeas \MEM|ram_rtl_0_bypass[36] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneive_lcell_comb \DECOD|Decoder0~7 (
// Equation(s):
// \DECOD|Decoder0~7_combout  = (\RI|conteudo [11] & \DECOD|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RI|conteudo [11]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\DECOD|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~7 .lut_mask = 16'hF000;
defparam \DECOD|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \CON|Selector18~0 (
// Equation(s):
// \CON|Selector18~0_combout  = (\CON|estado.S0~q  & (((!\CON|estado.S2~q  & \CON|count_s [14])))) # (!\CON|estado.S0~q  & (\RDM|conteudo [0]))

	.dataa(\RDM|conteudo [0]),
	.datab(\CON|estado.S2~q ),
	.datac(\CON|estado.S0~q ),
	.datad(\CON|count_s [14]),
	.cin(gnd),
	.combout(\CON|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector18~0 .lut_mask = 16'h3A0A;
defparam \CON|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \CON|Selector18~1 (
// Equation(s):
// \CON|Selector18~1_combout  = (\CON|Selector18~0_combout  & ((!\CON|estado.S5~q ) # (!\CON|estado.S0~q )))

	.dataa(\CON|Selector18~0_combout ),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|estado.S5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CON|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector18~1 .lut_mask = 16'h2A2A;
defparam \CON|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \CON|Add1~28 (
// Equation(s):
// \CON|Add1~28_combout  = \CON|count_s [14] $ (!\CON|Add1~27 )

	.dataa(\CON|count_s [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CON|Add1~27 ),
	.combout(\CON|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Add1~28 .lut_mask = 16'hA5A5;
defparam \CON|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \CON|Selector18~2 (
// Equation(s):
// \CON|Selector18~2_combout  = (\CON|Selector18~1_combout ) # ((\CON|Add1~28_combout  & ((\CON|estado.S2~q ) # (\CON|estado.S5~q ))))

	.dataa(\CON|Selector18~1_combout ),
	.datab(\CON|estado.S2~q ),
	.datac(\CON|estado.S5~q ),
	.datad(\CON|Add1~28_combout ),
	.cin(gnd),
	.combout(\CON|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector18~2 .lut_mask = 16'hFEAA;
defparam \CON|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \CON|count_s[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|count_s [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CON|count_s[14] .is_wysiwyg = "true";
defparam \CON|count_s[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \DISC|disc_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CON|count_s [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \DISC|disc_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \DISC|disc_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CON|count_s [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \DISC|disc_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \CON|Selector1~0 (
// Equation(s):
// \CON|Selector1~0_combout  = (\CON|estado.S1~q ) # ((!\CON|estado.S2~q  & (\CON|estado.S0~q  & \CON|r_tr_s~q )))

	.dataa(\CON|estado.S2~q ),
	.datab(\CON|estado.S0~q ),
	.datac(\CON|r_tr_s~q ),
	.datad(\CON|estado.S1~q ),
	.cin(gnd),
	.combout(\CON|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector1~0 .lut_mask = 16'hFF40;
defparam \CON|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \CON|r_tr_s (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|r_tr_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|r_tr_s .is_wysiwyg = "true";
defparam \CON|r_tr_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout  = (\CON|count_s [13] & (!\CON|count_s [14] & \CON|r_tr_s~q ))

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(\CON|r_tr_s~q ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0 .lut_mask = 16'h0C00;
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout  = (\CON|count_s [13] & !\CON|count_s [14])

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0 .lut_mask = 16'h0C0C;
defparam \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout  = !\CON|count_p [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CON|count_p [15]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \MEM|ram_rtl_1|auto_generated|address_reg_b[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_1|auto_generated|address_reg_b[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout  = !\CON|count_p [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CON|count_p [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0 .lut_mask = 16'h0F0F;
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \MEM|ram_rtl_1|auto_generated|address_reg_b[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_1|auto_generated|address_reg_b[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \PC|counter[3]~22 (
// Equation(s):
// \PC|counter[3]~22_combout  = (\PC|counter [3] & (!\PC|counter[2]~21 )) # (!\PC|counter [3] & ((\PC|counter[2]~21 ) # (GND)))
// \PC|counter[3]~23  = CARRY((!\PC|counter[2]~21 ) # (!\PC|counter [3]))

	.dataa(\PC|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[2]~21 ),
	.combout(\PC|counter[3]~22_combout ),
	.cout(\PC|counter[3]~23 ));
// synopsys translate_off
defparam \PC|counter[3]~22 .lut_mask = 16'h5A5F;
defparam \PC|counter[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \PC|counter[4]~24 (
// Equation(s):
// \PC|counter[4]~24_combout  = (\PC|counter [4] & (\PC|counter[3]~23  $ (GND))) # (!\PC|counter [4] & (!\PC|counter[3]~23  & VCC))
// \PC|counter[4]~25  = CARRY((\PC|counter [4] & !\PC|counter[3]~23 ))

	.dataa(gnd),
	.datab(\PC|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[3]~23 ),
	.combout(\PC|counter[4]~24_combout ),
	.cout(\PC|counter[4]~25 ));
// synopsys translate_off
defparam \PC|counter[4]~24 .lut_mask = 16'hC30C;
defparam \PC|counter[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N27
dffeas \MEM|ram_rtl_0_bypass[40] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout  = (!\CON|count_s [13] & (!\CON|count_s [14] & \CON|r_tr_s~q ))

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(\CON|r_tr_s~q ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0 .lut_mask = 16'h0300;
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout  = (!\CON|count_s [13] & !\CON|count_s [14])

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1 .lut_mask = 16'h0303;
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \UC|RopULA~2 (
// Equation(s):
// \UC|RopULA~2_combout  = (\RI|conteudo [9] & (\RI|conteudo [10] & \UC|t3~q ))

	.dataa(\RI|conteudo [9]),
	.datab(gnd),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|RopULA~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~2 .lut_mask = 16'hA000;
defparam \UC|RopULA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \UC|RwriteAC~4 (
// Equation(s):
// \UC|RwriteAC~4_combout  = (\RI|conteudo [13] & ((\RI|conteudo [12] & (\RI|conteudo [11] $ (\RI|conteudo [14]))) # (!\RI|conteudo [12] & (\RI|conteudo [11] & \RI|conteudo [14]))))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\UC|RwriteAC~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~4 .lut_mask = 16'h6800;
defparam \UC|RwriteAC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \UC|t9~1 (
// Equation(s):
// \UC|t9~1_combout  = (\UC|t9~0_combout  & !\UC|t7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|t9~0_combout ),
	.datad(\UC|t7~q ),
	.cin(gnd),
	.combout(\UC|t9~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t9~1 .lut_mask = 16'h00F0;
defparam \UC|t9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \UC|t9~2 (
// Equation(s):
// \UC|t9~2_combout  = (\UC|always0~6_combout  & (\UC|t9~1_combout  & ((\UC|t9~q ) # (\UC|t8~q )))) # (!\UC|always0~6_combout  & (\UC|t9~q ))

	.dataa(\UC|t9~q ),
	.datab(\UC|t8~q ),
	.datac(\UC|always0~6_combout ),
	.datad(\UC|t9~1_combout ),
	.cin(gnd),
	.combout(\UC|t9~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t9~2 .lut_mask = 16'hEA0A;
defparam \UC|t9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N11
dffeas \UC|t9 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UC|t9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t9 .is_wysiwyg = "true";
defparam \UC|t9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \UC|RwriteAC~3 (
// Equation(s):
// \UC|RwriteAC~3_combout  = (!\RI|conteudo [10] & (\UC|t9~q  & \RI|conteudo [9]))

	.dataa(\RI|conteudo [10]),
	.datab(gnd),
	.datac(\UC|t9~q ),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|RwriteAC~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~3 .lut_mask = 16'h5000;
defparam \UC|RwriteAC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \UC|RwriteAC~2 (
// Equation(s):
// \UC|RwriteAC~2_combout  = (!\RI|conteudo [14] & ((\RI|conteudo [13] & ((!\RI|conteudo [12]) # (!\RI|conteudo [11]))) # (!\RI|conteudo [13] & ((\RI|conteudo [12])))))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\UC|RwriteAC~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~2 .lut_mask = 16'h007C;
defparam \UC|RwriteAC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \UC|writeN~0 (
// Equation(s):
// \UC|writeN~0_combout  = (\UC|RwriteAC~2_combout  & ((\UC|RwriteAC~3_combout ) # ((\UC|RwriteAC~1_combout ) # (\UC|RwriteAC~0_combout ))))

	.dataa(\UC|RwriteAC~3_combout ),
	.datab(\UC|RwriteAC~1_combout ),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|RwriteAC~2_combout ),
	.cin(gnd),
	.combout(\UC|writeN~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeN~0 .lut_mask = 16'hFE00;
defparam \UC|writeN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \UC|writeN~1 (
// Equation(s):
// \UC|writeN~1_combout  = (!\RI|conteudo [15] & ((\UC|writeN~0_combout ) # ((\UC|RopULA~2_combout  & \UC|RwriteAC~4_combout ))))

	.dataa(\UC|RopULA~2_combout ),
	.datab(\UC|RwriteAC~4_combout ),
	.datac(\UC|writeN~0_combout ),
	.datad(\RI|conteudo [15]),
	.cin(gnd),
	.combout(\UC|writeN~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeN~1 .lut_mask = 16'h00F8;
defparam \UC|writeN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N13
dffeas \AC|conteudo[7] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[7] .is_wysiwyg = "true";
defparam \AC|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout  = (!\CON|count_s [13] & (\CON|count_s [14] & \CON|r_tr_s~q ))

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(\CON|r_tr_s~q ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0 .lut_mask = 16'h3000;
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout  = (!\CON|count_s [13] & \CON|count_s [14])

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0 .lut_mask = 16'h3030;
defparam \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \MEM|ram_rtl_1|auto_generated|address_reg_b[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CON|count_s [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_1|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \muxREM|q[13]~0 (
// Equation(s):
// \muxREM|q[13]~0_combout  = (\UC|selectREM~combout  & (\PC|counter [13])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [13])))

	.dataa(\PC|counter [13]),
	.datab(gnd),
	.datac(\RDM|conteudo [13]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[13]~0 .lut_mask = 16'hAAF0;
defparam \muxREM|q[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \UC|RwriteRDM~2 (
// Equation(s):
// \UC|RwriteRDM~2_combout  = (\RI|conteudo [12] & ((\RI|conteudo [11] & ((\RI|conteudo [13]))) # (!\RI|conteudo [11] & (\RI|conteudo [14])))) # (!\RI|conteudo [12] & ((\RI|conteudo [11] & (\RI|conteudo [14])) # (!\RI|conteudo [11] & ((!\RI|conteudo 
// [13])))))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~2 .lut_mask = 16'hE871;
defparam \UC|RwriteRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \UC|RwriteRDM~11 (
// Equation(s):
// \UC|RwriteRDM~11_combout  = (\RI|conteudo [15]) # (\UC|RwriteRDM~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RI|conteudo [15]),
	.datad(\UC|RwriteRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~11_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~11 .lut_mask = 16'hFFF0;
defparam \UC|RwriteRDM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N2
cycloneive_lcell_comb \DECOD|Decoder0~4 (
// Equation(s):
// \DECOD|Decoder0~4_combout  = (!\RI|conteudo [12] & \RI|conteudo [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~4 .lut_mask = 16'h0F00;
defparam \DECOD|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneive_lcell_comb \DECOD|Decoder0~8 (
// Equation(s):
// \DECOD|Decoder0~8_combout  = (!\RI|conteudo [13] & (!\RI|conteudo [15] & (!\RI|conteudo [14] & \DECOD|Decoder0~4_combout )))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [15]),
	.datac(\RI|conteudo [14]),
	.datad(\DECOD|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\DECOD|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~8 .lut_mask = 16'h0100;
defparam \DECOD|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \UC|RwritePC~0 (
// Equation(s):
// \UC|RwritePC~0_combout  = (!\RI|conteudo [9] & (!\RI|conteudo [10] & \UC|t5~q ))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(gnd),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|RwritePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwritePC~0 .lut_mask = 16'h1100;
defparam \UC|RwritePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \UC|RwriteRDM~4 (
// Equation(s):
// \UC|RwriteRDM~4_combout  = (!\RI|conteudo [9] & (\RI|conteudo [10] & \UC|t4~q ))

	.dataa(\RI|conteudo [9]),
	.datab(gnd),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t4~q ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~4 .lut_mask = 16'h5000;
defparam \UC|RwriteRDM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \UC|writeREM~1 (
// Equation(s):
// \UC|writeREM~1_combout  = (\UC|RwriteRDM~11_combout  & (\DECOD|Decoder0~8_combout  & ((\UC|RwriteRDM~4_combout )))) # (!\UC|RwriteRDM~11_combout  & ((\UC|RwritePC~0_combout ) # ((\DECOD|Decoder0~8_combout  & \UC|RwriteRDM~4_combout ))))

	.dataa(\UC|RwriteRDM~11_combout ),
	.datab(\DECOD|Decoder0~8_combout ),
	.datac(\UC|RwritePC~0_combout ),
	.datad(\UC|RwriteRDM~4_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~1 .lut_mask = 16'hDC50;
defparam \UC|writeREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \UC|writeREM~0 (
// Equation(s):
// \UC|writeREM~0_combout  = (\UC|RwriteRDM~6_combout  & (\RI|conteudo [9] & ((\UC|t7~q ) # (\UC|t5~q ))))

	.dataa(\UC|t7~q ),
	.datab(\UC|t5~q ),
	.datac(\UC|RwriteRDM~6_combout ),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|writeREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~0 .lut_mask = 16'hE000;
defparam \UC|writeREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \UC|writeREM~2 (
// Equation(s):
// \UC|writeREM~2_combout  = (\UC|selectREM~combout ) # ((\UC|writeREM~1_combout ) # (\UC|writeREM~0_combout ))

	.dataa(gnd),
	.datab(\UC|selectREM~combout ),
	.datac(\UC|writeREM~1_combout ),
	.datad(\UC|writeREM~0_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~2 .lut_mask = 16'hFFFC;
defparam \UC|writeREM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \REM|conteudo[13] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[13] .is_wysiwyg = "true";
defparam \REM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \MEM|ram~30 (
// Equation(s):
// \MEM|ram~30_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & (\CON|count_s [13])) # (!\RI|conteudo [11] & ((\REM|conteudo [13]))))) # (!\DECOD|Decoder0~0_combout  & (((\REM|conteudo [13]))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\CON|count_s [13]),
	.datac(\RI|conteudo [11]),
	.datad(\REM|conteudo [13]),
	.cin(gnd),
	.combout(\MEM|ram~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~30 .lut_mask = 16'hDF80;
defparam \MEM|ram~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneive_lcell_comb \CON|Selector0~0 (
// Equation(s):
// \CON|Selector0~0_combout  = (\CON|estado.S4~q ) # ((!\CON|estado.S5~q  & (\CON|r_tr_p~q  & \CON|estado.S0~q )))

	.dataa(\CON|estado.S4~q ),
	.datab(\CON|estado.S5~q ),
	.datac(\CON|r_tr_p~q ),
	.datad(\CON|estado.S0~q ),
	.cin(gnd),
	.combout(\CON|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CON|Selector0~0 .lut_mask = 16'hBAAA;
defparam \CON|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N7
dffeas \CON|r_tr_p (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\CON|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CON|r_tr_p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CON|r_tr_p .is_wysiwyg = "true";
defparam \CON|r_tr_p .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \UC|RwriteRDM~5 (
// Equation(s):
// \UC|RwriteRDM~5_combout  = (!\RI|conteudo [13] & (\RI|conteudo [11] & (\RI|conteudo [12] $ (!\RI|conteudo [14]))))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~5 .lut_mask = 16'h4100;
defparam \UC|RwriteRDM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneive_lcell_comb \MEM|ram~64 (
// Equation(s):
// \MEM|ram~64_combout  = (!\RI|conteudo [9] & (\RI|conteudo [10] & (\UC|t6~q  & \DECOD|Decoder0~8_combout )))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t6~q ),
	.datad(\DECOD|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~64 .lut_mask = 16'h4000;
defparam \MEM|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N14
cycloneive_lcell_comb \MEM|ram~32 (
// Equation(s):
// \MEM|ram~32_combout  = (\MEM|ram~64_combout ) # ((\UC|RwriteRDM~5_combout  & (\UC|RwriteAC~1_combout  & !\RI|conteudo [15])))

	.dataa(\UC|RwriteRDM~5_combout ),
	.datab(\UC|RwriteAC~1_combout ),
	.datac(\MEM|ram~64_combout ),
	.datad(\RI|conteudo [15]),
	.cin(gnd),
	.combout(\MEM|ram~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~32 .lut_mask = 16'hF0F8;
defparam \MEM|ram~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneive_lcell_comb \MEM|ram~31 (
// Equation(s):
// \MEM|ram~31_combout  = (\DECOD|Decoder0~6_combout  & ((\UC|RwriteRDM~4_combout ) # (\UC|t9~q )))

	.dataa(gnd),
	.datab(\UC|RwriteRDM~4_combout ),
	.datac(\DECOD|Decoder0~6_combout ),
	.datad(\UC|t9~q ),
	.cin(gnd),
	.combout(\MEM|ram~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~31 .lut_mask = 16'hF0C0;
defparam \MEM|ram~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneive_lcell_comb \MEM|ram~33 (
// Equation(s):
// \MEM|ram~33_combout  = (\DECOD|Decoder0~7_combout  & (\CON|r_tr_p~q )) # (!\DECOD|Decoder0~7_combout  & (((\MEM|ram~32_combout ) # (\MEM|ram~31_combout ))))

	.dataa(\CON|r_tr_p~q ),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\MEM|ram~32_combout ),
	.datad(\MEM|ram~31_combout ),
	.cin(gnd),
	.combout(\MEM|ram~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~33 .lut_mask = 16'hBBB8;
defparam \MEM|ram~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout  = (\MEM|ram~35_combout  & (\MEM|ram~34_combout  & (\MEM|ram~30_combout  & \MEM|ram~33_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~34_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .lut_mask = 16'h8000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \muxREM|q[0]~3 (
// Equation(s):
// \muxREM|q[0]~3_combout  = (\UC|selectREM~combout  & ((\PC|counter [0]))) # (!\UC|selectREM~combout  & (\RDM|conteudo [0]))

	.dataa(\RDM|conteudo [0]),
	.datab(\PC|counter [0]),
	.datac(gnd),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[0]~3 .lut_mask = 16'hCCAA;
defparam \muxREM|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \REM|conteudo[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[0] .is_wysiwyg = "true";
defparam \REM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \MEM|ram~36 (
// Equation(s):
// \MEM|ram~36_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (\CON|count_s [0])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [0]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [0]))))

	.dataa(\CON|count_s [0]),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [0]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~36 .lut_mask = 16'hB8F0;
defparam \MEM|ram~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \muxREM|q[1]~4 (
// Equation(s):
// \muxREM|q[1]~4_combout  = (\UC|selectREM~combout  & (\PC|counter [1])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [1])))

	.dataa(\PC|counter [1]),
	.datab(\RDM|conteudo [1]),
	.datac(gnd),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[1]~4 .lut_mask = 16'hAACC;
defparam \muxREM|q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N29
dffeas \REM|conteudo[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[1] .is_wysiwyg = "true";
defparam \REM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \MEM|ram~37 (
// Equation(s):
// \MEM|ram~37_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (\CON|count_s [1])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [1]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [1]))))

	.dataa(\RI|conteudo [11]),
	.datab(\CON|count_s [1]),
	.datac(\REM|conteudo [1]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~37 .lut_mask = 16'hD8F0;
defparam \MEM|ram~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \ULA|Mux13~0 (
// Equation(s):
// \ULA|Mux13~0_combout  = (\UC|opULA[0]~0_combout  & (((\UC|opULA[1]~1_combout ) # (\AC|conteudo [3])))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [2] & (!\UC|opULA[1]~1_combout )))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\AC|conteudo [2]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\AC|conteudo [3]),
	.cin(gnd),
	.combout(\ULA|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~0 .lut_mask = 16'hABA1;
defparam \ULA|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \ULA|Mux13~1 (
// Equation(s):
// \ULA|Mux13~1_combout  = (\ULA|Mux13~0_combout  & ((\RDM|conteudo [2]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux13~0_combout  & (((\UC|opULA[1]~1_combout  & \AC|conteudo [1]))))

	.dataa(\ULA|Mux13~0_combout ),
	.datab(\RDM|conteudo [2]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\AC|conteudo [1]),
	.cin(gnd),
	.combout(\ULA|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~1 .lut_mask = 16'hDA8A;
defparam \ULA|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_combout  = \RDM|conteudo [2] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~1_combout ),
	.datab(\RDM|conteudo [2]),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~13 .lut_mask = 16'h336C;
defparam \ULA|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \ULA|Add0~14 (
// Equation(s):
// \ULA|Add0~14_combout  = \RDM|conteudo [1] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\UC|RopULA~1_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~14 .lut_mask = 16'h556A;
defparam \ULA|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \ULA|Add0~15 (
// Equation(s):
// \ULA|Add0~15_combout  = \RDM|conteudo [0] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))))

	.dataa(\RDM|conteudo [0]),
	.datab(\UC|RopULA~0_combout ),
	.datac(\UC|RopULA~1_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~15 .lut_mask = 16'h556A;
defparam \ULA|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_cout  = CARRY(\UC|opULA[0]~0_combout )

	.dataa(gnd),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ULA|Add0~17_cout ));
// synopsys translate_off
defparam \ULA|Add0~17 .lut_mask = 16'h00CC;
defparam \ULA|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \ULA|Add0~18 (
// Equation(s):
// \ULA|Add0~18_combout  = (\AC|conteudo [0] & ((\ULA|Add0~15_combout  & (\ULA|Add0~17_cout  & VCC)) # (!\ULA|Add0~15_combout  & (!\ULA|Add0~17_cout )))) # (!\AC|conteudo [0] & ((\ULA|Add0~15_combout  & (!\ULA|Add0~17_cout )) # (!\ULA|Add0~15_combout  & 
// ((\ULA|Add0~17_cout ) # (GND)))))
// \ULA|Add0~19  = CARRY((\AC|conteudo [0] & (!\ULA|Add0~15_combout  & !\ULA|Add0~17_cout )) # (!\AC|conteudo [0] & ((!\ULA|Add0~17_cout ) # (!\ULA|Add0~15_combout ))))

	.dataa(\AC|conteudo [0]),
	.datab(\ULA|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~17_cout ),
	.combout(\ULA|Add0~18_combout ),
	.cout(\ULA|Add0~19 ));
// synopsys translate_off
defparam \ULA|Add0~18 .lut_mask = 16'h9617;
defparam \ULA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \ULA|Add0~20 (
// Equation(s):
// \ULA|Add0~20_combout  = ((\ULA|Add0~14_combout  $ (\AC|conteudo [1] $ (!\ULA|Add0~19 )))) # (GND)
// \ULA|Add0~21  = CARRY((\ULA|Add0~14_combout  & ((\AC|conteudo [1]) # (!\ULA|Add0~19 ))) # (!\ULA|Add0~14_combout  & (\AC|conteudo [1] & !\ULA|Add0~19 )))

	.dataa(\ULA|Add0~14_combout ),
	.datab(\AC|conteudo [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~19 ),
	.combout(\ULA|Add0~20_combout ),
	.cout(\ULA|Add0~21 ));
// synopsys translate_off
defparam \ULA|Add0~20 .lut_mask = 16'h698E;
defparam \ULA|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \ULA|Add0~22 (
// Equation(s):
// \ULA|Add0~22_combout  = (\AC|conteudo [2] & ((\ULA|Add0~13_combout  & (\ULA|Add0~21  & VCC)) # (!\ULA|Add0~13_combout  & (!\ULA|Add0~21 )))) # (!\AC|conteudo [2] & ((\ULA|Add0~13_combout  & (!\ULA|Add0~21 )) # (!\ULA|Add0~13_combout  & ((\ULA|Add0~21 ) # 
// (GND)))))
// \ULA|Add0~23  = CARRY((\AC|conteudo [2] & (!\ULA|Add0~13_combout  & !\ULA|Add0~21 )) # (!\AC|conteudo [2] & ((!\ULA|Add0~21 ) # (!\ULA|Add0~13_combout ))))

	.dataa(\AC|conteudo [2]),
	.datab(\ULA|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~21 ),
	.combout(\ULA|Add0~22_combout ),
	.cout(\ULA|Add0~23 ));
// synopsys translate_off
defparam \ULA|Add0~22 .lut_mask = 16'h9617;
defparam \ULA|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \ULA|Mux13~2 (
// Equation(s):
// \ULA|Mux13~2_combout  = (\ULA|Mux6~1_combout  & (\ULA|Mux6~0_combout )) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux6~0_combout  & (\ULA|Mux13~1_combout )) # (!\ULA|Mux6~0_combout  & ((\ULA|Add0~22_combout )))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\ULA|Mux6~0_combout ),
	.datac(\ULA|Mux13~1_combout ),
	.datad(\ULA|Add0~22_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~2 .lut_mask = 16'hD9C8;
defparam \ULA|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \ULA|Mux13~3 (
// Equation(s):
// \ULA|Mux13~3_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [2] & ((\AC|conteudo [2]) # (\ULA|Mux13~2_combout ))) # (!\RDM|conteudo [2] & (\AC|conteudo [2] & \ULA|Mux13~2_combout )))) # (!\ULA|Mux6~1_combout  & (((\ULA|Mux13~2_combout ))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\RDM|conteudo [2]),
	.datac(\AC|conteudo [2]),
	.datad(\ULA|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \AC|conteudo[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[2] .is_wysiwyg = "true";
defparam \AC|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N5
dffeas \MEM|ram_rtl_0_bypass[38] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \muxREM|q[4]~7 (
// Equation(s):
// \muxREM|q[4]~7_combout  = (\UC|selectREM~combout  & (\PC|counter [4])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [4])))

	.dataa(\PC|counter [4]),
	.datab(gnd),
	.datac(\RDM|conteudo [4]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[4]~7 .lut_mask = 16'hAAF0;
defparam \muxREM|q[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N27
dffeas \REM|conteudo[4] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[4] .is_wysiwyg = "true";
defparam \REM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \MEM|ram~40 (
// Equation(s):
// \MEM|ram~40_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (\CON|count_s [4])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [4]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [4]))))

	.dataa(\CON|count_s [4]),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [4]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~40 .lut_mask = 16'hB8F0;
defparam \MEM|ram~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \muxREM|q[6]~9 (
// Equation(s):
// \muxREM|q[6]~9_combout  = (\UC|selectREM~combout  & ((\PC|counter [6]))) # (!\UC|selectREM~combout  & (\RDM|conteudo [6]))

	.dataa(\RDM|conteudo [6]),
	.datab(gnd),
	.datac(\UC|selectREM~combout ),
	.datad(\PC|counter [6]),
	.cin(gnd),
	.combout(\muxREM|q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[6]~9 .lut_mask = 16'hFA0A;
defparam \muxREM|q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N13
dffeas \REM|conteudo[6] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[6] .is_wysiwyg = "true";
defparam \REM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneive_lcell_comb \MEM|ram~42 (
// Equation(s):
// \MEM|ram~42_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & ((\CON|count_s [6]))) # (!\RI|conteudo [11] & (\REM|conteudo [6])))) # (!\DECOD|Decoder0~0_combout  & (((\REM|conteudo [6]))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [6]),
	.datad(\CON|count_s [6]),
	.cin(gnd),
	.combout(\MEM|ram~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~42 .lut_mask = 16'hF870;
defparam \MEM|ram~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneive_lcell_comb \muxREM|q[7]~10 (
// Equation(s):
// \muxREM|q[7]~10_combout  = (\UC|selectREM~combout  & (\PC|counter [7])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [7])))

	.dataa(gnd),
	.datab(\PC|counter [7]),
	.datac(\RDM|conteudo [7]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[7]~10 .lut_mask = 16'hCCF0;
defparam \muxREM|q[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N15
dffeas \REM|conteudo[7] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[7] .is_wysiwyg = "true";
defparam \REM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneive_lcell_comb \MEM|ram~43 (
// Equation(s):
// \MEM|ram~43_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & ((\CON|count_s [7]))) # (!\RI|conteudo [11] & (\REM|conteudo [7])))) # (!\DECOD|Decoder0~0_combout  & (\REM|conteudo [7]))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\REM|conteudo [7]),
	.datac(\CON|count_s [7]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\MEM|ram~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~43 .lut_mask = 16'hE4CC;
defparam \MEM|ram~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \muxREM|q[8]~11 (
// Equation(s):
// \muxREM|q[8]~11_combout  = (\UC|selectREM~combout  & (\PC|counter [8])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [8])))

	.dataa(\PC|counter [8]),
	.datab(\UC|selectREM~combout ),
	.datac(\RDM|conteudo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxREM|q[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[8]~11 .lut_mask = 16'hB8B8;
defparam \muxREM|q[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N31
dffeas \REM|conteudo[8] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[8] .is_wysiwyg = "true";
defparam \REM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \MEM|ram~44 (
// Equation(s):
// \MEM|ram~44_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & ((\CON|count_s [8]))) # (!\RI|conteudo [11] & (\REM|conteudo [8])))) # (!\DECOD|Decoder0~0_combout  & (((\REM|conteudo [8]))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [8]),
	.datad(\CON|count_s [8]),
	.cin(gnd),
	.combout(\MEM|ram~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~44 .lut_mask = 16'hF870;
defparam \MEM|ram~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \muxREM|q[9]~12 (
// Equation(s):
// \muxREM|q[9]~12_combout  = (\UC|selectREM~combout  & (\PC|counter [9])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [9])))

	.dataa(gnd),
	.datab(\PC|counter [9]),
	.datac(\RDM|conteudo [9]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[9]~12 .lut_mask = 16'hCCF0;
defparam \muxREM|q[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N9
dffeas \REM|conteudo[9] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[9] .is_wysiwyg = "true";
defparam \REM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \MEM|ram~45 (
// Equation(s):
// \MEM|ram~45_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & ((\CON|count_s [9]))) # (!\RI|conteudo [11] & (\REM|conteudo [9])))) # (!\DECOD|Decoder0~0_combout  & (((\REM|conteudo [9]))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [9]),
	.datad(\CON|count_s [9]),
	.cin(gnd),
	.combout(\MEM|ram~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~45 .lut_mask = 16'hF870;
defparam \MEM|ram~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \muxREM|q[10]~13 (
// Equation(s):
// \muxREM|q[10]~13_combout  = (\UC|selectREM~combout  & ((\PC|counter [10]))) # (!\UC|selectREM~combout  & (\RDM|conteudo [10]))

	.dataa(\RDM|conteudo [10]),
	.datab(\PC|counter [10]),
	.datac(gnd),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[10]~13 .lut_mask = 16'hCCAA;
defparam \muxREM|q[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \REM|conteudo[10] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[10] .is_wysiwyg = "true";
defparam \REM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \MEM|ram~46 (
// Equation(s):
// \MEM|ram~46_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & ((\CON|count_s [10]))) # (!\RI|conteudo [11] & (\REM|conteudo [10])))) # (!\DECOD|Decoder0~0_combout  & (((\REM|conteudo [10]))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [10]),
	.datad(\CON|count_s [10]),
	.cin(gnd),
	.combout(\MEM|ram~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~46 .lut_mask = 16'hF870;
defparam \MEM|ram~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \muxREM|q[11]~14 (
// Equation(s):
// \muxREM|q[11]~14_combout  = (\UC|selectREM~combout  & (\PC|counter [11])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [11])))

	.dataa(gnd),
	.datab(\PC|counter [11]),
	.datac(\RDM|conteudo [11]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[11]~14 .lut_mask = 16'hCCF0;
defparam \muxREM|q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N5
dffeas \REM|conteudo[11] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[11] .is_wysiwyg = "true";
defparam \REM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \MEM|ram~47 (
// Equation(s):
// \MEM|ram~47_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & ((\CON|count_s [11]))) # (!\RI|conteudo [11] & (\REM|conteudo [11])))) # (!\DECOD|Decoder0~0_combout  & (((\REM|conteudo [11]))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [11]),
	.datad(\CON|count_s [11]),
	.cin(gnd),
	.combout(\MEM|ram~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~47 .lut_mask = 16'hF870;
defparam \MEM|ram~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \muxREM|q[12]~15 (
// Equation(s):
// \muxREM|q[12]~15_combout  = (\UC|selectREM~combout  & ((\PC|counter [12]))) # (!\UC|selectREM~combout  & (\RDM|conteudo [12]))

	.dataa(\RDM|conteudo [12]),
	.datab(\PC|counter [12]),
	.datac(gnd),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[12]~15 .lut_mask = 16'hCCAA;
defparam \muxREM|q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N23
dffeas \REM|conteudo[12] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[12]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[12] .is_wysiwyg = "true";
defparam \REM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \MEM|ram~48 (
// Equation(s):
// \MEM|ram~48_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (\CON|count_s [12])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [12]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [12]))))

	.dataa(\RI|conteudo [11]),
	.datab(\CON|count_s [12]),
	.datac(\REM|conteudo [12]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~48 .lut_mask = 16'hD8F0;
defparam \MEM|ram~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a70 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout  = (\MEM|ram~35_combout  & (!\MEM|ram~34_combout  & (\MEM|ram~30_combout  & \MEM|ram~33_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~34_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .lut_mask = 16'h2000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a86 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y52_N6
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a70~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a86~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a118 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a102 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y54_N0
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a118~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a102~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout  = (!\MEM|ram~35_combout  & (\MEM|ram~34_combout  & (!\MEM|ram~30_combout  & \MEM|ram~33_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~34_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .lut_mask = 16'h0400;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a38 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  = (!\MEM|ram~35_combout  & (\MEM|ram~34_combout  & (\MEM|ram~30_combout  & \MEM|ram~33_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~34_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .lut_mask = 16'h4000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a54 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y52_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a38~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a54~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout  = (!\MEM|ram~35_combout  & (!\MEM|ram~34_combout  & (!\MEM|ram~30_combout  & \MEM|ram~33_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~34_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .lut_mask = 16'h0100;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout  = (!\MEM|ram~35_combout  & (\MEM|ram~33_combout  & (\MEM|ram~30_combout  & !\MEM|ram~34_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~33_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~34_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .lut_mask = 16'h0040;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y52_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y52_N0
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~37_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~36_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y52_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~39_combout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~40_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~38_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18 .lut_mask = 16'h5410;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout  = (\CON|count_s [13] & (\CON|count_s [14] & \CON|r_tr_s~q ))

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(\CON|r_tr_s~q ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0 .lut_mask = 16'hC000;
defparam \DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout  = (\CON|count_s [13] & \CON|count_s [14])

	.dataa(gnd),
	.datab(\CON|count_s [13]),
	.datac(\CON|count_s [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0 .lut_mask = 16'hC0C0;
defparam \DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y52_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[6]~41_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19 .lut_mask = 16'hA280;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneive_lcell_comb \MEM|ram~54 (
// Equation(s):
// \MEM|ram~54_combout  = (\DECOD|Decoder0~7_combout  & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18_combout ) # ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19_combout )))) # (!\DECOD|Decoder0~7_combout  & (((\RDM|conteudo [6]))))

	.dataa(\DECOD|Decoder0~7_combout ),
	.datab(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18_combout ),
	.datac(\RDM|conteudo [6]),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19_combout ),
	.cin(gnd),
	.combout(\MEM|ram~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~54 .lut_mask = 16'hFAD8;
defparam \MEM|ram~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N1
dffeas \MEM|ram_rtl_0_bypass[45] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \MEM|ram_rtl_0_bypass[46] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout  = (\UC|writeREM~2_combout  & ((\muxREM|q[13]~0_combout ))) # (!\UC|writeREM~2_combout  & (\MEM|ram_rtl_0|auto_generated|addr_store_b [0]))

	.dataa(\MEM|ram_rtl_0|auto_generated|addr_store_b [0]),
	.datab(gnd),
	.datac(\UC|writeREM~2_combout ),
	.datad(\muxREM|q[13]~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 16'hFA0A;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[14]~2_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addr_store_b [1])))

	.dataa(gnd),
	.datab(\muxREM|q[14]~2_combout ),
	.datac(\UC|writeREM~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|addr_store_b [1]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 .lut_mask = 16'hCFC0;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~1_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[15]~1_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2])))

	.dataa(gnd),
	.datab(\muxREM|q[15]~1_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~1 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~2_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[14]~2_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1])))

	.dataa(gnd),
	.datab(\muxREM|q[14]~2_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~2 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N19
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~0_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[13]~0_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0])))

	.dataa(gnd),
	.datab(\muxREM|q[13]~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~0 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~1_combout  & (\MEM|ram_rtl_0|auto_generated|_~2_combout  & \MEM|ram_rtl_0|auto_generated|_~0_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0 .lut_mask = 16'hA000;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~1_combout  & (\MEM|ram_rtl_0|auto_generated|_~2_combout  & !\MEM|ram_rtl_0|auto_generated|_~0_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0 .lut_mask = 16'h00A0;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[15]~1_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addr_store_b [2])))

	.dataa(gnd),
	.datab(\UC|writeREM~2_combout ),
	.datac(\muxREM|q[15]~1_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|addr_store_b [2]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 .lut_mask = 16'hF3C0;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~1_combout  & (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & \MEM|ram_rtl_0|auto_generated|_~0_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0 .lut_mask = 16'h0A00;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~1_combout  & (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & !\MEM|ram_rtl_0|auto_generated|_~2_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0 .lut_mask = 16'h0022;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w[3] (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3] = (!\MEM|ram_rtl_0|auto_generated|_~1_combout  & (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & !\MEM|ram_rtl_0|auto_generated|_~0_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w[3] .lut_mask = 16'h0005;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~1_combout  & (\MEM|ram_rtl_0|auto_generated|_~0_combout  & !\MEM|ram_rtl_0|auto_generated|_~2_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0 .lut_mask = 16'h0044;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~1_combout  & (\MEM|ram_rtl_0|auto_generated|_~2_combout  & \MEM|ram_rtl_0|auto_generated|_~0_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0 .lut_mask = 16'h5000;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~1_combout  & (\MEM|ram_rtl_0|auto_generated|_~2_combout  & !\MEM|ram_rtl_0|auto_generated|_~0_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0 .lut_mask = 16'h0050;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~54_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \MEM|ram~19 (
// Equation(s):
// \MEM|ram~19_combout  = (\MEM|ram_rtl_0_bypass [46] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [45])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ))))) # (!\MEM|ram_rtl_0_bypass [46] & 
// (\MEM|ram_rtl_0_bypass [45]))

	.dataa(\MEM|ram_rtl_0_bypass [45]),
	.datab(\MEM|ram_rtl_0_bypass [46]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cin(gnd),
	.combout(\MEM|ram~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~19 .lut_mask = 16'hAEA2;
defparam \MEM|ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \muxRDM|Mux9~0 (
// Equation(s):
// \muxRDM|Mux9~0_combout  = (\AC|conteudo [6] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~19_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [6] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~19_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\muxRDM|Mux15~0_combout ),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\MEM|ram~19_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux9~0 .lut_mask = 16'hF222;
defparam \muxRDM|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \DECOD|Decoder0~3 (
// Equation(s):
// \DECOD|Decoder0~3_combout  = (\RI|conteudo [14] & (!\RI|conteudo [13] & !\RI|conteudo [15]))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECOD|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~3 .lut_mask = 16'h0202;
defparam \DECOD|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \UC|RwriteRDM~3 (
// Equation(s):
// \UC|RwriteRDM~3_combout  = (\RI|conteudo [11] & (((!\RI|conteudo [12])) # (!\DECOD|Decoder0~3_combout ))) # (!\RI|conteudo [11] & (((\RI|conteudo [12]) # (!\DECOD|Decoder0~1_combout ))))

	.dataa(\DECOD|Decoder0~3_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [12]),
	.datad(\DECOD|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~3 .lut_mask = 16'h7C7F;
defparam \UC|RwriteRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \UC|RwriteRDM~12 (
// Equation(s):
// \UC|RwriteRDM~12_combout  = (!\RI|conteudo [14] & ((\RI|conteudo [12] & ((!\RI|conteudo [11]) # (!\RI|conteudo [13]))) # (!\RI|conteudo [12] & ((\RI|conteudo [13]) # (\RI|conteudo [11])))))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~12_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~12 .lut_mask = 16'h070E;
defparam \UC|RwriteRDM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \UC|RwriteRDM~13 (
// Equation(s):
// \UC|RwriteRDM~13_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [15] & \UC|RwriteRDM~12_combout ))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [15]),
	.datac(\UC|RwriteRDM~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|RwriteRDM~13_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~13 .lut_mask = 16'h1010;
defparam \UC|RwriteRDM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \UC|RwriteRDM~10 (
// Equation(s):
// \UC|RwriteRDM~10_combout  = (\UC|RwriteRDM~3_combout  & (!\UC|RwriteRDM~13_combout  & \UC|writePC~0_combout ))

	.dataa(gnd),
	.datab(\UC|RwriteRDM~3_combout ),
	.datac(\UC|RwriteRDM~13_combout ),
	.datad(\UC|writePC~0_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~10_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~10 .lut_mask = 16'h0C00;
defparam \UC|RwriteRDM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \UC|RwriteRDM~7 (
// Equation(s):
// \UC|RwriteRDM~7_combout  = (\UC|t8~q  & (!\RI|conteudo [10] & \RI|conteudo [9]))

	.dataa(\UC|t8~q ),
	.datab(\RI|conteudo [10]),
	.datac(gnd),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~7_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~7 .lut_mask = 16'h2200;
defparam \UC|RwriteRDM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \DECOD|Decoder0~2 (
// Equation(s):
// \DECOD|Decoder0~2_combout  = (!\RI|conteudo [12] & !\RI|conteudo [11])

	.dataa(gnd),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECOD|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~2 .lut_mask = 16'h0303;
defparam \DECOD|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \UC|selectRDM[1]~0 (
// Equation(s):
// \UC|selectRDM[1]~0_combout  = (\UC|RwriteAC~2_combout  & (\RI|conteudo [15] & ((!\DECOD|Decoder0~1_combout ) # (!\DECOD|Decoder0~2_combout )))) # (!\UC|RwriteAC~2_combout  & (((!\DECOD|Decoder0~1_combout )) # (!\DECOD|Decoder0~2_combout )))

	.dataa(\UC|RwriteAC~2_combout ),
	.datab(\DECOD|Decoder0~2_combout ),
	.datac(\RI|conteudo [15]),
	.datad(\DECOD|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~0 .lut_mask = 16'h31F5;
defparam \UC|selectRDM[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \UC|writeRDM~0 (
// Equation(s):
// \UC|writeRDM~0_combout  = (!\UC|t1~q  & (((\UC|selectRDM[1]~0_combout  & !\DECOD|Decoder0~0_combout )) # (!\UC|RwriteRDM~4_combout )))

	.dataa(\UC|selectRDM[1]~0_combout ),
	.datab(\UC|RwriteRDM~4_combout ),
	.datac(\DECOD|Decoder0~0_combout ),
	.datad(\UC|t1~q ),
	.cin(gnd),
	.combout(\UC|writeRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~0 .lut_mask = 16'h003B;
defparam \UC|writeRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \UC|got0~5 (
// Equation(s):
// \UC|got0~5_combout  = (!\RI|conteudo [9] & (!\RI|conteudo [15] & (\UC|t3~q  & \RI|conteudo [10])))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [15]),
	.datac(\UC|t3~q ),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|got0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~5 .lut_mask = 16'h1000;
defparam \UC|got0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \UC|writeRDM~3 (
// Equation(s):
// \UC|writeRDM~3_combout  = (\DECOD|Decoder0~8_combout  & ((\UC|RwriteAC~0_combout ) # ((\UC|got0~5_combout  & \UC|RwriteRDM~5_combout )))) # (!\DECOD|Decoder0~8_combout  & (\UC|got0~5_combout  & (\UC|RwriteRDM~5_combout )))

	.dataa(\DECOD|Decoder0~8_combout ),
	.datab(\UC|got0~5_combout ),
	.datac(\UC|RwriteRDM~5_combout ),
	.datad(\UC|RwriteAC~0_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~3 .lut_mask = 16'hEAC0;
defparam \UC|writeRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \UC|writeRDM~4 (
// Equation(s):
// \UC|writeRDM~4_combout  = ((\UC|writeRDM~3_combout ) # ((!\UC|RwriteRDM~10_combout  & \UC|RwriteRDM~7_combout ))) # (!\UC|writeRDM~0_combout )

	.dataa(\UC|RwriteRDM~10_combout ),
	.datab(\UC|RwriteRDM~7_combout ),
	.datac(\UC|writeRDM~0_combout ),
	.datad(\UC|writeRDM~3_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~4 .lut_mask = 16'hFF4F;
defparam \UC|writeRDM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \UC|selectRDM[0]~1 (
// Equation(s):
// \UC|selectRDM[0]~1_combout  = (\UC|t6~q  & !\RI|conteudo [9])

	.dataa(\UC|t6~q ),
	.datab(gnd),
	.datac(\RI|conteudo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|selectRDM[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[0]~1 .lut_mask = 16'h0A0A;
defparam \UC|selectRDM[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \UC|RwritePC~1 (
// Equation(s):
// \UC|RwritePC~1_combout  = (\RI|conteudo [11] & (\DECOD|Decoder0~3_combout  & (!\RI|conteudo [12] & \ffN|conteudo~q )))

	.dataa(\RI|conteudo [11]),
	.datab(\DECOD|Decoder0~3_combout ),
	.datac(\RI|conteudo [12]),
	.datad(\ffN|conteudo~q ),
	.cin(gnd),
	.combout(\UC|RwritePC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwritePC~1 .lut_mask = 16'h0800;
defparam \UC|RwritePC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \UC|RwriteRDM~8 (
// Equation(s):
// \UC|RwriteRDM~8_combout  = (\UC|RwritePC~1_combout ) # ((\UC|RwriteRDM~13_combout ) # ((!\UC|writePC~0_combout ) # (!\UC|RwriteRDM~3_combout )))

	.dataa(\UC|RwritePC~1_combout ),
	.datab(\UC|RwriteRDM~13_combout ),
	.datac(\UC|RwriteRDM~3_combout ),
	.datad(\UC|writePC~0_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~8_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~8 .lut_mask = 16'hEFFF;
defparam \UC|RwriteRDM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \UC|writeRDM~1 (
// Equation(s):
// \UC|writeRDM~1_combout  = (\UC|RwriteRDM~8_combout  & ((\RI|conteudo [9] & (\UC|t6~q )) # (!\RI|conteudo [9] & ((\UC|t4~q )))))

	.dataa(\UC|t6~q ),
	.datab(\UC|t4~q ),
	.datac(\RI|conteudo [9]),
	.datad(\UC|RwriteRDM~8_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~1 .lut_mask = 16'hAC00;
defparam \UC|writeRDM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \UC|writeRDM~2 (
// Equation(s):
// \UC|writeRDM~2_combout  = (!\RI|conteudo [10] & ((\UC|writeRDM~1_combout ) # ((\UC|selectRDM[0]~1_combout  & !\UC|RwriteRDM~11_combout ))))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|selectRDM[0]~1_combout ),
	.datac(\UC|writeRDM~1_combout ),
	.datad(\UC|RwriteRDM~11_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~2 .lut_mask = 16'h5054;
defparam \UC|writeRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \UC|RwriteRDM~9 (
// Equation(s):
// \UC|RwriteRDM~9_combout  = (!\RI|conteudo [10] & (\UC|t4~q  & (\RI|conteudo [9] & \UC|RwriteRDM~8_combout )))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|t4~q ),
	.datac(\RI|conteudo [9]),
	.datad(\UC|RwriteRDM~8_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~9_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~9 .lut_mask = 16'h4000;
defparam \UC|RwriteRDM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \UC|writeRDM~5 (
// Equation(s):
// \UC|writeRDM~5_combout  = (\UC|writeRDM~4_combout ) # ((\UC|writeRDM~2_combout ) # (\UC|RwriteRDM~9_combout ))

	.dataa(\UC|writeRDM~4_combout ),
	.datab(gnd),
	.datac(\UC|writeRDM~2_combout ),
	.datad(\UC|RwriteRDM~9_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~5 .lut_mask = 16'hFFFA;
defparam \UC|writeRDM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N31
dffeas \RDM|conteudo[6] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[6] .is_wysiwyg = "true";
defparam \RDM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_combout  = \RDM|conteudo [6] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\UC|RopULA~1_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~9 .lut_mask = 16'h556A;
defparam \ULA|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \ULA|Add0~10 (
// Equation(s):
// \ULA|Add0~10_combout  = \RDM|conteudo [5] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~1_combout ),
	.datab(\RDM|conteudo [5]),
	.datac(\UC|RopULA~3_combout ),
	.datad(\UC|RopULA~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~10 .lut_mask = 16'h363C;
defparam \ULA|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \ULA|Add0~11 (
// Equation(s):
// \ULA|Add0~11_combout  = \RDM|conteudo [4] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))))

	.dataa(\UC|RopULA~3_combout ),
	.datab(\UC|RopULA~0_combout ),
	.datac(\UC|RopULA~1_combout ),
	.datad(\RDM|conteudo [4]),
	.cin(gnd),
	.combout(\ULA|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~11 .lut_mask = 16'h15EA;
defparam \ULA|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \ULA|Add0~12 (
// Equation(s):
// \ULA|Add0~12_combout  = \RDM|conteudo [3] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~3_combout ),
	.datab(\UC|RopULA~1_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\RDM|conteudo [3]),
	.cin(gnd),
	.combout(\ULA|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~12 .lut_mask = 16'h15EA;
defparam \ULA|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \ULA|Add0~24 (
// Equation(s):
// \ULA|Add0~24_combout  = ((\AC|conteudo [3] $ (\ULA|Add0~12_combout  $ (!\ULA|Add0~23 )))) # (GND)
// \ULA|Add0~25  = CARRY((\AC|conteudo [3] & ((\ULA|Add0~12_combout ) # (!\ULA|Add0~23 ))) # (!\AC|conteudo [3] & (\ULA|Add0~12_combout  & !\ULA|Add0~23 )))

	.dataa(\AC|conteudo [3]),
	.datab(\ULA|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~23 ),
	.combout(\ULA|Add0~24_combout ),
	.cout(\ULA|Add0~25 ));
// synopsys translate_off
defparam \ULA|Add0~24 .lut_mask = 16'h698E;
defparam \ULA|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \ULA|Add0~26 (
// Equation(s):
// \ULA|Add0~26_combout  = (\ULA|Add0~11_combout  & ((\AC|conteudo [4] & (\ULA|Add0~25  & VCC)) # (!\AC|conteudo [4] & (!\ULA|Add0~25 )))) # (!\ULA|Add0~11_combout  & ((\AC|conteudo [4] & (!\ULA|Add0~25 )) # (!\AC|conteudo [4] & ((\ULA|Add0~25 ) # (GND)))))
// \ULA|Add0~27  = CARRY((\ULA|Add0~11_combout  & (!\AC|conteudo [4] & !\ULA|Add0~25 )) # (!\ULA|Add0~11_combout  & ((!\ULA|Add0~25 ) # (!\AC|conteudo [4]))))

	.dataa(\ULA|Add0~11_combout ),
	.datab(\AC|conteudo [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~25 ),
	.combout(\ULA|Add0~26_combout ),
	.cout(\ULA|Add0~27 ));
// synopsys translate_off
defparam \ULA|Add0~26 .lut_mask = 16'h9617;
defparam \ULA|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \ULA|Add0~28 (
// Equation(s):
// \ULA|Add0~28_combout  = ((\ULA|Add0~10_combout  $ (\AC|conteudo [5] $ (!\ULA|Add0~27 )))) # (GND)
// \ULA|Add0~29  = CARRY((\ULA|Add0~10_combout  & ((\AC|conteudo [5]) # (!\ULA|Add0~27 ))) # (!\ULA|Add0~10_combout  & (\AC|conteudo [5] & !\ULA|Add0~27 )))

	.dataa(\ULA|Add0~10_combout ),
	.datab(\AC|conteudo [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~27 ),
	.combout(\ULA|Add0~28_combout ),
	.cout(\ULA|Add0~29 ));
// synopsys translate_off
defparam \ULA|Add0~28 .lut_mask = 16'h698E;
defparam \ULA|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \ULA|Add0~30 (
// Equation(s):
// \ULA|Add0~30_combout  = (\ULA|Add0~9_combout  & ((\AC|conteudo [6] & (\ULA|Add0~29  & VCC)) # (!\AC|conteudo [6] & (!\ULA|Add0~29 )))) # (!\ULA|Add0~9_combout  & ((\AC|conteudo [6] & (!\ULA|Add0~29 )) # (!\AC|conteudo [6] & ((\ULA|Add0~29 ) # (GND)))))
// \ULA|Add0~31  = CARRY((\ULA|Add0~9_combout  & (!\AC|conteudo [6] & !\ULA|Add0~29 )) # (!\ULA|Add0~9_combout  & ((!\ULA|Add0~29 ) # (!\AC|conteudo [6]))))

	.dataa(\ULA|Add0~9_combout ),
	.datab(\AC|conteudo [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~29 ),
	.combout(\ULA|Add0~30_combout ),
	.cout(\ULA|Add0~31 ));
// synopsys translate_off
defparam \ULA|Add0~30 .lut_mask = 16'h9617;
defparam \ULA|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \ULA|Mux9~0 (
// Equation(s):
// \ULA|Mux9~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [7]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [6] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\AC|conteudo [7]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \ULA|Mux9~1 (
// Equation(s):
// \ULA|Mux9~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux9~0_combout  & (\RDM|conteudo [6])) # (!\ULA|Mux9~0_combout  & ((\AC|conteudo [5]))))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux9~0_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\AC|conteudo [5]),
	.datad(\ULA|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~1 .lut_mask = 16'hBBC0;
defparam \ULA|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \ULA|Mux9~2 (
// Equation(s):
// \ULA|Mux9~2_combout  = (\ULA|Mux6~0_combout  & ((\ULA|Mux6~1_combout ) # ((\ULA|Mux9~1_combout )))) # (!\ULA|Mux6~0_combout  & (!\ULA|Mux6~1_combout  & (\ULA|Add0~30_combout )))

	.dataa(\ULA|Mux6~0_combout ),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Add0~30_combout ),
	.datad(\ULA|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~2 .lut_mask = 16'hBA98;
defparam \ULA|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \ULA|Mux9~3 (
// Equation(s):
// \ULA|Mux9~3_combout  = (\RDM|conteudo [6] & ((\ULA|Mux9~2_combout ) # ((\AC|conteudo [6] & \ULA|Mux6~1_combout )))) # (!\RDM|conteudo [6] & (\ULA|Mux9~2_combout  & ((\AC|conteudo [6]) # (!\ULA|Mux6~1_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\ULA|Mux9~2_combout ),
	.datac(\AC|conteudo [6]),
	.datad(\ULA|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~3 .lut_mask = 16'hE8CC;
defparam \ULA|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \AC|conteudo[6] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[6] .is_wysiwyg = "true";
defparam \AC|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \ULA|Mux10~0 (
// Equation(s):
// \ULA|Mux10~0_combout  = (\UC|opULA[0]~0_combout  & (\AC|conteudo [6] & ((!\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((\UC|opULA[1]~1_combout ) # (!\AC|conteudo [5]))))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\AC|conteudo [6]),
	.datac(\AC|conteudo [5]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~0 .lut_mask = 16'h558D;
defparam \ULA|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \ULA|Mux10~1 (
// Equation(s):
// \ULA|Mux10~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux10~0_combout  & ((\AC|conteudo [4]))) # (!\ULA|Mux10~0_combout  & (\RDM|conteudo [5])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux10~0_combout ))))

	.dataa(\RDM|conteudo [5]),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\AC|conteudo [4]),
	.datad(\ULA|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~1 .lut_mask = 16'hF388;
defparam \ULA|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \ULA|Mux10~2 (
// Equation(s):
// \ULA|Mux10~2_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [5] & ((\AC|conteudo [5]) # (\ULA|Mux6~0_combout ))) # (!\RDM|conteudo [5] & (\AC|conteudo [5] & \ULA|Mux6~0_combout )))) # (!\ULA|Mux6~1_combout  & (((!\ULA|Mux6~0_combout ))))

	.dataa(\RDM|conteudo [5]),
	.datab(\AC|conteudo [5]),
	.datac(\ULA|Mux6~1_combout ),
	.datad(\ULA|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~2 .lut_mask = 16'hE08F;
defparam \ULA|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \ULA|Mux10~3 (
// Equation(s):
// \ULA|Mux10~3_combout  = (\ULA|Mux6~1_combout  & (((\ULA|Mux10~2_combout )))) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux10~2_combout  & ((\ULA|Add0~28_combout ))) # (!\ULA|Mux10~2_combout  & (\ULA|Mux10~1_combout ))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\ULA|Mux10~1_combout ),
	.datac(\ULA|Add0~28_combout ),
	.datad(\ULA|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~3 .lut_mask = 16'hFA44;
defparam \ULA|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \AC|conteudo[5] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[5] .is_wysiwyg = "true";
defparam \AC|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a37 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a53 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a37~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~31_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~30_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a101 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y69_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a117 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y68_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a101~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a117~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a85 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a69 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N18
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a85~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N20
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~32_combout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~34_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35 .lut_mask = 16'hEEEA;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15 .lut_mask = 16'h5410;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[5]~35_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16 .lut_mask = 16'hA280;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneive_lcell_comb \MEM|ram~53 (
// Equation(s):
// \MEM|ram~53_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [5]))

	.dataa(\RDM|conteudo [5]),
	.datab(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15_combout ),
	.datac(\DECOD|Decoder0~7_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16_combout ),
	.cin(gnd),
	.combout(\MEM|ram~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~53 .lut_mask = 16'hFACA;
defparam \MEM|ram~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N7
dffeas \MEM|ram_rtl_0_bypass[43] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N9
dffeas \MEM|ram_rtl_0_bypass[44] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y54_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33 .lut_mask = 16'h0D08;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y55_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~53_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N2
cycloneive_lcell_comb \MEM|ram~18 (
// Equation(s):
// \MEM|ram~18_combout  = (\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [43])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0_bypass [44] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ))) # (!\MEM|ram_rtl_0_bypass [44] & 
// (\MEM|ram_rtl_0_bypass [43]))))

	.dataa(\MEM|ram_rtl_0_bypass [43]),
	.datab(\MEM|ram~12_combout ),
	.datac(\MEM|ram_rtl_0_bypass [44]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\MEM|ram~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~18 .lut_mask = 16'hBA8A;
defparam \MEM|ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
cycloneive_lcell_comb \muxRDM|Mux10~0 (
// Equation(s):
// \muxRDM|Mux10~0_combout  = (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~18_combout ) # ((\AC|conteudo [5] & !\muxRDM|Mux15~0_combout )))) # (!\UC|selectRDM[1]~6_combout  & (\AC|conteudo [5] & (!\muxRDM|Mux15~0_combout )))

	.dataa(\UC|selectRDM[1]~6_combout ),
	.datab(\AC|conteudo [5]),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~18_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux10~0 .lut_mask = 16'hAE0C;
defparam \muxRDM|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N21
dffeas \RDM|conteudo[5] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[5] .is_wysiwyg = "true";
defparam \RDM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneive_lcell_comb \muxREM|q[5]~8 (
// Equation(s):
// \muxREM|q[5]~8_combout  = (\UC|selectREM~combout  & ((\PC|counter [5]))) # (!\UC|selectREM~combout  & (\RDM|conteudo [5]))

	.dataa(\RDM|conteudo [5]),
	.datab(gnd),
	.datac(\PC|counter [5]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[5]~8 .lut_mask = 16'hF0AA;
defparam \muxREM|q[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N11
dffeas \REM|conteudo[5] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[5] .is_wysiwyg = "true";
defparam \REM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneive_lcell_comb \MEM|ram~41 (
// Equation(s):
// \MEM|ram~41_combout  = (\DECOD|Decoder0~0_combout  & ((\RI|conteudo [11] & ((\CON|count_s [5]))) # (!\RI|conteudo [11] & (\REM|conteudo [5])))) # (!\DECOD|Decoder0~0_combout  & (((\REM|conteudo [5]))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [5]),
	.datad(\CON|count_s [5]),
	.cin(gnd),
	.combout(\MEM|ram~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~41 .lut_mask = 16'hF870;
defparam \MEM|ram~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a98 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a114 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a98~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a114~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16 .lut_mask = 16'hA808;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a66 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a82 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N22
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a66~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a82~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15 .lut_mask = 16'h5404;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a34 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a50 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N6
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a34~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13 .lut_mask = 16'hA808;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N24
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12 .lut_mask = 16'h5404;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N20
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~13_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14 .lut_mask = 16'h0F0A;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N10
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~16_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~15_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N20
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6 .lut_mask = 16'h3120;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[2]~17_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7 .lut_mask = 16'hC840;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N14
cycloneive_lcell_comb \MEM|ram~50 (
// Equation(s):
// \MEM|ram~50_combout  = (\DECOD|Decoder0~7_combout  & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6_combout ) # ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7_combout )))) # (!\DECOD|Decoder0~7_combout  & (((\RDM|conteudo [2]))))

	.dataa(\DECOD|Decoder0~7_combout ),
	.datab(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6_combout ),
	.datac(\RDM|conteudo [2]),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7_combout ),
	.cin(gnd),
	.combout(\MEM|ram~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~50 .lut_mask = 16'hFAD8;
defparam \MEM|ram~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N15
dffeas \MEM|ram_rtl_0_bypass[37] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~50_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N18
cycloneive_lcell_comb \MEM|ram~15 (
// Equation(s):
// \MEM|ram~15_combout  = (\MEM|ram~12_combout  & (((\MEM|ram_rtl_0_bypass [37])))) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0_bypass [38] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ))) # (!\MEM|ram_rtl_0_bypass [38] & 
// (\MEM|ram_rtl_0_bypass [37]))))

	.dataa(\MEM|ram~12_combout ),
	.datab(\MEM|ram_rtl_0_bypass [38]),
	.datac(\MEM|ram_rtl_0_bypass [37]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.cin(gnd),
	.combout(\MEM|ram~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~15 .lut_mask = 16'hF4B0;
defparam \MEM|ram~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N26
cycloneive_lcell_comb \muxRDM|Mux13~0 (
// Equation(s):
// \muxRDM|Mux13~0_combout  = (\muxRDM|Mux15~0_combout  & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~15_combout )))) # (!\muxRDM|Mux15~0_combout  & ((\AC|conteudo [2]) # ((\UC|selectRDM[1]~6_combout  & \MEM|ram~15_combout ))))

	.dataa(\muxRDM|Mux15~0_combout ),
	.datab(\AC|conteudo [2]),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\MEM|ram~15_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux13~0 .lut_mask = 16'hF444;
defparam \muxRDM|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N27
dffeas \RDM|conteudo[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[2] .is_wysiwyg = "true";
defparam \RDM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \muxREM|q[2]~5 (
// Equation(s):
// \muxREM|q[2]~5_combout  = (\UC|selectREM~combout  & ((\PC|counter [2]))) # (!\UC|selectREM~combout  & (\RDM|conteudo [2]))

	.dataa(\RDM|conteudo [2]),
	.datab(\PC|counter [2]),
	.datac(gnd),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[2]~5 .lut_mask = 16'hCCAA;
defparam \muxREM|q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N19
dffeas \REM|conteudo[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[2] .is_wysiwyg = "true";
defparam \REM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \MEM|ram~38 (
// Equation(s):
// \MEM|ram~38_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (\CON|count_s [2])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [2]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [2]))))

	.dataa(\CON|count_s [2]),
	.datab(\RI|conteudo [11]),
	.datac(\REM|conteudo [2]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~38 .lut_mask = 16'hB8F0;
defparam \MEM|ram~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a119 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a103 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N8
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a119~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a103~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a87 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y59_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a71 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a87~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a71~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y63_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a39 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a55 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N10
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a39~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a55~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~42_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~43_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N22
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~46_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~45_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~44_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N26
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22 .lut_mask = 16'hA820;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y71_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[7]~47_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N0
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21 .lut_mask = 16'h5140;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N6
cycloneive_lcell_comb \MEM|ram~55 (
// Equation(s):
// \MEM|ram~55_combout  = (\DECOD|Decoder0~7_combout  & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22_combout ) # ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21_combout )))) # (!\DECOD|Decoder0~7_combout  & (((\RDM|conteudo [7]))))

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22_combout ),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\RDM|conteudo [7]),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21_combout ),
	.cin(gnd),
	.combout(\MEM|ram~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~55 .lut_mask = 16'hFCB8;
defparam \MEM|ram~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N7
dffeas \MEM|ram_rtl_0_bypass[47] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y58_N25
dffeas \MEM|ram_rtl_0_bypass[48] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~55_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47 .lut_mask = 16'hEEEA;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N20
cycloneive_lcell_comb \MEM|ram~20 (
// Equation(s):
// \MEM|ram~20_combout  = (\MEM|ram_rtl_0_bypass [48] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [47])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ))))) # (!\MEM|ram_rtl_0_bypass [48] & 
// (\MEM|ram_rtl_0_bypass [47]))

	.dataa(\MEM|ram_rtl_0_bypass [47]),
	.datab(\MEM|ram_rtl_0_bypass [48]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.datad(\MEM|ram~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~20 .lut_mask = 16'hAAE2;
defparam \MEM|ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N4
cycloneive_lcell_comb \muxRDM|Mux8~0 (
// Equation(s):
// \muxRDM|Mux8~0_combout  = (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~20_combout ) # ((\AC|conteudo [7] & !\muxRDM|Mux15~0_combout )))) # (!\UC|selectRDM[1]~6_combout  & (\AC|conteudo [7] & (!\muxRDM|Mux15~0_combout )))

	.dataa(\UC|selectRDM[1]~6_combout ),
	.datab(\AC|conteudo [7]),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~20_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux8~0 .lut_mask = 16'hAE0C;
defparam \muxRDM|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N5
dffeas \RDM|conteudo[7] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[7] .is_wysiwyg = "true";
defparam \RDM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \ULA|Add0~8 (
// Equation(s):
// \ULA|Add0~8_combout  = \RDM|conteudo [7] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~1_combout ),
	.datab(\UC|RopULA~0_combout ),
	.datac(\UC|RopULA~3_combout ),
	.datad(\RDM|conteudo [7]),
	.cin(gnd),
	.combout(\ULA|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~8 .lut_mask = 16'h07F8;
defparam \ULA|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \ULA|Add0~32 (
// Equation(s):
// \ULA|Add0~32_combout  = ((\ULA|Add0~8_combout  $ (\AC|conteudo [7] $ (!\ULA|Add0~31 )))) # (GND)
// \ULA|Add0~33  = CARRY((\ULA|Add0~8_combout  & ((\AC|conteudo [7]) # (!\ULA|Add0~31 ))) # (!\ULA|Add0~8_combout  & (\AC|conteudo [7] & !\ULA|Add0~31 )))

	.dataa(\ULA|Add0~8_combout ),
	.datab(\AC|conteudo [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~31 ),
	.combout(\ULA|Add0~32_combout ),
	.cout(\ULA|Add0~33 ));
// synopsys translate_off
defparam \ULA|Add0~32 .lut_mask = 16'h698E;
defparam \ULA|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \ULA|Mux8~0 (
// Equation(s):
// \ULA|Mux8~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [8] & !\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((\UC|opULA[1]~1_combout )) # (!\AC|conteudo [7])))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\AC|conteudo [7]),
	.datac(\AC|conteudo [8]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~0 .lut_mask = 16'h55B1;
defparam \ULA|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \ULA|Mux8~1 (
// Equation(s):
// \ULA|Mux8~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux8~0_combout  & (\AC|conteudo [6])) # (!\ULA|Mux8~0_combout  & ((\RDM|conteudo [7]))))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux8~0_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\RDM|conteudo [7]),
	.datad(\ULA|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~1 .lut_mask = 16'hBBC0;
defparam \ULA|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \ULA|Mux8~2 (
// Equation(s):
// \ULA|Mux8~2_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [7] & ((\ULA|Mux6~0_combout ) # (\AC|conteudo [7]))) # (!\RDM|conteudo [7] & (\ULA|Mux6~0_combout  & \AC|conteudo [7])))) # (!\ULA|Mux6~1_combout  & (((!\ULA|Mux6~0_combout ))))

	.dataa(\RDM|conteudo [7]),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Mux6~0_combout ),
	.datad(\AC|conteudo [7]),
	.cin(gnd),
	.combout(\ULA|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~2 .lut_mask = 16'hCB83;
defparam \ULA|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \ULA|Mux8~3 (
// Equation(s):
// \ULA|Mux8~3_combout  = (\ULA|Mux6~1_combout  & (((\ULA|Mux8~2_combout )))) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux8~2_combout  & (\ULA|Add0~32_combout )) # (!\ULA|Mux8~2_combout  & ((\ULA|Mux8~1_combout )))))

	.dataa(\ULA|Add0~32_combout ),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Mux8~1_combout ),
	.datad(\ULA|Mux8~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~3 .lut_mask = 16'hEE30;
defparam \ULA|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \ULA|Equal0~1 (
// Equation(s):
// \ULA|Equal0~1_combout  = (!\ULA|Mux8~3_combout  & (!\ULA|Mux2~3_combout  & (!\ULA|Mux1~3_combout  & !\ULA|Mux3~3_combout )))

	.dataa(\ULA|Mux8~3_combout ),
	.datab(\ULA|Mux2~3_combout ),
	.datac(\ULA|Mux1~3_combout ),
	.datad(\ULA|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~1 .lut_mask = 16'h0001;
defparam \ULA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \ULA|Equal0~0 (
// Equation(s):
// \ULA|Equal0~0_combout  = (!\ULA|Mux11~3_combout  & (!\ULA|Mux10~3_combout  & (!\ULA|Mux12~3_combout  & !\ULA|Mux9~3_combout )))

	.dataa(\ULA|Mux11~3_combout ),
	.datab(\ULA|Mux10~3_combout ),
	.datac(\ULA|Mux12~3_combout ),
	.datad(\ULA|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~0 .lut_mask = 16'h0001;
defparam \ULA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \ULA|Equal0~6 (
// Equation(s):
// \ULA|Equal0~6_combout  = (\ULA|Mux7~3_combout ) # ((\ULA|Mux14~3_combout ) # ((\ULA|Mux4~3_combout ) # (\ULA|Mux6~5_combout )))

	.dataa(\ULA|Mux7~3_combout ),
	.datab(\ULA|Mux14~3_combout ),
	.datac(\ULA|Mux4~3_combout ),
	.datad(\ULA|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~6 .lut_mask = 16'hFFFE;
defparam \ULA|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \ULA|Equal0~2 (
// Equation(s):
// \ULA|Equal0~2_combout  = (\UC|opULA[0]~0_combout  & (((!\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & ((\UC|opULA[1]~1_combout  & (\AC|conteudo [14])) # (!\UC|opULA[1]~1_combout  & ((\ffN|conteudo~q )))))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~2 .lut_mask = 16'h22FC;
defparam \ULA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \ULA|Equal0~3 (
// Equation(s):
// \ULA|Equal0~3_combout  = (\UC|opULA [2] & (\ULA|Equal0~2_combout  $ ((!\UC|opULA[1]~1_combout )))) # (!\UC|opULA [2] & (((!\UC|opULA[1]~1_combout  & \ULA|Add0~48_combout ))))

	.dataa(\ULA|Equal0~2_combout ),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\UC|opULA [2]),
	.datad(\ULA|Add0~48_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~3 .lut_mask = 16'h9390;
defparam \ULA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \ULA|Equal0~4 (
// Equation(s):
// \ULA|Equal0~4_combout  = (!\ULA|Equal0~3_combout  & (!\ULA|Mux15~3_combout  & ((!\UC|opULA[1]~1_combout ) # (!\ULA|Mux0~2_combout ))))

	.dataa(\ULA|Mux0~2_combout ),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\ULA|Equal0~3_combout ),
	.datad(\ULA|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~4 .lut_mask = 16'h0007;
defparam \ULA|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \ULA|Equal0~5 (
// Equation(s):
// \ULA|Equal0~5_combout  = (!\ULA|Mux13~3_combout  & (!\ULA|Mux5~3_combout  & \ULA|Equal0~4_combout ))

	.dataa(\ULA|Mux13~3_combout ),
	.datab(gnd),
	.datac(\ULA|Mux5~3_combout ),
	.datad(\ULA|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~5 .lut_mask = 16'h0500;
defparam \ULA|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \ULA|Equal0~7 (
// Equation(s):
// \ULA|Equal0~7_combout  = (\ULA|Equal0~1_combout  & (\ULA|Equal0~0_combout  & (!\ULA|Equal0~6_combout  & \ULA|Equal0~5_combout )))

	.dataa(\ULA|Equal0~1_combout ),
	.datab(\ULA|Equal0~0_combout ),
	.datac(\ULA|Equal0~6_combout ),
	.datad(\ULA|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~7 .lut_mask = 16'h0800;
defparam \ULA|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \ffZ|conteudo (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Equal0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffZ|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffZ|conteudo .is_wysiwyg = "true";
defparam \ffZ|conteudo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \UC|writePC~0 (
// Equation(s):
// \UC|writePC~0_combout  = (\RI|conteudo [11]) # (((\RI|conteudo [12] & !\ffZ|conteudo~q )) # (!\DECOD|Decoder0~3_combout ))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [12]),
	.datac(\ffZ|conteudo~q ),
	.datad(\DECOD|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UC|writePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writePC~0 .lut_mask = 16'hAEFF;
defparam \UC|writePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \UC|RwriteRDM~6 (
// Equation(s):
// \UC|RwriteRDM~6_combout  = (!\RI|conteudo [10] & (((\UC|RwritePC~1_combout ) # (!\UC|RwriteRDM~11_combout )) # (!\UC|writePC~0_combout )))

	.dataa(\UC|writePC~0_combout ),
	.datab(\RI|conteudo [10]),
	.datac(\UC|RwritePC~1_combout ),
	.datad(\UC|RwriteRDM~11_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~6 .lut_mask = 16'h3133;
defparam \UC|RwriteRDM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \UC|RwriteREM~0 (
// Equation(s):
// \UC|RwriteREM~0_combout  = ((\DECOD|Decoder0~0_combout ) # (\DECOD|Decoder0~6_combout )) # (!\UC|selectRDM[1]~0_combout )

	.dataa(gnd),
	.datab(\UC|selectRDM[1]~0_combout ),
	.datac(\DECOD|Decoder0~0_combout ),
	.datad(\DECOD|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\UC|RwriteREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteREM~0 .lut_mask = 16'hFFF3;
defparam \UC|RwriteREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \UC|RwriteREM~1 (
// Equation(s):
// \UC|RwriteREM~1_combout  = (!\RI|conteudo [9] & (\RI|conteudo [10] & (\UC|t3~q  & \UC|RwriteREM~0_combout )))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t3~q ),
	.datad(\UC|RwriteREM~0_combout ),
	.cin(gnd),
	.combout(\UC|RwriteREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteREM~1 .lut_mask = 16'h4000;
defparam \UC|RwriteREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \UC|selectREM (
// Equation(s):
// \UC|selectREM~combout  = ((\UC|RwriteREM~1_combout ) # ((\UC|t3~q  & \UC|RwriteRDM~6_combout ))) # (!\UC|t0~q )

	.dataa(\UC|t3~q ),
	.datab(\UC|t0~q ),
	.datac(\UC|RwriteRDM~6_combout ),
	.datad(\UC|RwriteREM~1_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM .lut_mask = 16'hFFB3;
defparam \UC|selectREM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \muxREM|q[14]~2 (
// Equation(s):
// \muxREM|q[14]~2_combout  = (\UC|selectREM~combout  & (\PC|counter [14])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [14])))

	.dataa(gnd),
	.datab(\PC|counter [14]),
	.datac(\RDM|conteudo [14]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[14]~2 .lut_mask = 16'hCCF0;
defparam \muxREM|q[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \REM|conteudo[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[14] .is_wysiwyg = "true";
defparam \REM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \MEM|ram~34 (
// Equation(s):
// \MEM|ram~34_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (!\CON|count_p [14])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [14]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [14]))))

	.dataa(\RI|conteudo [11]),
	.datab(\CON|count_p [14]),
	.datac(\REM|conteudo [14]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~34 .lut_mask = 16'h72F0;
defparam \MEM|ram~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout  = (\MEM|ram~35_combout  & (!\MEM|ram~34_combout  & (!\MEM|ram~30_combout  & \MEM|ram~33_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~34_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .lut_mask = 16'h0200;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a67 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a83 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a67~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a83~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21 .lut_mask = 16'h3202;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N8
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a35 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a51 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N10
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a35~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~18_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~19_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a99 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a115 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a99~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a115~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22 .lut_mask = 16'hC808;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N22
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~21_combout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~20_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~22_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N8
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9 .lut_mask = 16'h5410;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[3]~23_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10 .lut_mask = 16'hA280;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneive_lcell_comb \MEM|ram~51 (
// Equation(s):
// \MEM|ram~51_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [3]))

	.dataa(\RDM|conteudo [3]),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10_combout ),
	.cin(gnd),
	.combout(\MEM|ram~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~51 .lut_mask = 16'hEEE2;
defparam \MEM|ram~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N21
dffeas \MEM|ram_rtl_0_bypass[39] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19 .lut_mask = 16'hA808;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18 .lut_mask = 16'h5404;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~51_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23 .lut_mask = 16'hEEEC;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneive_lcell_comb \MEM|ram~16 (
// Equation(s):
// \MEM|ram~16_combout  = (\MEM|ram_rtl_0_bypass [40] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [39])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ))))) # (!\MEM|ram_rtl_0_bypass [40] & 
// (\MEM|ram_rtl_0_bypass [39]))

	.dataa(\MEM|ram_rtl_0_bypass [40]),
	.datab(\MEM|ram_rtl_0_bypass [39]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.cin(gnd),
	.combout(\MEM|ram~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~16 .lut_mask = 16'hCEC4;
defparam \MEM|ram~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneive_lcell_comb \muxRDM|Mux12~0 (
// Equation(s):
// \muxRDM|Mux12~0_combout  = (\AC|conteudo [3] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~16_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [3] & (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~16_combout ))))

	.dataa(\AC|conteudo [3]),
	.datab(\UC|selectRDM[1]~6_combout ),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~16_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux12~0 .lut_mask = 16'hCE0A;
defparam \muxRDM|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N5
dffeas \RDM|conteudo[3] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[3] .is_wysiwyg = "true";
defparam \RDM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \ULA|Mux12~0 (
// Equation(s):
// \ULA|Mux12~0_combout  = (\UC|opULA[1]~1_combout  & (((\UC|opULA[0]~0_combout )))) # (!\UC|opULA[1]~1_combout  & ((\UC|opULA[0]~0_combout  & (\AC|conteudo [4])) # (!\UC|opULA[0]~0_combout  & ((!\AC|conteudo [3])))))

	.dataa(\AC|conteudo [4]),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\AC|conteudo [3]),
	.cin(gnd),
	.combout(\ULA|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~0 .lut_mask = 16'hE0E3;
defparam \ULA|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \ULA|Mux12~1 (
// Equation(s):
// \ULA|Mux12~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux12~0_combout  & (\RDM|conteudo [3])) # (!\ULA|Mux12~0_combout  & ((\AC|conteudo [2]))))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux12~0_combout ))))

	.dataa(\RDM|conteudo [3]),
	.datab(\AC|conteudo [2]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\ULA|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~1 .lut_mask = 16'hAFC0;
defparam \ULA|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \ULA|Mux12~2 (
// Equation(s):
// \ULA|Mux12~2_combout  = (\ULA|Mux6~0_combout  & ((\ULA|Mux12~1_combout ) # ((\ULA|Mux6~1_combout )))) # (!\ULA|Mux6~0_combout  & (((!\ULA|Mux6~1_combout  & \ULA|Add0~24_combout ))))

	.dataa(\ULA|Mux12~1_combout ),
	.datab(\ULA|Mux6~0_combout ),
	.datac(\ULA|Mux6~1_combout ),
	.datad(\ULA|Add0~24_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~2 .lut_mask = 16'hCBC8;
defparam \ULA|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \ULA|Mux12~3 (
// Equation(s):
// \ULA|Mux12~3_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [3] & ((\AC|conteudo [3]) # (\ULA|Mux12~2_combout ))) # (!\RDM|conteudo [3] & (\AC|conteudo [3] & \ULA|Mux12~2_combout )))) # (!\ULA|Mux6~1_combout  & (((\ULA|Mux12~2_combout ))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\RDM|conteudo [3]),
	.datac(\AC|conteudo [3]),
	.datad(\ULA|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \AC|conteudo[3] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[3] .is_wysiwyg = "true";
defparam \AC|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \ULA|Mux11~0 (
// Equation(s):
// \ULA|Mux11~0_combout  = (\UC|opULA[0]~0_combout  & ((\UC|opULA[1]~1_combout ) # ((\AC|conteudo [5])))) # (!\UC|opULA[0]~0_combout  & (!\UC|opULA[1]~1_combout  & (!\AC|conteudo [4])))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\AC|conteudo [4]),
	.datad(\AC|conteudo [5]),
	.cin(gnd),
	.combout(\ULA|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~0 .lut_mask = 16'hAB89;
defparam \ULA|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \ULA|Mux11~1 (
// Equation(s):
// \ULA|Mux11~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux11~0_combout  & ((\RDM|conteudo [4]))) # (!\ULA|Mux11~0_combout  & (\AC|conteudo [3])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux11~0_combout ))))

	.dataa(\AC|conteudo [3]),
	.datab(\RDM|conteudo [4]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\ULA|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~1 .lut_mask = 16'hCFA0;
defparam \ULA|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \ULA|Mux11~2 (
// Equation(s):
// \ULA|Mux11~2_combout  = (\ULA|Mux6~1_combout  & (((\ULA|Mux6~0_combout )))) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux6~0_combout  & (\ULA|Mux11~1_combout )) # (!\ULA|Mux6~0_combout  & ((\ULA|Add0~26_combout )))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\ULA|Mux11~1_combout ),
	.datac(\ULA|Add0~26_combout ),
	.datad(\ULA|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~2 .lut_mask = 16'hEE50;
defparam \ULA|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \ULA|Mux11~3 (
// Equation(s):
// \ULA|Mux11~3_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [4] & ((\AC|conteudo [4]) # (\ULA|Mux11~2_combout ))) # (!\RDM|conteudo [4] & (\AC|conteudo [4] & \ULA|Mux11~2_combout )))) # (!\ULA|Mux6~1_combout  & (((\ULA|Mux11~2_combout ))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\RDM|conteudo [4]),
	.datac(\AC|conteudo [4]),
	.datad(\ULA|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \AC|conteudo[4] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[4] .is_wysiwyg = "true";
defparam \AC|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a84 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a68 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N22
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a84~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a68~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a100 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a116 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N8
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a100~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a116~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28 .lut_mask = 16'hA088;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a36 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a52 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a36~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a52~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25 .lut_mask = 16'hA088;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N16
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~25_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~24_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N26
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~27_combout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~28_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~26_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13 .lut_mask = 16'hC840;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[4]~29_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12 .lut_mask = 16'h3120;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \MEM|ram~52 (
// Equation(s):
// \MEM|ram~52_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [4]))

	.dataa(\DECOD|Decoder0~7_combout ),
	.datab(\RDM|conteudo [4]),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~52 .lut_mask = 16'hEEE4;
defparam \MEM|ram~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \MEM|ram_rtl_0_bypass[41] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \MEM|ram_rtl_0_bypass[42] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~52_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \MEM|ram~17 (
// Equation(s):
// \MEM|ram~17_combout  = (\MEM|ram_rtl_0_bypass [42] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [41])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ))))) # (!\MEM|ram_rtl_0_bypass [42] & 
// (\MEM|ram_rtl_0_bypass [41]))

	.dataa(\MEM|ram_rtl_0_bypass [41]),
	.datab(\MEM|ram_rtl_0_bypass [42]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.cin(gnd),
	.combout(\MEM|ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~17 .lut_mask = 16'hAEA2;
defparam \MEM|ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \muxRDM|Mux11~0 (
// Equation(s):
// \muxRDM|Mux11~0_combout  = (\AC|conteudo [4] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~17_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [4] & (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~17_combout ))))

	.dataa(\AC|conteudo [4]),
	.datab(\UC|selectRDM[1]~6_combout ),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~17_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux11~0 .lut_mask = 16'hCE0A;
defparam \muxRDM|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \RDM|conteudo[4] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[4] .is_wysiwyg = "true";
defparam \RDM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \UC|writePC~2 (
// Equation(s):
// \UC|writePC~2_combout  = (\UC|RwriteAC~3_combout  & (((\UC|RwritePC~1_combout )) # (!\UC|writePC~0_combout ))) # (!\UC|RwriteAC~3_combout  & (\UC|RwritePC~0_combout  & ((\UC|RwritePC~1_combout ) # (!\UC|writePC~0_combout ))))

	.dataa(\UC|RwriteAC~3_combout ),
	.datab(\UC|writePC~0_combout ),
	.datac(\UC|RwritePC~0_combout ),
	.datad(\UC|RwritePC~1_combout ),
	.cin(gnd),
	.combout(\UC|writePC~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writePC~2 .lut_mask = 16'hFA32;
defparam \UC|writePC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \UC|RincrementPC~0 (
// Equation(s):
// \UC|RincrementPC~0_combout  = (!\UC|RwriteRDM~11_combout  & (!\RI|conteudo [9] & (!\RI|conteudo [10] & \UC|t4~q )))

	.dataa(\UC|RwriteRDM~11_combout ),
	.datab(\RI|conteudo [9]),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t4~q ),
	.cin(gnd),
	.combout(\UC|RincrementPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RincrementPC~0 .lut_mask = 16'h0100;
defparam \UC|RincrementPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \UC|got0~4 (
// Equation(s):
// \UC|got0~4_combout  = (\RI|conteudo [14] & (!\RI|conteudo [13] & ((!\RI|conteudo [11]) # (!\RI|conteudo [12]))))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\UC|got0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~4 .lut_mask = 16'h0222;
defparam \UC|got0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \UC|got0~2 (
// Equation(s):
// \UC|got0~2_combout  = (\RI|conteudo [12] & (!\ffZ|conteudo~q  & ((!\RI|conteudo [11])))) # (!\RI|conteudo [12] & (((!\ffN|conteudo~q  & \RI|conteudo [11]))))

	.dataa(\ffZ|conteudo~q ),
	.datab(\RI|conteudo [12]),
	.datac(\ffN|conteudo~q ),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\UC|got0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~2 .lut_mask = 16'h0344;
defparam \UC|got0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \UC|got0~3 (
// Equation(s):
// \UC|got0~3_combout  = (!\RI|conteudo [10] & (\UC|got0~2_combout  & (\UC|t3~q  & \DECOD|Decoder0~3_combout )))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|got0~2_combout ),
	.datac(\UC|t3~q ),
	.datad(\DECOD|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UC|got0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~3 .lut_mask = 16'h4000;
defparam \UC|got0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \PC|counter[6]~44 (
// Equation(s):
// \PC|counter[6]~44_combout  = (!\UC|got0~3_combout  & ((!\UC|got0~4_combout ) # (!\UC|got0~5_combout )))

	.dataa(gnd),
	.datab(\UC|got0~5_combout ),
	.datac(\UC|got0~4_combout ),
	.datad(\UC|got0~3_combout ),
	.cin(gnd),
	.combout(\PC|counter[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[6]~44 .lut_mask = 16'h003F;
defparam \PC|counter[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \PC|counter[6]~45 (
// Equation(s):
// \PC|counter[6]~45_combout  = (!\UC|t1~q  & (!\UC|writePC~2_combout  & ((!\UC|RwriteRDM~4_combout ) # (!\UC|RwriteREM~0_combout ))))

	.dataa(\UC|RwriteREM~0_combout ),
	.datab(\UC|RwriteRDM~4_combout ),
	.datac(\UC|t1~q ),
	.datad(\UC|writePC~2_combout ),
	.cin(gnd),
	.combout(\PC|counter[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[6]~45 .lut_mask = 16'h0007;
defparam \PC|counter[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \PC|counter[6]~46 (
// Equation(s):
// \PC|counter[6]~46_combout  = (\UC|RincrementPC~0_combout ) # (((\UC|RwriteRDM~9_combout ) # (!\PC|counter[6]~45_combout )) # (!\PC|counter[6]~44_combout ))

	.dataa(\UC|RincrementPC~0_combout ),
	.datab(\PC|counter[6]~44_combout ),
	.datac(\UC|RwriteRDM~9_combout ),
	.datad(\PC|counter[6]~45_combout ),
	.cin(gnd),
	.combout(\PC|counter[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[6]~46 .lut_mask = 16'hFBFF;
defparam \PC|counter[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \PC|counter[4] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[4]~24_combout ),
	.asdata(\RDM|conteudo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[4] .is_wysiwyg = "true";
defparam \PC|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \PC|counter[5]~26 (
// Equation(s):
// \PC|counter[5]~26_combout  = (\PC|counter [5] & (!\PC|counter[4]~25 )) # (!\PC|counter [5] & ((\PC|counter[4]~25 ) # (GND)))
// \PC|counter[5]~27  = CARRY((!\PC|counter[4]~25 ) # (!\PC|counter [5]))

	.dataa(\PC|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[4]~25 ),
	.combout(\PC|counter[5]~26_combout ),
	.cout(\PC|counter[5]~27 ));
// synopsys translate_off
defparam \PC|counter[5]~26 .lut_mask = 16'h5A5F;
defparam \PC|counter[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \PC|counter[5] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[5]~26_combout ),
	.asdata(\RDM|conteudo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[5] .is_wysiwyg = "true";
defparam \PC|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \PC|counter[6]~28 (
// Equation(s):
// \PC|counter[6]~28_combout  = (\PC|counter [6] & (\PC|counter[5]~27  $ (GND))) # (!\PC|counter [6] & (!\PC|counter[5]~27  & VCC))
// \PC|counter[6]~29  = CARRY((\PC|counter [6] & !\PC|counter[5]~27 ))

	.dataa(\PC|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[5]~27 ),
	.combout(\PC|counter[6]~28_combout ),
	.cout(\PC|counter[6]~29 ));
// synopsys translate_off
defparam \PC|counter[6]~28 .lut_mask = 16'hA50A;
defparam \PC|counter[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \PC|counter[6] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[6]~28_combout ),
	.asdata(\RDM|conteudo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[6] .is_wysiwyg = "true";
defparam \PC|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \PC|counter[7]~30 (
// Equation(s):
// \PC|counter[7]~30_combout  = (\PC|counter [7] & (!\PC|counter[6]~29 )) # (!\PC|counter [7] & ((\PC|counter[6]~29 ) # (GND)))
// \PC|counter[7]~31  = CARRY((!\PC|counter[6]~29 ) # (!\PC|counter [7]))

	.dataa(gnd),
	.datab(\PC|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[6]~29 ),
	.combout(\PC|counter[7]~30_combout ),
	.cout(\PC|counter[7]~31 ));
// synopsys translate_off
defparam \PC|counter[7]~30 .lut_mask = 16'h3C3F;
defparam \PC|counter[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \PC|counter[7] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[7]~30_combout ),
	.asdata(\RDM|conteudo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[7] .is_wysiwyg = "true";
defparam \PC|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \PC|counter[8]~32 (
// Equation(s):
// \PC|counter[8]~32_combout  = (\PC|counter [8] & (\PC|counter[7]~31  $ (GND))) # (!\PC|counter [8] & (!\PC|counter[7]~31  & VCC))
// \PC|counter[8]~33  = CARRY((\PC|counter [8] & !\PC|counter[7]~31 ))

	.dataa(gnd),
	.datab(\PC|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[7]~31 ),
	.combout(\PC|counter[8]~32_combout ),
	.cout(\PC|counter[8]~33 ));
// synopsys translate_off
defparam \PC|counter[8]~32 .lut_mask = 16'hC30C;
defparam \PC|counter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \PC|counter[8] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[8]~32_combout ),
	.asdata(\RDM|conteudo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[8] .is_wysiwyg = "true";
defparam \PC|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \PC|counter[9]~34 (
// Equation(s):
// \PC|counter[9]~34_combout  = (\PC|counter [9] & (!\PC|counter[8]~33 )) # (!\PC|counter [9] & ((\PC|counter[8]~33 ) # (GND)))
// \PC|counter[9]~35  = CARRY((!\PC|counter[8]~33 ) # (!\PC|counter [9]))

	.dataa(gnd),
	.datab(\PC|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[8]~33 ),
	.combout(\PC|counter[9]~34_combout ),
	.cout(\PC|counter[9]~35 ));
// synopsys translate_off
defparam \PC|counter[9]~34 .lut_mask = 16'h3C3F;
defparam \PC|counter[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \PC|counter[9] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[9]~34_combout ),
	.asdata(\RDM|conteudo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[9] .is_wysiwyg = "true";
defparam \PC|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \PC|counter[10]~36 (
// Equation(s):
// \PC|counter[10]~36_combout  = (\PC|counter [10] & (\PC|counter[9]~35  $ (GND))) # (!\PC|counter [10] & (!\PC|counter[9]~35  & VCC))
// \PC|counter[10]~37  = CARRY((\PC|counter [10] & !\PC|counter[9]~35 ))

	.dataa(gnd),
	.datab(\PC|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[9]~35 ),
	.combout(\PC|counter[10]~36_combout ),
	.cout(\PC|counter[10]~37 ));
// synopsys translate_off
defparam \PC|counter[10]~36 .lut_mask = 16'hC30C;
defparam \PC|counter[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \PC|counter[10] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[10]~36_combout ),
	.asdata(\RDM|conteudo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[10] .is_wysiwyg = "true";
defparam \PC|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \PC|counter[11]~38 (
// Equation(s):
// \PC|counter[11]~38_combout  = (\PC|counter [11] & (!\PC|counter[10]~37 )) # (!\PC|counter [11] & ((\PC|counter[10]~37 ) # (GND)))
// \PC|counter[11]~39  = CARRY((!\PC|counter[10]~37 ) # (!\PC|counter [11]))

	.dataa(\PC|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[10]~37 ),
	.combout(\PC|counter[11]~38_combout ),
	.cout(\PC|counter[11]~39 ));
// synopsys translate_off
defparam \PC|counter[11]~38 .lut_mask = 16'h5A5F;
defparam \PC|counter[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \PC|counter[11] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[11]~38_combout ),
	.asdata(\RDM|conteudo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[11] .is_wysiwyg = "true";
defparam \PC|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \PC|counter[12]~40 (
// Equation(s):
// \PC|counter[12]~40_combout  = (\PC|counter [12] & (\PC|counter[11]~39  $ (GND))) # (!\PC|counter [12] & (!\PC|counter[11]~39  & VCC))
// \PC|counter[12]~41  = CARRY((\PC|counter [12] & !\PC|counter[11]~39 ))

	.dataa(gnd),
	.datab(\PC|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[11]~39 ),
	.combout(\PC|counter[12]~40_combout ),
	.cout(\PC|counter[12]~41 ));
// synopsys translate_off
defparam \PC|counter[12]~40 .lut_mask = 16'hC30C;
defparam \PC|counter[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \PC|counter[12] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[12]~40_combout ),
	.asdata(\RDM|conteudo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[12] .is_wysiwyg = "true";
defparam \PC|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \PC|counter[13]~42 (
// Equation(s):
// \PC|counter[13]~42_combout  = (\PC|counter [13] & (!\PC|counter[12]~41 )) # (!\PC|counter [13] & ((\PC|counter[12]~41 ) # (GND)))
// \PC|counter[13]~43  = CARRY((!\PC|counter[12]~41 ) # (!\PC|counter [13]))

	.dataa(\PC|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[12]~41 ),
	.combout(\PC|counter[13]~42_combout ),
	.cout(\PC|counter[13]~43 ));
// synopsys translate_off
defparam \PC|counter[13]~42 .lut_mask = 16'h5A5F;
defparam \PC|counter[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \PC|counter[13] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[13]~42_combout ),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[13] .is_wysiwyg = "true";
defparam \PC|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \PC|counter[14]~47 (
// Equation(s):
// \PC|counter[14]~47_combout  = (\PC|counter [14] & (\PC|counter[13]~43  $ (GND))) # (!\PC|counter [14] & (!\PC|counter[13]~43  & VCC))
// \PC|counter[14]~48  = CARRY((\PC|counter [14] & !\PC|counter[13]~43 ))

	.dataa(gnd),
	.datab(\PC|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[13]~43 ),
	.combout(\PC|counter[14]~47_combout ),
	.cout(\PC|counter[14]~48 ));
// synopsys translate_off
defparam \PC|counter[14]~47 .lut_mask = 16'hC30C;
defparam \PC|counter[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \PC|counter[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[14]~47_combout ),
	.asdata(\RDM|conteudo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[14] .is_wysiwyg = "true";
defparam \PC|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \PC|counter[15]~49 (
// Equation(s):
// \PC|counter[15]~49_combout  = \PC|counter [15] $ (\PC|counter[14]~48 )

	.dataa(\PC|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|counter[14]~48 ),
	.combout(\PC|counter[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[15]~49 .lut_mask = 16'h5A5A;
defparam \PC|counter[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \PC|counter[15] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[15]~49_combout ),
	.asdata(\RDM|conteudo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[15] .is_wysiwyg = "true";
defparam \PC|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \muxREM|q[15]~1 (
// Equation(s):
// \muxREM|q[15]~1_combout  = (\UC|selectREM~combout  & (\PC|counter [15])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [15])))

	.dataa(\PC|counter [15]),
	.datab(\RDM|conteudo [15]),
	.datac(gnd),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[15]~1 .lut_mask = 16'hAACC;
defparam \muxREM|q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N13
dffeas \REM|conteudo[15] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[15] .is_wysiwyg = "true";
defparam \REM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \MEM|ram~35 (
// Equation(s):
// \MEM|ram~35_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (!\CON|count_p [15])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [15]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [15]))))

	.dataa(\RI|conteudo [11]),
	.datab(\CON|count_p [15]),
	.datac(\REM|conteudo [15]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~35 .lut_mask = 16'h72F0;
defparam \MEM|ram~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout  = (\MEM|ram~35_combout  & (\MEM|ram~34_combout  & (!\MEM|ram~30_combout  & \MEM|ram~33_combout )))

	.dataa(\MEM|ram~35_combout ),
	.datab(\MEM|ram~34_combout ),
	.datac(\MEM|ram~30_combout ),
	.datad(\MEM|ram~33_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .lut_mask = 16'h0800;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a97 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a113 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N8
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a97~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a113~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10 .lut_mask = 16'hA808;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a65 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a81 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N26
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a65~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9 .lut_mask = 16'h5404;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y19_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6 .lut_mask = 16'h5404;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a33 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a49 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a33~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a49~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N16
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~6_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~7_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N2
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~10_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~9_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'h5140;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[1]~11_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4 .lut_mask = 16'hA280;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneive_lcell_comb \MEM|ram~49 (
// Equation(s):
// \MEM|ram~49_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [1]))

	.dataa(\RDM|conteudo [1]),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4_combout ),
	.cin(gnd),
	.combout(\MEM|ram~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~49 .lut_mask = 16'hEEE2;
defparam \MEM|ram~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N3
dffeas \MEM|ram_rtl_0_bypass[35] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~49_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \MEM|ram~14 (
// Equation(s):
// \MEM|ram~14_combout  = (\MEM|ram_rtl_0_bypass [36] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [35])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ))))) # (!\MEM|ram_rtl_0_bypass [36] & 
// (((\MEM|ram_rtl_0_bypass [35]))))

	.dataa(\MEM|ram_rtl_0_bypass [36]),
	.datab(\MEM|ram~12_combout ),
	.datac(\MEM|ram_rtl_0_bypass [35]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.cin(gnd),
	.combout(\MEM|ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~14 .lut_mask = 16'hF2D0;
defparam \MEM|ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \muxRDM|Mux14~0 (
// Equation(s):
// \muxRDM|Mux14~0_combout  = (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~14_combout ) # ((\AC|conteudo [1] & !\muxRDM|Mux15~0_combout )))) # (!\UC|selectRDM[1]~6_combout  & (\AC|conteudo [1] & (!\muxRDM|Mux15~0_combout )))

	.dataa(\UC|selectRDM[1]~6_combout ),
	.datab(\AC|conteudo [1]),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~14_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux14~0 .lut_mask = 16'hAE0C;
defparam \muxRDM|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N25
dffeas \RDM|conteudo[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[1] .is_wysiwyg = "true";
defparam \RDM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \ULA|Mux14~0 (
// Equation(s):
// \ULA|Mux14~0_combout  = (\UC|opULA[0]~0_combout  & ((\AC|conteudo [2]) # ((\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((!\UC|opULA[1]~1_combout  & !\AC|conteudo [1]))))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\AC|conteudo [2]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\AC|conteudo [1]),
	.cin(gnd),
	.combout(\ULA|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~0 .lut_mask = 16'hA8AD;
defparam \ULA|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \ULA|Mux14~1 (
// Equation(s):
// \ULA|Mux14~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux14~0_combout  & ((\RDM|conteudo [1]))) # (!\ULA|Mux14~0_combout  & (\AC|conteudo [0])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux14~0_combout ))))

	.dataa(\AC|conteudo [0]),
	.datab(\RDM|conteudo [1]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\ULA|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~1 .lut_mask = 16'hCFA0;
defparam \ULA|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \ULA|Mux14~2 (
// Equation(s):
// \ULA|Mux14~2_combout  = (\ULA|Mux6~1_combout  & (((\ULA|Mux6~0_combout )))) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux6~0_combout  & (\ULA|Mux14~1_combout )) # (!\ULA|Mux6~0_combout  & ((\ULA|Add0~20_combout )))))

	.dataa(\ULA|Mux14~1_combout ),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Add0~20_combout ),
	.datad(\ULA|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~2 .lut_mask = 16'hEE30;
defparam \ULA|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \ULA|Mux14~3 (
// Equation(s):
// \ULA|Mux14~3_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [1] & ((\AC|conteudo [1]) # (\ULA|Mux14~2_combout ))) # (!\RDM|conteudo [1] & (\AC|conteudo [1] & \ULA|Mux14~2_combout )))) # (!\ULA|Mux6~1_combout  & (((\ULA|Mux14~2_combout ))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\RDM|conteudo [1]),
	.datac(\AC|conteudo [1]),
	.datad(\ULA|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \AC|conteudo[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[1] .is_wysiwyg = "true";
defparam \AC|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \ULA|Mux15~0 (
// Equation(s):
// \ULA|Mux15~0_combout  = (\UC|opULA[0]~0_combout  & ((\AC|conteudo [1]))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [0]))

	.dataa(\AC|conteudo [0]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(gnd),
	.datad(\AC|conteudo [1]),
	.cin(gnd),
	.combout(\ULA|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~0 .lut_mask = 16'hDD11;
defparam \ULA|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \ULA|Mux15~1 (
// Equation(s):
// \ULA|Mux15~1_combout  = (!\UC|opULA[1]~1_combout  & ((\UC|opULA [2] & (\ULA|Mux15~0_combout )) # (!\UC|opULA [2] & ((\ULA|Add0~18_combout )))))

	.dataa(\ULA|Mux15~0_combout ),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\UC|opULA [2]),
	.datad(\ULA|Add0~18_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~1 .lut_mask = 16'h2320;
defparam \ULA|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \ULA|Mux15~3 (
// Equation(s):
// \ULA|Mux15~3_combout  = (\ULA|Mux15~1_combout ) # ((\UC|opULA[1]~1_combout  & \ULA|Mux15~2_combout ))

	.dataa(gnd),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\ULA|Mux15~2_combout ),
	.datad(\ULA|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~3 .lut_mask = 16'hFFC0;
defparam \ULA|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \AC|conteudo[0]~feeder (
// Equation(s):
// \AC|conteudo[0]~feeder_combout  = \ULA|Mux15~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ULA|Mux15~3_combout ),
	.cin(gnd),
	.combout(\AC|conteudo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AC|conteudo[0]~feeder .lut_mask = 16'hFF00;
defparam \AC|conteudo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \AC|conteudo[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\AC|conteudo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[0] .is_wysiwyg = "true";
defparam \AC|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a96 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a112 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N0
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a96~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a112~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'hE020;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a48 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a32 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a48~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~1_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a80 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a64 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N18
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a80~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a64~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y23_N14
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~2_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y25_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hA280;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[0]~5_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h5410;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneive_lcell_comb \MEM|ram~29 (
// Equation(s):
// \MEM|ram~29_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [0]))

	.dataa(\RDM|conteudo [0]),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~29 .lut_mask = 16'hEEE2;
defparam \MEM|ram~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N13
dffeas \MEM|ram_rtl_0_bypass[33] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \MEM|ram_rtl_0_bypass[34] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~29_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \MEM|ram~13 (
// Equation(s):
// \MEM|ram~13_combout  = (\MEM|ram_rtl_0_bypass [34] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [33])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ))))) # (!\MEM|ram_rtl_0_bypass [34] & 
// (\MEM|ram_rtl_0_bypass [33]))

	.dataa(\MEM|ram_rtl_0_bypass [33]),
	.datab(\MEM|ram_rtl_0_bypass [34]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\MEM|ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~13 .lut_mask = 16'hAEA2;
defparam \MEM|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \muxRDM|Mux15~1 (
// Equation(s):
// \muxRDM|Mux15~1_combout  = (\AC|conteudo [0] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~13_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [0] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~13_combout ))))

	.dataa(\AC|conteudo [0]),
	.datab(\muxRDM|Mux15~0_combout ),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\MEM|ram~13_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux15~1 .lut_mask = 16'hF222;
defparam \muxRDM|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \RDM|conteudo[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[0] .is_wysiwyg = "true";
defparam \RDM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N1
dffeas \PC|counter[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[0]~16_combout ),
	.asdata(\RDM|conteudo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[0] .is_wysiwyg = "true";
defparam \PC|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \PC|counter[1]~18 (
// Equation(s):
// \PC|counter[1]~18_combout  = (\PC|counter [1] & (!\PC|counter[0]~17 )) # (!\PC|counter [1] & ((\PC|counter[0]~17 ) # (GND)))
// \PC|counter[1]~19  = CARRY((!\PC|counter[0]~17 ) # (!\PC|counter [1]))

	.dataa(gnd),
	.datab(\PC|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[0]~17 ),
	.combout(\PC|counter[1]~18_combout ),
	.cout(\PC|counter[1]~19 ));
// synopsys translate_off
defparam \PC|counter[1]~18 .lut_mask = 16'h3C3F;
defparam \PC|counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N3
dffeas \PC|counter[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[1]~18_combout ),
	.asdata(\RDM|conteudo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[1] .is_wysiwyg = "true";
defparam \PC|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \PC|counter[2]~20 (
// Equation(s):
// \PC|counter[2]~20_combout  = (\PC|counter [2] & (\PC|counter[1]~19  $ (GND))) # (!\PC|counter [2] & (!\PC|counter[1]~19  & VCC))
// \PC|counter[2]~21  = CARRY((\PC|counter [2] & !\PC|counter[1]~19 ))

	.dataa(gnd),
	.datab(\PC|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[1]~19 ),
	.combout(\PC|counter[2]~20_combout ),
	.cout(\PC|counter[2]~21 ));
// synopsys translate_off
defparam \PC|counter[2]~20 .lut_mask = 16'hC30C;
defparam \PC|counter[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N5
dffeas \PC|counter[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[2]~20_combout ),
	.asdata(\RDM|conteudo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[2] .is_wysiwyg = "true";
defparam \PC|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N7
dffeas \PC|counter[3] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\PC|counter[3]~22_combout ),
	.asdata(\RDM|conteudo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|writePC~2_combout ),
	.ena(\PC|counter[6]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[3] .is_wysiwyg = "true";
defparam \PC|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \muxREM|q[3]~6 (
// Equation(s):
// \muxREM|q[3]~6_combout  = (\UC|selectREM~combout  & (\PC|counter [3])) # (!\UC|selectREM~combout  & ((\RDM|conteudo [3])))

	.dataa(\PC|counter [3]),
	.datab(gnd),
	.datac(\RDM|conteudo [3]),
	.datad(\UC|selectREM~combout ),
	.cin(gnd),
	.combout(\muxREM|q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[3]~6 .lut_mask = 16'hAAF0;
defparam \muxREM|q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N5
dffeas \REM|conteudo[3] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxREM|q[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[3] .is_wysiwyg = "true";
defparam \REM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \MEM|ram~39 (
// Equation(s):
// \MEM|ram~39_combout  = (\RI|conteudo [11] & ((\DECOD|Decoder0~0_combout  & (\CON|count_s [3])) # (!\DECOD|Decoder0~0_combout  & ((\REM|conteudo [3]))))) # (!\RI|conteudo [11] & (((\REM|conteudo [3]))))

	.dataa(\RI|conteudo [11]),
	.datab(\CON|count_s [3]),
	.datac(\REM|conteudo [3]),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~39 .lut_mask = 16'hD8F0;
defparam \MEM|ram~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N23
dffeas \MEM|ram_rtl_0_bypass[7] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[6]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[6]~feeder_combout  = \muxREM|q[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[6]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N15
dffeas \MEM|ram_rtl_0_bypass[6] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \MEM|ram_rtl_0_bypass[8] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[5]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[5]~feeder_combout  = \MEM|ram~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~38_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \MEM|ram_rtl_0_bypass[5] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \MEM|ram~3 (
// Equation(s):
// \MEM|ram~3_combout  = (\MEM|ram_rtl_0_bypass [7] & (\MEM|ram_rtl_0_bypass [8] & (\MEM|ram_rtl_0_bypass [6] $ (!\MEM|ram_rtl_0_bypass [5])))) # (!\MEM|ram_rtl_0_bypass [7] & (!\MEM|ram_rtl_0_bypass [8] & (\MEM|ram_rtl_0_bypass [6] $ (!\MEM|ram_rtl_0_bypass 
// [5]))))

	.dataa(\MEM|ram_rtl_0_bypass [7]),
	.datab(\MEM|ram_rtl_0_bypass [6]),
	.datac(\MEM|ram_rtl_0_bypass [8]),
	.datad(\MEM|ram_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\MEM|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~3 .lut_mask = 16'h8421;
defparam \MEM|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[11]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[11]~feeder_combout  = \MEM|ram~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~41_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N11
dffeas \MEM|ram_rtl_0_bypass[11] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N9
dffeas \MEM|ram_rtl_0_bypass[9] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N13
dffeas \MEM|ram_rtl_0_bypass[12] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[10]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[10]~feeder_combout  = \muxREM|q[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[4]~7_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[10]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N7
dffeas \MEM|ram_rtl_0_bypass[10] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \MEM|ram~4 (
// Equation(s):
// \MEM|ram~4_combout  = (\MEM|ram_rtl_0_bypass [11] & (\MEM|ram_rtl_0_bypass [12] & (\MEM|ram_rtl_0_bypass [9] $ (!\MEM|ram_rtl_0_bypass [10])))) # (!\MEM|ram_rtl_0_bypass [11] & (!\MEM|ram_rtl_0_bypass [12] & (\MEM|ram_rtl_0_bypass [9] $ 
// (!\MEM|ram_rtl_0_bypass [10]))))

	.dataa(\MEM|ram_rtl_0_bypass [11]),
	.datab(\MEM|ram_rtl_0_bypass [9]),
	.datac(\MEM|ram_rtl_0_bypass [12]),
	.datad(\MEM|ram_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\MEM|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~4 .lut_mask = 16'h8421;
defparam \MEM|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[16]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[16]~feeder_combout  = \muxREM|q[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[16]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N31
dffeas \MEM|ram_rtl_0_bypass[16] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N9
dffeas \MEM|ram_rtl_0_bypass[15] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM|ram~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N25
dffeas \MEM|ram_rtl_0_bypass[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[13]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[13]~feeder_combout  = \MEM|ram~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~42_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N17
dffeas \MEM|ram_rtl_0_bypass[13] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneive_lcell_comb \MEM|ram~5 (
// Equation(s):
// \MEM|ram~5_combout  = (\MEM|ram_rtl_0_bypass [16] & (\MEM|ram_rtl_0_bypass [15] & (\MEM|ram_rtl_0_bypass [14] $ (!\MEM|ram_rtl_0_bypass [13])))) # (!\MEM|ram_rtl_0_bypass [16] & (!\MEM|ram_rtl_0_bypass [15] & (\MEM|ram_rtl_0_bypass [14] $ 
// (!\MEM|ram_rtl_0_bypass [13]))))

	.dataa(\MEM|ram_rtl_0_bypass [16]),
	.datab(\MEM|ram_rtl_0_bypass [15]),
	.datac(\MEM|ram_rtl_0_bypass [14]),
	.datad(\MEM|ram_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\MEM|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~5 .lut_mask = 16'h9009;
defparam \MEM|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[3]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[3]~feeder_combout  = \MEM|ram~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~37_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N31
dffeas \MEM|ram_rtl_0_bypass[3] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[1]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[1]~feeder_combout  = \MEM|ram~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~36_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \MEM|ram_rtl_0_bypass[1] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N1
dffeas \MEM|ram_rtl_0_bypass[4] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[2]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[2]~feeder_combout  = \muxREM|q[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[0]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N3
dffeas \MEM|ram_rtl_0_bypass[2] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \MEM|ram~2 (
// Equation(s):
// \MEM|ram~2_combout  = (\MEM|ram_rtl_0_bypass [3] & (\MEM|ram_rtl_0_bypass [4] & (\MEM|ram_rtl_0_bypass [1] $ (!\MEM|ram_rtl_0_bypass [2])))) # (!\MEM|ram_rtl_0_bypass [3] & (!\MEM|ram_rtl_0_bypass [4] & (\MEM|ram_rtl_0_bypass [1] $ (!\MEM|ram_rtl_0_bypass 
// [2]))))

	.dataa(\MEM|ram_rtl_0_bypass [3]),
	.datab(\MEM|ram_rtl_0_bypass [1]),
	.datac(\MEM|ram_rtl_0_bypass [4]),
	.datad(\MEM|ram_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\MEM|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~2 .lut_mask = 16'h8421;
defparam \MEM|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \MEM|ram~6 (
// Equation(s):
// \MEM|ram~6_combout  = (\MEM|ram~3_combout  & (\MEM|ram~4_combout  & (\MEM|ram~5_combout  & \MEM|ram~2_combout )))

	.dataa(\MEM|ram~3_combout ),
	.datab(\MEM|ram~4_combout ),
	.datac(\MEM|ram~5_combout ),
	.datad(\MEM|ram~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~6 .lut_mask = 16'h8000;
defparam \MEM|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N13
dffeas \MEM|ram_rtl_0_bypass[0] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM|ram~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \MEM|ram_rtl_0_bypass[32] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[29]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[29]~feeder_combout  = \MEM|ram~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~34_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N23
dffeas \MEM|ram_rtl_0_bypass[29] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N15
dffeas \MEM|ram_rtl_0_bypass[30] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N25
dffeas \MEM|ram_rtl_0_bypass[31] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MEM|ram~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \MEM|ram~10 (
// Equation(s):
// \MEM|ram~10_combout  = (\MEM|ram_rtl_0_bypass [32] & (\MEM|ram_rtl_0_bypass [31] & (\MEM|ram_rtl_0_bypass [29] $ (!\MEM|ram_rtl_0_bypass [30])))) # (!\MEM|ram_rtl_0_bypass [32] & (!\MEM|ram_rtl_0_bypass [31] & (\MEM|ram_rtl_0_bypass [29] $ 
// (!\MEM|ram_rtl_0_bypass [30]))))

	.dataa(\MEM|ram_rtl_0_bypass [32]),
	.datab(\MEM|ram_rtl_0_bypass [29]),
	.datac(\MEM|ram_rtl_0_bypass [30]),
	.datad(\MEM|ram_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\MEM|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~10 .lut_mask = 16'h8241;
defparam \MEM|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N13
dffeas \MEM|ram_rtl_0_bypass[21] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \MEM|ram_rtl_0_bypass[23] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N17
dffeas \MEM|ram_rtl_0_bypass[24] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N3
dffeas \MEM|ram_rtl_0_bypass[22] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \MEM|ram~8 (
// Equation(s):
// \MEM|ram~8_combout  = (\MEM|ram_rtl_0_bypass [21] & (\MEM|ram_rtl_0_bypass [22] & (\MEM|ram_rtl_0_bypass [23] $ (!\MEM|ram_rtl_0_bypass [24])))) # (!\MEM|ram_rtl_0_bypass [21] & (!\MEM|ram_rtl_0_bypass [22] & (\MEM|ram_rtl_0_bypass [23] $ 
// (!\MEM|ram_rtl_0_bypass [24]))))

	.dataa(\MEM|ram_rtl_0_bypass [21]),
	.datab(\MEM|ram_rtl_0_bypass [23]),
	.datac(\MEM|ram_rtl_0_bypass [24]),
	.datad(\MEM|ram_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\MEM|ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~8 .lut_mask = 16'h8241;
defparam \MEM|ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N11
dffeas \MEM|ram_rtl_0_bypass[28] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[27]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[27]~feeder_combout  = \MEM|ram~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM|ram~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[27]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N9
dffeas \MEM|ram_rtl_0_bypass[27] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \MEM|ram_rtl_0_bypass[26] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N1
dffeas \MEM|ram_rtl_0_bypass[25] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \MEM|ram~9 (
// Equation(s):
// \MEM|ram~9_combout  = (\MEM|ram_rtl_0_bypass [28] & (\MEM|ram_rtl_0_bypass [27] & (\MEM|ram_rtl_0_bypass [26] $ (!\MEM|ram_rtl_0_bypass [25])))) # (!\MEM|ram_rtl_0_bypass [28] & (!\MEM|ram_rtl_0_bypass [27] & (\MEM|ram_rtl_0_bypass [26] $ 
// (!\MEM|ram_rtl_0_bypass [25]))))

	.dataa(\MEM|ram_rtl_0_bypass [28]),
	.datab(\MEM|ram_rtl_0_bypass [27]),
	.datac(\MEM|ram_rtl_0_bypass [26]),
	.datad(\MEM|ram_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\MEM|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~9 .lut_mask = 16'h9009;
defparam \MEM|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N7
dffeas \MEM|ram_rtl_0_bypass[18] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N15
dffeas \MEM|ram_rtl_0_bypass[19] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \MEM|ram_rtl_0_bypass[20] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[9]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N21
dffeas \MEM|ram_rtl_0_bypass[17] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \MEM|ram~7 (
// Equation(s):
// \MEM|ram~7_combout  = (\MEM|ram_rtl_0_bypass [18] & (\MEM|ram_rtl_0_bypass [17] & (\MEM|ram_rtl_0_bypass [19] $ (!\MEM|ram_rtl_0_bypass [20])))) # (!\MEM|ram_rtl_0_bypass [18] & (!\MEM|ram_rtl_0_bypass [17] & (\MEM|ram_rtl_0_bypass [19] $ 
// (!\MEM|ram_rtl_0_bypass [20]))))

	.dataa(\MEM|ram_rtl_0_bypass [18]),
	.datab(\MEM|ram_rtl_0_bypass [19]),
	.datac(\MEM|ram_rtl_0_bypass [20]),
	.datad(\MEM|ram_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\MEM|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~7 .lut_mask = 16'h8241;
defparam \MEM|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \MEM|ram~11 (
// Equation(s):
// \MEM|ram~11_combout  = (\MEM|ram~10_combout  & (\MEM|ram~8_combout  & (\MEM|ram~9_combout  & \MEM|ram~7_combout )))

	.dataa(\MEM|ram~10_combout ),
	.datab(\MEM|ram~8_combout ),
	.datac(\MEM|ram~9_combout ),
	.datad(\MEM|ram~7_combout ),
	.cin(gnd),
	.combout(\MEM|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~11 .lut_mask = 16'h8000;
defparam \MEM|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneive_lcell_comb \MEM|ram~12 (
// Equation(s):
// \MEM|ram~12_combout  = (\MEM|ram~6_combout  & (\MEM|ram_rtl_0_bypass [0] & \MEM|ram~11_combout ))

	.dataa(\MEM|ram~6_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0_bypass [0]),
	.datad(\MEM|ram~11_combout ),
	.cin(gnd),
	.combout(\MEM|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~12 .lut_mask = 16'hA000;
defparam \MEM|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N9
dffeas \MEM|ram_rtl_0_bypass[50] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a88 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y52_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a72 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N16
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a88~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a72~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y70_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a104 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y68_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a120 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a104~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a120~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a40 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a56 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a40~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a56~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N10
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~49_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~48_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y56_N24
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~51_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~52_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~50_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25 .lut_mask = 16'hA820;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X51_Y72_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[8]~53_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24 .lut_mask = 16'h5044;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneive_lcell_comb \MEM|ram~56 (
// Equation(s):
// \MEM|ram~56_combout  = (\DECOD|Decoder0~7_combout  & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25_combout ) # ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24_combout )))) # (!\DECOD|Decoder0~7_combout  & (((\RDM|conteudo [8]))))

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25_combout ),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\RDM|conteudo [8]),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24_combout ),
	.cin(gnd),
	.combout(\MEM|ram~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~56 .lut_mask = 16'hFCB8;
defparam \MEM|ram~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N31
dffeas \MEM|ram_rtl_0_bypass[49] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49 .lut_mask = 16'hC808;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~56_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51 .lut_mask = 16'h3202;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneive_lcell_comb \MEM|ram~21 (
// Equation(s):
// \MEM|ram~21_combout  = (\MEM|ram~12_combout  & (((\MEM|ram_rtl_0_bypass [49])))) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0_bypass [50] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ))) # (!\MEM|ram_rtl_0_bypass [50] & 
// (\MEM|ram_rtl_0_bypass [49]))))

	.dataa(\MEM|ram~12_combout ),
	.datab(\MEM|ram_rtl_0_bypass [50]),
	.datac(\MEM|ram_rtl_0_bypass [49]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.cin(gnd),
	.combout(\MEM|ram~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~21 .lut_mask = 16'hF4B0;
defparam \MEM|ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneive_lcell_comb \muxRDM|Mux7~0 (
// Equation(s):
// \muxRDM|Mux7~0_combout  = (\AC|conteudo [8] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~21_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [8] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~21_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\muxRDM|Mux15~0_combout ),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\MEM|ram~21_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux7~0 .lut_mask = 16'hF222;
defparam \muxRDM|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N5
dffeas \RDM|conteudo[8] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[8] .is_wysiwyg = "true";
defparam \RDM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \ULA|Mux7~0 (
// Equation(s):
// \ULA|Mux7~0_combout  = (\UC|opULA[0]~0_combout  & ((\AC|conteudo [9]) # ((\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((!\AC|conteudo [8] & !\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [9]),
	.datab(\AC|conteudo [8]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~0 .lut_mask = 16'hF0A3;
defparam \ULA|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \ULA|Mux7~1 (
// Equation(s):
// \ULA|Mux7~1_combout  = (\ULA|Mux7~0_combout  & ((\RDM|conteudo [8]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux7~0_combout  & (((\AC|conteudo [7] & \UC|opULA[1]~1_combout ))))

	.dataa(\RDM|conteudo [8]),
	.datab(\AC|conteudo [7]),
	.datac(\ULA|Mux7~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \ULA|Add0~7 (
// Equation(s):
// \ULA|Add0~7_combout  = \RDM|conteudo [8] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~1_combout  & \UC|RopULA~0_combout ))))

	.dataa(\UC|RopULA~1_combout ),
	.datab(\UC|RopULA~0_combout ),
	.datac(\UC|RopULA~3_combout ),
	.datad(\RDM|conteudo [8]),
	.cin(gnd),
	.combout(\ULA|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~7 .lut_mask = 16'h07F8;
defparam \ULA|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \ULA|Add0~34 (
// Equation(s):
// \ULA|Add0~34_combout  = (\AC|conteudo [8] & ((\ULA|Add0~7_combout  & (\ULA|Add0~33  & VCC)) # (!\ULA|Add0~7_combout  & (!\ULA|Add0~33 )))) # (!\AC|conteudo [8] & ((\ULA|Add0~7_combout  & (!\ULA|Add0~33 )) # (!\ULA|Add0~7_combout  & ((\ULA|Add0~33 ) # 
// (GND)))))
// \ULA|Add0~35  = CARRY((\AC|conteudo [8] & (!\ULA|Add0~7_combout  & !\ULA|Add0~33 )) # (!\AC|conteudo [8] & ((!\ULA|Add0~33 ) # (!\ULA|Add0~7_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\ULA|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~33 ),
	.combout(\ULA|Add0~34_combout ),
	.cout(\ULA|Add0~35 ));
// synopsys translate_off
defparam \ULA|Add0~34 .lut_mask = 16'h9617;
defparam \ULA|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \ULA|Mux7~2 (
// Equation(s):
// \ULA|Mux7~2_combout  = (\ULA|Mux6~0_combout  & ((\ULA|Mux7~1_combout ) # ((\ULA|Mux6~1_combout )))) # (!\ULA|Mux6~0_combout  & (((!\ULA|Mux6~1_combout  & \ULA|Add0~34_combout ))))

	.dataa(\ULA|Mux6~0_combout ),
	.datab(\ULA|Mux7~1_combout ),
	.datac(\ULA|Mux6~1_combout ),
	.datad(\ULA|Add0~34_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~2 .lut_mask = 16'hADA8;
defparam \ULA|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \ULA|Mux7~3 (
// Equation(s):
// \ULA|Mux7~3_combout  = (\RDM|conteudo [8] & ((\ULA|Mux7~2_combout ) # ((\ULA|Mux6~1_combout  & \AC|conteudo [8])))) # (!\RDM|conteudo [8] & (\ULA|Mux7~2_combout  & ((\AC|conteudo [8]) # (!\ULA|Mux6~1_combout ))))

	.dataa(\RDM|conteudo [8]),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\AC|conteudo [8]),
	.datad(\ULA|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \AC|conteudo[8] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[8] .is_wysiwyg = "true";
defparam \AC|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \ULA|Add0~36 (
// Equation(s):
// \ULA|Add0~36_combout  = ((\ULA|Add0~6_combout  $ (\AC|conteudo [9] $ (!\ULA|Add0~35 )))) # (GND)
// \ULA|Add0~37  = CARRY((\ULA|Add0~6_combout  & ((\AC|conteudo [9]) # (!\ULA|Add0~35 ))) # (!\ULA|Add0~6_combout  & (\AC|conteudo [9] & !\ULA|Add0~35 )))

	.dataa(\ULA|Add0~6_combout ),
	.datab(\AC|conteudo [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~35 ),
	.combout(\ULA|Add0~36_combout ),
	.cout(\ULA|Add0~37 ));
// synopsys translate_off
defparam \ULA|Add0~36 .lut_mask = 16'h698E;
defparam \ULA|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \ULA|Add0~38 (
// Equation(s):
// \ULA|Add0~38_combout  = (\AC|conteudo [10] & ((\ULA|Add0~5_combout  & (\ULA|Add0~37  & VCC)) # (!\ULA|Add0~5_combout  & (!\ULA|Add0~37 )))) # (!\AC|conteudo [10] & ((\ULA|Add0~5_combout  & (!\ULA|Add0~37 )) # (!\ULA|Add0~5_combout  & ((\ULA|Add0~37 ) # 
// (GND)))))
// \ULA|Add0~39  = CARRY((\AC|conteudo [10] & (!\ULA|Add0~5_combout  & !\ULA|Add0~37 )) # (!\AC|conteudo [10] & ((!\ULA|Add0~37 ) # (!\ULA|Add0~5_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\ULA|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~37 ),
	.combout(\ULA|Add0~38_combout ),
	.cout(\ULA|Add0~39 ));
// synopsys translate_off
defparam \ULA|Add0~38 .lut_mask = 16'h9617;
defparam \ULA|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \ULA|Add0~40 (
// Equation(s):
// \ULA|Add0~40_combout  = ((\AC|conteudo [11] $ (\ULA|Add0~4_combout  $ (!\ULA|Add0~39 )))) # (GND)
// \ULA|Add0~41  = CARRY((\AC|conteudo [11] & ((\ULA|Add0~4_combout ) # (!\ULA|Add0~39 ))) # (!\AC|conteudo [11] & (\ULA|Add0~4_combout  & !\ULA|Add0~39 )))

	.dataa(\AC|conteudo [11]),
	.datab(\ULA|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~39 ),
	.combout(\ULA|Add0~40_combout ),
	.cout(\ULA|Add0~41 ));
// synopsys translate_off
defparam \ULA|Add0~40 .lut_mask = 16'h698E;
defparam \ULA|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \ULA|Add0~42 (
// Equation(s):
// \ULA|Add0~42_combout  = (\ULA|Add0~3_combout  & ((\AC|conteudo [12] & (\ULA|Add0~41  & VCC)) # (!\AC|conteudo [12] & (!\ULA|Add0~41 )))) # (!\ULA|Add0~3_combout  & ((\AC|conteudo [12] & (!\ULA|Add0~41 )) # (!\AC|conteudo [12] & ((\ULA|Add0~41 ) # 
// (GND)))))
// \ULA|Add0~43  = CARRY((\ULA|Add0~3_combout  & (!\AC|conteudo [12] & !\ULA|Add0~41 )) # (!\ULA|Add0~3_combout  & ((!\ULA|Add0~41 ) # (!\AC|conteudo [12]))))

	.dataa(\ULA|Add0~3_combout ),
	.datab(\AC|conteudo [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~41 ),
	.combout(\ULA|Add0~42_combout ),
	.cout(\ULA|Add0~43 ));
// synopsys translate_off
defparam \ULA|Add0~42 .lut_mask = 16'h9617;
defparam \ULA|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \ULA|Mux3~0 (
// Equation(s):
// \ULA|Mux3~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [13]) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [12] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [12]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\AC|conteudo [13]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~0 .lut_mask = 16'hCCD1;
defparam \ULA|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \ULA|Mux3~1 (
// Equation(s):
// \ULA|Mux3~1_combout  = (\ULA|Mux3~0_combout  & ((\RDM|conteudo [12]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux3~0_combout  & (((\AC|conteudo [11] & \UC|opULA[1]~1_combout ))))

	.dataa(\RDM|conteudo [12]),
	.datab(\AC|conteudo [11]),
	.datac(\ULA|Mux3~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \ULA|Mux3~2 (
// Equation(s):
// \ULA|Mux3~2_combout  = (\ULA|Mux6~1_combout  & (((\ULA|Mux6~0_combout )))) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux6~0_combout  & ((\ULA|Mux3~1_combout ))) # (!\ULA|Mux6~0_combout  & (\ULA|Add0~42_combout ))))

	.dataa(\ULA|Add0~42_combout ),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Mux6~0_combout ),
	.datad(\ULA|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~2 .lut_mask = 16'hF2C2;
defparam \ULA|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \ULA|Mux3~3 (
// Equation(s):
// \ULA|Mux3~3_combout  = (\RDM|conteudo [12] & ((\ULA|Mux3~2_combout ) # ((\ULA|Mux6~1_combout  & \AC|conteudo [12])))) # (!\RDM|conteudo [12] & (\ULA|Mux3~2_combout  & ((\AC|conteudo [12]) # (!\ULA|Mux6~1_combout ))))

	.dataa(\RDM|conteudo [12]),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\ULA|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N3
dffeas \AC|conteudo[12] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[12] .is_wysiwyg = "true";
defparam \AC|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \ULA|Add0~44 (
// Equation(s):
// \ULA|Add0~44_combout  = ((\ULA|Add0~2_combout  $ (\AC|conteudo [13] $ (!\ULA|Add0~43 )))) # (GND)
// \ULA|Add0~45  = CARRY((\ULA|Add0~2_combout  & ((\AC|conteudo [13]) # (!\ULA|Add0~43 ))) # (!\ULA|Add0~2_combout  & (\AC|conteudo [13] & !\ULA|Add0~43 )))

	.dataa(\ULA|Add0~2_combout ),
	.datab(\AC|conteudo [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~43 ),
	.combout(\ULA|Add0~44_combout ),
	.cout(\ULA|Add0~45 ));
// synopsys translate_off
defparam \ULA|Add0~44 .lut_mask = 16'h698E;
defparam \ULA|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \ULA|Add0~46 (
// Equation(s):
// \ULA|Add0~46_combout  = (\ULA|Add0~1_combout  & ((\AC|conteudo [14] & (\ULA|Add0~45  & VCC)) # (!\AC|conteudo [14] & (!\ULA|Add0~45 )))) # (!\ULA|Add0~1_combout  & ((\AC|conteudo [14] & (!\ULA|Add0~45 )) # (!\AC|conteudo [14] & ((\ULA|Add0~45 ) # 
// (GND)))))
// \ULA|Add0~47  = CARRY((\ULA|Add0~1_combout  & (!\AC|conteudo [14] & !\ULA|Add0~45 )) # (!\ULA|Add0~1_combout  & ((!\ULA|Add0~45 ) # (!\AC|conteudo [14]))))

	.dataa(\ULA|Add0~1_combout ),
	.datab(\AC|conteudo [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~45 ),
	.combout(\ULA|Add0~46_combout ),
	.cout(\ULA|Add0~47 ));
// synopsys translate_off
defparam \ULA|Add0~46 .lut_mask = 16'h9617;
defparam \ULA|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \ULA|Add0~48 (
// Equation(s):
// \ULA|Add0~48_combout  = \ffN|conteudo~q  $ (\ULA|Add0~47  $ (!\ULA|Add0~0_combout ))

	.dataa(\ffN|conteudo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ULA|Add0~0_combout ),
	.cin(\ULA|Add0~47 ),
	.combout(\ULA|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~48 .lut_mask = 16'h5AA5;
defparam \ULA|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \ULA|Mux0~0 (
// Equation(s):
// \ULA|Mux0~0_combout  = (\UC|opULA [2] & ((\UC|opULA[1]~1_combout  & (\AC|conteudo [14])) # (!\UC|opULA[1]~1_combout  & ((!\ffN|conteudo~q ))))) # (!\UC|opULA [2] & (((!\UC|opULA[1]~1_combout ))))

	.dataa(\UC|opULA [2]),
	.datab(\AC|conteudo [14]),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~0 .lut_mask = 16'h885F;
defparam \ULA|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \ULA|Mux0~1 (
// Equation(s):
// \ULA|Mux0~1_combout  = (\ULA|Mux0~0_combout  & ((\UC|opULA [2] & (!\UC|opULA[0]~0_combout )) # (!\UC|opULA [2] & ((\ULA|Add0~48_combout )))))

	.dataa(\UC|opULA [2]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\ULA|Add0~48_combout ),
	.datad(\ULA|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~1 .lut_mask = 16'h7200;
defparam \ULA|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \ULA|Mux0~3 (
// Equation(s):
// \ULA|Mux0~3_combout  = (\ULA|Mux0~1_combout ) # ((\ULA|Mux0~2_combout  & \UC|opULA[1]~1_combout ))

	.dataa(\ULA|Mux0~2_combout ),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(gnd),
	.datad(\ULA|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~3 .lut_mask = 16'hFF88;
defparam \ULA|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \ffN|conteudo (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffN|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffN|conteudo .is_wysiwyg = "true";
defparam \ffN|conteudo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \ULA|Mux1~0 (
// Equation(s):
// \ULA|Mux1~0_combout  = (\UC|opULA[0]~0_combout  & (((\ffN|conteudo~q ) # (\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [14] & ((!\UC|opULA[1]~1_combout ))))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|opULA[0]~0_combout ),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~0 .lut_mask = 16'hCCD1;
defparam \ULA|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \ULA|Mux1~1 (
// Equation(s):
// \ULA|Mux1~1_combout  = (\ULA|Mux1~0_combout  & ((\RDM|conteudo [14]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux1~0_combout  & (((\AC|conteudo [13] & \UC|opULA[1]~1_combout ))))

	.dataa(\RDM|conteudo [14]),
	.datab(\AC|conteudo [13]),
	.datac(\ULA|Mux1~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \ULA|Mux1~2 (
// Equation(s):
// \ULA|Mux1~2_combout  = (\ULA|Mux6~1_combout  & (((\ULA|Mux6~0_combout )))) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux6~0_combout  & (\ULA|Mux1~1_combout )) # (!\ULA|Mux6~0_combout  & ((\ULA|Add0~46_combout )))))

	.dataa(\ULA|Mux1~1_combout ),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Mux6~0_combout ),
	.datad(\ULA|Add0~46_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~2 .lut_mask = 16'hE3E0;
defparam \ULA|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \ULA|Mux1~3 (
// Equation(s):
// \ULA|Mux1~3_combout  = (\RDM|conteudo [14] & ((\ULA|Mux1~2_combout ) # ((\ULA|Mux6~1_combout  & \AC|conteudo [14])))) # (!\RDM|conteudo [14] & (\ULA|Mux1~2_combout  & ((\AC|conteudo [14]) # (!\ULA|Mux6~1_combout ))))

	.dataa(\RDM|conteudo [14]),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\AC|conteudo [14]),
	.datad(\ULA|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \AC|conteudo[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[14] .is_wysiwyg = "true";
defparam \AC|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \MEM|ram_rtl_0_bypass[62] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a94 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a78 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a94~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a78~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87 .lut_mask = 16'h2320;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a126 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a110 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a126~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a110~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88 .lut_mask = 16'h8C80;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a46 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a62 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a46~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a62~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85 .lut_mask = 16'hC808;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84 .lut_mask = 16'h3202;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~85_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~84_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~87_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~88_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~86_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43 .lut_mask = 16'hC840;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[14]~89_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42 .lut_mask = 16'h3210;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \MEM|ram~62 (
// Equation(s):
// \MEM|ram~62_combout  = (\DECOD|Decoder0~7_combout  & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43_combout ) # ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42_combout )))) # (!\DECOD|Decoder0~7_combout  & (((\RDM|conteudo [14]))))

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43_combout ),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\RDM|conteudo [14]),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42_combout ),
	.cin(gnd),
	.combout(\MEM|ram~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~62 .lut_mask = 16'hFCB8;
defparam \MEM|ram~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \MEM|ram_rtl_0_bypass[61] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84 .lut_mask = 16'h0E04;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85 .lut_mask = 16'hD080;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~62_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87 .lut_mask = 16'h0D08;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \MEM|ram~27 (
// Equation(s):
// \MEM|ram~27_combout  = (\MEM|ram_rtl_0_bypass [62] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [61])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ))))) # (!\MEM|ram_rtl_0_bypass [62] & 
// (\MEM|ram_rtl_0_bypass [61]))

	.dataa(\MEM|ram_rtl_0_bypass [62]),
	.datab(\MEM|ram_rtl_0_bypass [61]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.cin(gnd),
	.combout(\MEM|ram~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~27 .lut_mask = 16'hCEC4;
defparam \MEM|ram~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \muxRDM|Mux1~0 (
// Equation(s):
// \muxRDM|Mux1~0_combout  = (\AC|conteudo [14] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~27_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [14] & (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~27_combout ))))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|selectRDM[1]~6_combout ),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~27_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux1~0 .lut_mask = 16'hCE0A;
defparam \muxRDM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \RDM|conteudo[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[14] .is_wysiwyg = "true";
defparam \RDM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \RI|conteudo[14] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[14] .is_wysiwyg = "true";
defparam \RI|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \UC|RopULA~6 (
// Equation(s):
// \UC|RopULA~6_combout  = (!\RI|conteudo [14] & ((\RI|conteudo [12] & (!\RI|conteudo [11])) # (!\RI|conteudo [12] & (\RI|conteudo [11] & \RI|conteudo [13]))))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\UC|RopULA~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~6 .lut_mask = 16'h0602;
defparam \UC|RopULA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \UC|RopULA~5 (
// Equation(s):
// \UC|RopULA~5_combout  = (\UC|RopULA~2_combout  & (!\RI|conteudo [11] & (\DECOD|Decoder0~1_combout  & \RI|conteudo [12])))

	.dataa(\UC|RopULA~2_combout ),
	.datab(\RI|conteudo [11]),
	.datac(\DECOD|Decoder0~1_combout ),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\UC|RopULA~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~5 .lut_mask = 16'h2000;
defparam \UC|RopULA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \UC|opULA[1]~1 (
// Equation(s):
// \UC|opULA[1]~1_combout  = (\UC|RopULA~5_combout ) # ((\UC|RopULA~6_combout  & \UC|RopULA~0_combout ))

	.dataa(\UC|RopULA~6_combout ),
	.datab(gnd),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~5_combout ),
	.cin(gnd),
	.combout(\UC|opULA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[1]~1 .lut_mask = 16'hFFA0;
defparam \UC|opULA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \ULA|Mux6~2 (
// Equation(s):
// \ULA|Mux6~2_combout  = (\UC|opULA[1]~1_combout  & (((!\UC|opULA[0]~0_combout )))) # (!\UC|opULA[1]~1_combout  & ((\UC|opULA[0]~0_combout  & (\AC|conteudo [10])) # (!\UC|opULA[0]~0_combout  & ((!\AC|conteudo [9])))))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(\AC|conteudo [10]),
	.datac(\AC|conteudo [9]),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~2 .lut_mask = 16'h44AF;
defparam \ULA|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \ULA|Mux6~3 (
// Equation(s):
// \ULA|Mux6~3_combout  = (\ULA|Mux6~2_combout  & ((\AC|conteudo [8]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux6~2_combout  & (((\UC|opULA[1]~1_combout  & \RDM|conteudo [9]))))

	.dataa(\ULA|Mux6~2_combout ),
	.datab(\AC|conteudo [8]),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\RDM|conteudo [9]),
	.cin(gnd),
	.combout(\ULA|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~3 .lut_mask = 16'hDA8A;
defparam \ULA|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \ULA|Mux6~5 (
// Equation(s):
// \ULA|Mux6~5_combout  = (\ULA|Mux6~4_combout  & (((\ULA|Mux6~1_combout ) # (\ULA|Add0~36_combout )))) # (!\ULA|Mux6~4_combout  & (\ULA|Mux6~3_combout  & (!\ULA|Mux6~1_combout )))

	.dataa(\ULA|Mux6~4_combout ),
	.datab(\ULA|Mux6~3_combout ),
	.datac(\ULA|Mux6~1_combout ),
	.datad(\ULA|Add0~36_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~5 .lut_mask = 16'hAEA4;
defparam \ULA|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \AC|conteudo[9] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[9] .is_wysiwyg = "true";
defparam \AC|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a105 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a121 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a105~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a121~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a41 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a57 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N26
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a41~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a57~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N16
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~55_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~54_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a89 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y69_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a73 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N18
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a89~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a73~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~58_combout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~56_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~57_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y71_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y64_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N10
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27 .lut_mask = 16'h5410;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y71_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y72_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[9]~59_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N16
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28 .lut_mask = 16'hA280;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N30
cycloneive_lcell_comb \MEM|ram~57 (
// Equation(s):
// \MEM|ram~57_combout  = (\DECOD|Decoder0~7_combout  & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27_combout ) # ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28_combout )))) # (!\DECOD|Decoder0~7_combout  & (((\RDM|conteudo [9]))))

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27_combout ),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\RDM|conteudo [9]),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28_combout ),
	.cin(gnd),
	.combout(\MEM|ram~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~57 .lut_mask = 16'hFCB8;
defparam \MEM|ram~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N31
dffeas \MEM|ram_rtl_0_bypass[51] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N25
dffeas \MEM|ram_rtl_0_bypass[52] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y58_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54 .lut_mask = 16'h0B08;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~57_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N18
cycloneive_lcell_comb \MEM|ram~22 (
// Equation(s):
// \MEM|ram~22_combout  = (\MEM|ram_rtl_0_bypass [52] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [51])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ))))) # (!\MEM|ram_rtl_0_bypass [52] & 
// (\MEM|ram_rtl_0_bypass [51]))

	.dataa(\MEM|ram_rtl_0_bypass [51]),
	.datab(\MEM|ram_rtl_0_bypass [52]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.datad(\MEM|ram~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~22 .lut_mask = 16'hAAE2;
defparam \MEM|ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N22
cycloneive_lcell_comb \muxRDM|Mux6~0 (
// Equation(s):
// \muxRDM|Mux6~0_combout  = (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~22_combout ) # ((\AC|conteudo [9] & !\muxRDM|Mux15~0_combout )))) # (!\UC|selectRDM[1]~6_combout  & (\AC|conteudo [9] & (!\muxRDM|Mux15~0_combout )))

	.dataa(\UC|selectRDM[1]~6_combout ),
	.datab(\AC|conteudo [9]),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~22_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux6~0 .lut_mask = 16'hAE0C;
defparam \muxRDM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y58_N23
dffeas \RDM|conteudo[9] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[9] .is_wysiwyg = "true";
defparam \RDM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \RI|conteudo[9] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[9] .is_wysiwyg = "true";
defparam \RI|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \UC|RwriteAC~0 (
// Equation(s):
// \UC|RwriteAC~0_combout  = (\RI|conteudo [10] & (!\RI|conteudo [9] & \UC|t5~q ))

	.dataa(\RI|conteudo [10]),
	.datab(gnd),
	.datac(\RI|conteudo [9]),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|RwriteAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~0 .lut_mask = 16'h0A00;
defparam \UC|RwriteAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \UC|RopULA~0 (
// Equation(s):
// \UC|RopULA~0_combout  = (!\RI|conteudo [15] & ((\UC|RwriteAC~1_combout ) # ((\UC|RwriteAC~0_combout ) # (\UC|RwriteAC~3_combout ))))

	.dataa(\UC|RwriteAC~1_combout ),
	.datab(\RI|conteudo [15]),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|RwriteAC~3_combout ),
	.cin(gnd),
	.combout(\UC|RopULA~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~0 .lut_mask = 16'h3332;
defparam \UC|RopULA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \UC|RopULA~4 (
// Equation(s):
// \UC|RopULA~4_combout  = (!\RI|conteudo [13] & (!\RI|conteudo [11] & (!\RI|conteudo [14] & \RI|conteudo [12])))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\UC|RopULA~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~4 .lut_mask = 16'h0100;
defparam \UC|RopULA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \UC|opULA[2] (
// Equation(s):
// \UC|opULA [2] = (\UC|RwriteAC~5_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~4_combout ))

	.dataa(gnd),
	.datab(\UC|RopULA~0_combout ),
	.datac(\UC|RwriteAC~5_combout ),
	.datad(\UC|RopULA~4_combout ),
	.cin(gnd),
	.combout(\UC|opULA [2]),
	.cout());
// synopsys translate_off
defparam \UC|opULA[2] .lut_mask = 16'hFCF0;
defparam \UC|opULA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \ULA|Mux6~0 (
// Equation(s):
// \ULA|Mux6~0_combout  = (\UC|opULA [2]) # ((\UC|opULA[0]~0_combout  & \UC|opULA[1]~1_combout ))

	.dataa(gnd),
	.datab(\UC|opULA [2]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~0 .lut_mask = 16'hFCCC;
defparam \ULA|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \ULA|Mux2~2 (
// Equation(s):
// \ULA|Mux2~2_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [13] & ((\ULA|Mux6~0_combout ) # (\AC|conteudo [13]))) # (!\RDM|conteudo [13] & (\ULA|Mux6~0_combout  & \AC|conteudo [13])))) # (!\ULA|Mux6~1_combout  & (((!\ULA|Mux6~0_combout ))))

	.dataa(\RDM|conteudo [13]),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Mux6~0_combout ),
	.datad(\AC|conteudo [13]),
	.cin(gnd),
	.combout(\ULA|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~2 .lut_mask = 16'hCB83;
defparam \ULA|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \ULA|Mux2~0 (
// Equation(s):
// \ULA|Mux2~0_combout  = (\UC|opULA[0]~0_combout  & (\AC|conteudo [14] & ((!\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((\UC|opULA[1]~1_combout ) # (!\AC|conteudo [13]))))

	.dataa(\AC|conteudo [14]),
	.datab(\AC|conteudo [13]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~0 .lut_mask = 16'h0FA3;
defparam \ULA|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \ULA|Mux2~1 (
// Equation(s):
// \ULA|Mux2~1_combout  = (\UC|opULA[1]~1_combout  & ((\ULA|Mux2~0_combout  & ((\AC|conteudo [12]))) # (!\ULA|Mux2~0_combout  & (\RDM|conteudo [13])))) # (!\UC|opULA[1]~1_combout  & (((\ULA|Mux2~0_combout ))))

	.dataa(\RDM|conteudo [13]),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\ULA|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~1 .lut_mask = 16'hF388;
defparam \ULA|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \ULA|Mux2~3 (
// Equation(s):
// \ULA|Mux2~3_combout  = (\ULA|Mux2~2_combout  & ((\ULA|Mux6~1_combout ) # ((\ULA|Add0~44_combout )))) # (!\ULA|Mux2~2_combout  & (!\ULA|Mux6~1_combout  & ((\ULA|Mux2~1_combout ))))

	.dataa(\ULA|Mux2~2_combout ),
	.datab(\ULA|Mux6~1_combout ),
	.datac(\ULA|Add0~44_combout ),
	.datad(\ULA|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~3 .lut_mask = 16'hB9A8;
defparam \ULA|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \AC|conteudo[13] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[13] .is_wysiwyg = "true";
defparam \AC|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \MEM|ram_rtl_0_bypass[60] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a93 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a77 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a93~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a77~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81 .lut_mask = 16'h2320;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a125 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a109 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a125~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a109~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82 .lut_mask = 16'h8C80;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a61 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a45 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a61~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79 .lut_mask = 16'hB080;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78 .lut_mask = 16'h2320;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~79_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~78_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~81_combout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~82_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~80_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39 .lut_mask = 16'h3210;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[13]~83_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40 .lut_mask = 16'hC480;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneive_lcell_comb \MEM|ram~61 (
// Equation(s):
// \MEM|ram~61_combout  = (\DECOD|Decoder0~7_combout  & ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39_combout ) # ((\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40_combout )))) # (!\DECOD|Decoder0~7_combout  & (((\RDM|conteudo [13]))))

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39_combout ),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\RDM|conteudo [13]),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40_combout ),
	.cin(gnd),
	.combout(\MEM|ram~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~61 .lut_mask = 16'hFCB8;
defparam \MEM|ram~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N15
dffeas \MEM|ram_rtl_0_bypass[59] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81 .lut_mask = 16'h5404;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y43_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~61_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83 .lut_mask = 16'hFFE0;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneive_lcell_comb \MEM|ram~26 (
// Equation(s):
// \MEM|ram~26_combout  = (\MEM|ram_rtl_0_bypass [60] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [59])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ))))) # (!\MEM|ram_rtl_0_bypass [60] & 
// (\MEM|ram_rtl_0_bypass [59]))

	.dataa(\MEM|ram_rtl_0_bypass [60]),
	.datab(\MEM|ram_rtl_0_bypass [59]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.cin(gnd),
	.combout(\MEM|ram~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~26 .lut_mask = 16'hCEC4;
defparam \MEM|ram~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneive_lcell_comb \muxRDM|Mux2~0 (
// Equation(s):
// \muxRDM|Mux2~0_combout  = (\AC|conteudo [13] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~26_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [13] & (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~26_combout ))))

	.dataa(\AC|conteudo [13]),
	.datab(\UC|selectRDM[1]~6_combout ),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~26_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux2~0 .lut_mask = 16'hCE0A;
defparam \muxRDM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N31
dffeas \RDM|conteudo[13] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[13] .is_wysiwyg = "true";
defparam \RDM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N7
dffeas \RI|conteudo[13] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[13] .is_wysiwyg = "true";
defparam \RI|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \DECOD|Decoder0~1 (
// Equation(s):
// \DECOD|Decoder0~1_combout  = (\RI|conteudo [13] & (!\RI|conteudo [15] & \RI|conteudo [14]))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [15]),
	.datac(gnd),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~1 .lut_mask = 16'h2200;
defparam \DECOD|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \DECOD|Decoder0~5 (
// Equation(s):
// \DECOD|Decoder0~5_combout  = (\RI|conteudo [11] & (\DECOD|Decoder0~1_combout  & \RI|conteudo [12]))

	.dataa(\RI|conteudo [11]),
	.datab(\DECOD|Decoder0~1_combout ),
	.datac(\RI|conteudo [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECOD|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~5 .lut_mask = 16'h8080;
defparam \DECOD|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \UC|got0~1 (
// Equation(s):
// \UC|got0~1_combout  = (!\RI|conteudo [12] & (!\RI|conteudo [13] & ((\RI|conteudo [11]) # (\RI|conteudo [15]))))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [15]),
	.cin(gnd),
	.combout(\UC|got0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~1 .lut_mask = 16'h0302;
defparam \UC|got0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \UC|got0~0 (
// Equation(s):
// \UC|got0~0_combout  = (\RI|conteudo [11] & ((\RI|conteudo [12] $ (!\RI|conteudo [14])) # (!\RI|conteudo [13]))) # (!\RI|conteudo [11] & ((\RI|conteudo [12] & ((!\RI|conteudo [14]) # (!\RI|conteudo [13]))) # (!\RI|conteudo [12] & ((\RI|conteudo [13]) # 
// (\RI|conteudo [14])))))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\UC|got0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~0 .lut_mask = 16'h9F7E;
defparam \UC|got0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \UC|always0~1 (
// Equation(s):
// \UC|always0~1_combout  = (\RI|conteudo [9] & \UC|t3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RI|conteudo [9]),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~1 .lut_mask = 16'hF000;
defparam \UC|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \UC|always0~2 (
// Equation(s):
// \UC|always0~2_combout  = (!\DECOD|Decoder0~0_combout  & (\UC|always0~1_combout  & ((\RI|conteudo [15]) # (!\UC|got0~0_combout ))))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\RI|conteudo [15]),
	.datac(\UC|got0~0_combout ),
	.datad(\UC|always0~1_combout ),
	.cin(gnd),
	.combout(\UC|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~2 .lut_mask = 16'h4500;
defparam \UC|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \UC|always0~3 (
// Equation(s):
// \UC|always0~3_combout  = (\UC|always0~2_combout ) # ((!\RI|conteudo [14] & (\UC|got0~1_combout  & \UC|selectRDM[0]~1_combout )))

	.dataa(\RI|conteudo [14]),
	.datab(\UC|got0~1_combout ),
	.datac(\UC|always0~2_combout ),
	.datad(\UC|selectRDM[0]~1_combout ),
	.cin(gnd),
	.combout(\UC|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~3 .lut_mask = 16'hF4F0;
defparam \UC|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \UC|writePC~1 (
// Equation(s):
// \UC|writePC~1_combout  = ((\ffN|conteudo~q  & (\DECOD|Decoder0~4_combout  & \DECOD|Decoder0~3_combout ))) # (!\UC|writePC~0_combout )

	.dataa(\ffN|conteudo~q ),
	.datab(\UC|writePC~0_combout ),
	.datac(\DECOD|Decoder0~4_combout ),
	.datad(\DECOD|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\UC|writePC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writePC~1 .lut_mask = 16'hB333;
defparam \UC|writePC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \UC|always0~4 (
// Equation(s):
// \UC|always0~4_combout  = (\UC|always0~3_combout  & ((\RI|conteudo [10]) # ((\UC|RwritePC~0_combout  & \UC|writePC~1_combout )))) # (!\UC|always0~3_combout  & (\UC|RwritePC~0_combout  & ((\UC|writePC~1_combout ))))

	.dataa(\UC|always0~3_combout ),
	.datab(\UC|RwritePC~0_combout ),
	.datac(\RI|conteudo [10]),
	.datad(\UC|writePC~1_combout ),
	.cin(gnd),
	.combout(\UC|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~4 .lut_mask = 16'hECA0;
defparam \UC|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \UC|always0~5 (
// Equation(s):
// \UC|always0~5_combout  = (\UC|t9~q ) # ((\UC|got0~3_combout ) # ((\UC|got0~5_combout  & \UC|got0~4_combout )))

	.dataa(\UC|t9~q ),
	.datab(\UC|got0~5_combout ),
	.datac(\UC|got0~4_combout ),
	.datad(\UC|got0~3_combout ),
	.cin(gnd),
	.combout(\UC|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~5 .lut_mask = 16'hFFEA;
defparam \UC|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \UC|t1~0 (
// Equation(s):
// \UC|t1~0_combout  = (!\UC|always0~0_combout  & (!\DECOD|Decoder0~5_combout  & (!\UC|always0~4_combout  & !\UC|always0~5_combout )))

	.dataa(\UC|always0~0_combout ),
	.datab(\DECOD|Decoder0~5_combout ),
	.datac(\UC|always0~4_combout ),
	.datad(\UC|always0~5_combout ),
	.cin(gnd),
	.combout(\UC|t1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~0 .lut_mask = 16'h0001;
defparam \UC|t1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \UC|t1~1 (
// Equation(s):
// \UC|t1~1_combout  = (!\UC|t0~q  & \UC|t1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|t0~q ),
	.datad(\UC|t1~0_combout ),
	.cin(gnd),
	.combout(\UC|t1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~1 .lut_mask = 16'h0F00;
defparam \UC|t1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \UC|t1 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t1 .is_wysiwyg = "true";
defparam \UC|t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \UC|t4~0 (
// Equation(s):
// \UC|t4~0_combout  = (!\UC|t1~q  & (\UC|t0~q  & (!\UC|t2~q  & \UC|t1~0_combout )))

	.dataa(\UC|t1~q ),
	.datab(\UC|t0~q ),
	.datac(\UC|t2~q ),
	.datad(\UC|t1~0_combout ),
	.cin(gnd),
	.combout(\UC|t4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t4~0 .lut_mask = 16'h0400;
defparam \UC|t4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \UC|t7~1 (
// Equation(s):
// \UC|t7~1_combout  = (\UC|t4~0_combout  & !\UC|t3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|t4~0_combout ),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|t7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~1 .lut_mask = 16'h00F0;
defparam \UC|t7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \UC|t6~0 (
// Equation(s):
// \UC|t6~0_combout  = (!\UC|t4~q  & \UC|t5~q )

	.dataa(gnd),
	.datab(\UC|t4~q ),
	.datac(gnd),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|t6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t6~0 .lut_mask = 16'h3300;
defparam \UC|t6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \UC|t6~1 (
// Equation(s):
// \UC|t6~1_combout  = (\UC|t1~2_combout  & (\UC|t7~1_combout  & (\UC|t6~0_combout ))) # (!\UC|t1~2_combout  & (((\UC|t6~q ))))

	.dataa(\UC|t7~1_combout ),
	.datab(\UC|t6~0_combout ),
	.datac(\UC|t6~q ),
	.datad(\UC|t1~2_combout ),
	.cin(gnd),
	.combout(\UC|t6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t6~1 .lut_mask = 16'h88F0;
defparam \UC|t6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \UC|t6 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t6 .is_wysiwyg = "true";
defparam \UC|t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \UC|t7~0 (
// Equation(s):
// \UC|t7~0_combout  = (!\UC|t4~q  & !\UC|t5~q )

	.dataa(gnd),
	.datab(\UC|t4~q ),
	.datac(gnd),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|t7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~0 .lut_mask = 16'h0033;
defparam \UC|t7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \UC|t9~0 (
// Equation(s):
// \UC|t9~0_combout  = (!\UC|t6~q  & (!\UC|t3~q  & (\UC|t7~0_combout  & \UC|t4~0_combout )))

	.dataa(\UC|t6~q ),
	.datab(\UC|t3~q ),
	.datac(\UC|t7~0_combout ),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t9~0 .lut_mask = 16'h1000;
defparam \UC|t9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \UC|t8~0 (
// Equation(s):
// \UC|t8~0_combout  = (\UC|t9~0_combout  & \UC|t7~q )

	.dataa(\UC|t9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UC|t7~q ),
	.cin(gnd),
	.combout(\UC|t8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t8~0 .lut_mask = 16'hAA00;
defparam \UC|t8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N3
dffeas \UC|t8 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t8 .is_wysiwyg = "true";
defparam \UC|t8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \UC|selectRDM[0]~2 (
// Equation(s):
// \UC|selectRDM[0]~2_combout  = (\RI|conteudo [10]) # ((\RI|conteudo [9] & (!\UC|t8~q )) # (!\RI|conteudo [9] & ((!\UC|t6~q ))))

	.dataa(\UC|t8~q ),
	.datab(\UC|t6~q ),
	.datac(\RI|conteudo [10]),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|selectRDM[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[0]~2 .lut_mask = 16'hF5F3;
defparam \UC|selectRDM[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \UC|selectRDM[1]~5 (
// Equation(s):
// \UC|selectRDM[1]~5_combout  = (\UC|selectRDM[0]~2_combout  & (\UC|RwriteRDM~7_combout  & (\UC|writePC~1_combout ))) # (!\UC|selectRDM[0]~2_combout  & (((\UC|RwriteRDM~7_combout  & \UC|writePC~1_combout )) # (!\UC|selectRDM[1]~0_combout )))

	.dataa(\UC|selectRDM[0]~2_combout ),
	.datab(\UC|RwriteRDM~7_combout ),
	.datac(\UC|writePC~1_combout ),
	.datad(\UC|selectRDM[1]~0_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~5 .lut_mask = 16'hC0D5;
defparam \UC|selectRDM[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \UC|selectRDM[1]~4 (
// Equation(s):
// \UC|selectRDM[1]~4_combout  = (\UC|RwriteRDM~6_combout  & ((\UC|t4~q ) # ((\UC|t6~q  & \RI|conteudo [9]))))

	.dataa(\UC|t6~q ),
	.datab(\RI|conteudo [9]),
	.datac(\UC|RwriteRDM~6_combout ),
	.datad(\UC|t4~q ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~4 .lut_mask = 16'hF080;
defparam \UC|selectRDM[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \UC|RselectRDM~0 (
// Equation(s):
// \UC|RselectRDM~0_combout  = (!\RI|conteudo [9] & (\RI|conteudo [10] & (\UC|t3~q  & \DECOD|Decoder0~8_combout )))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t3~q ),
	.datad(\DECOD|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\UC|RselectRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RselectRDM~0 .lut_mask = 16'h4000;
defparam \UC|RselectRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \UC|selectRDM[1]~6 (
// Equation(s):
// \UC|selectRDM[1]~6_combout  = (\UC|selectRDM[1]~5_combout ) # (((\UC|selectRDM[1]~4_combout ) # (\UC|RselectRDM~0_combout )) # (!\UC|writeRDM~0_combout ))

	.dataa(\UC|selectRDM[1]~5_combout ),
	.datab(\UC|writeRDM~0_combout ),
	.datac(\UC|selectRDM[1]~4_combout ),
	.datad(\UC|RselectRDM~0_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~6 .lut_mask = 16'hFFFB;
defparam \UC|selectRDM[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a60 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a44 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N10
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a60~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N16
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~72_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~73_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a124 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a108 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N8
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a124~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a108~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a92 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a76 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N18
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a92~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a76~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N2
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~74_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~76_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~75_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77 .lut_mask = 16'hEEEC;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36 .lut_mask = 16'h5410;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[12]~77_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37 .lut_mask = 16'hA280;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneive_lcell_comb \MEM|ram~60 (
// Equation(s):
// \MEM|ram~60_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [12]))

	.dataa(\RDM|conteudo [12]),
	.datab(\DECOD|Decoder0~7_combout ),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37_combout ),
	.cin(gnd),
	.combout(\MEM|ram~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~60 .lut_mask = 16'hEEE2;
defparam \MEM|ram~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y25_N27
dffeas \MEM|ram_rtl_0_bypass[57] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N29
dffeas \MEM|ram_rtl_0_bypass[58] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~60_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \MEM|ram~25 (
// Equation(s):
// \MEM|ram~25_combout  = (\MEM|ram_rtl_0_bypass [58] & ((\MEM|ram~12_combout  & (\MEM|ram_rtl_0_bypass [57])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ))))) # (!\MEM|ram_rtl_0_bypass [58] & 
// (\MEM|ram_rtl_0_bypass [57]))

	.dataa(\MEM|ram_rtl_0_bypass [57]),
	.datab(\MEM|ram_rtl_0_bypass [58]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.cin(gnd),
	.combout(\MEM|ram~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~25 .lut_mask = 16'hAEA2;
defparam \MEM|ram~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \muxRDM|Mux3~0 (
// Equation(s):
// \muxRDM|Mux3~0_combout  = (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~25_combout ) # ((\AC|conteudo [12] & !\muxRDM|Mux15~0_combout )))) # (!\UC|selectRDM[1]~6_combout  & (\AC|conteudo [12] & (!\muxRDM|Mux15~0_combout )))

	.dataa(\UC|selectRDM[1]~6_combout ),
	.datab(\AC|conteudo [12]),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~25_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux3~0 .lut_mask = 16'hAE0C;
defparam \muxRDM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N15
dffeas \RDM|conteudo[12] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[12] .is_wysiwyg = "true";
defparam \RDM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \RI|conteudo[12] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[12] .is_wysiwyg = "true";
defparam \RI|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \UC|RopULA~3 (
// Equation(s):
// \UC|RopULA~3_combout  = (!\RI|conteudo [12] & (\RI|conteudo [11] & (\UC|RopULA~2_combout  & \DECOD|Decoder0~1_combout )))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [11]),
	.datac(\UC|RopULA~2_combout ),
	.datad(\DECOD|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\UC|RopULA~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RopULA~3 .lut_mask = 16'h4000;
defparam \UC|RopULA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \ULA|Add0~4 (
// Equation(s):
// \ULA|Add0~4_combout  = \RDM|conteudo [11] $ (((\UC|RopULA~3_combout ) # ((\UC|RopULA~0_combout  & \UC|RopULA~1_combout ))))

	.dataa(\UC|RopULA~3_combout ),
	.datab(\RDM|conteudo [11]),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~1_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~4 .lut_mask = 16'h3666;
defparam \ULA|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \ULA|Mux4~2 (
// Equation(s):
// \ULA|Mux4~2_combout  = (\ULA|Mux6~1_combout  & ((\AC|conteudo [11] & ((\RDM|conteudo [11]) # (\ULA|Mux6~0_combout ))) # (!\AC|conteudo [11] & (\RDM|conteudo [11] & \ULA|Mux6~0_combout )))) # (!\ULA|Mux6~1_combout  & (((!\ULA|Mux6~0_combout ))))

	.dataa(\AC|conteudo [11]),
	.datab(\RDM|conteudo [11]),
	.datac(\ULA|Mux6~1_combout ),
	.datad(\ULA|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~2 .lut_mask = 16'hE08F;
defparam \ULA|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \ULA|Mux4~0 (
// Equation(s):
// \ULA|Mux4~0_combout  = (\UC|opULA[0]~0_combout  & (((\AC|conteudo [12] & !\UC|opULA[1]~1_combout )))) # (!\UC|opULA[0]~0_combout  & (((\UC|opULA[1]~1_combout )) # (!\AC|conteudo [11])))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\AC|conteudo [11]),
	.datac(\AC|conteudo [12]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~0 .lut_mask = 16'h55B1;
defparam \ULA|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \ULA|Mux4~1 (
// Equation(s):
// \ULA|Mux4~1_combout  = (\ULA|Mux4~0_combout  & (((\AC|conteudo [10]) # (!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux4~0_combout  & (\RDM|conteudo [11] & ((\UC|opULA[1]~1_combout ))))

	.dataa(\ULA|Mux4~0_combout ),
	.datab(\RDM|conteudo [11]),
	.datac(\AC|conteudo [10]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~1 .lut_mask = 16'hE4AA;
defparam \ULA|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \ULA|Mux4~3 (
// Equation(s):
// \ULA|Mux4~3_combout  = (\ULA|Mux6~1_combout  & (((\ULA|Mux4~2_combout )))) # (!\ULA|Mux6~1_combout  & ((\ULA|Mux4~2_combout  & (\ULA|Add0~40_combout )) # (!\ULA|Mux4~2_combout  & ((\ULA|Mux4~1_combout )))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\ULA|Add0~40_combout ),
	.datac(\ULA|Mux4~2_combout ),
	.datad(\ULA|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~3 .lut_mask = 16'hE5E0;
defparam \ULA|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \AC|conteudo[11] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[11] .is_wysiwyg = "true";
defparam \AC|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N13
dffeas \MEM|ram_rtl_0_bypass[56] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a123 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a107 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a123~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a107~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70 .lut_mask = 16'hD080;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66 .lut_mask = 16'h0E04;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a59 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a43 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N6
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a59~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a43~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67 .lut_mask = 16'hD080;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N8
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~66_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~67_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68 .lut_mask = 16'h0F0A;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a75 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a91 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N10
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a75~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a91~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69 .lut_mask = 16'h0E04;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N18
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~70_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~68_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~69_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33 .lut_mask = 16'h3120;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[11]~71_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34 .lut_mask = 16'hC840;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \MEM|ram~59 (
// Equation(s):
// \MEM|ram~59_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [11]))

	.dataa(\DECOD|Decoder0~7_combout ),
	.datab(\RDM|conteudo [11]),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34_combout ),
	.cin(gnd),
	.combout(\MEM|ram~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~59 .lut_mask = 16'hEEE4;
defparam \MEM|ram~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[55]~1 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[55]~1_combout  = !\MEM|ram~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM|ram~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[55]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[55]~1 .lut_mask = 16'h0F0F;
defparam \MEM|ram_rtl_0_bypass[55]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \MEM|ram_rtl_0_bypass[55] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[55]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67 .lut_mask = 16'h8A80;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~59_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \MEM|ram~24 (
// Equation(s):
// \MEM|ram~24_combout  = (\MEM|ram_rtl_0_bypass [56] & ((\MEM|ram~12_combout  & (!\MEM|ram_rtl_0_bypass [55])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ))))) # (!\MEM|ram_rtl_0_bypass [56] & 
// (!\MEM|ram_rtl_0_bypass [55]))

	.dataa(\MEM|ram_rtl_0_bypass [56]),
	.datab(\MEM|ram_rtl_0_bypass [55]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.datad(\MEM|ram~12_combout ),
	.cin(gnd),
	.combout(\MEM|ram~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~24 .lut_mask = 16'h33B1;
defparam \MEM|ram~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \muxRDM|Mux4~0 (
// Equation(s):
// \muxRDM|Mux4~0_combout  = (\AC|conteudo [11] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~24_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [11] & (\UC|selectRDM[1]~6_combout  & ((\MEM|ram~24_combout ))))

	.dataa(\AC|conteudo [11]),
	.datab(\UC|selectRDM[1]~6_combout ),
	.datac(\muxRDM|Mux15~0_combout ),
	.datad(\MEM|ram~24_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux4~0 .lut_mask = 16'hCE0A;
defparam \muxRDM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \RDM|conteudo[11] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[11] .is_wysiwyg = "true";
defparam \RDM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \RI|conteudo[11] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[11] .is_wysiwyg = "true";
defparam \RI|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \DECOD|Decoder0~6 (
// Equation(s):
// \DECOD|Decoder0~6_combout  = (\RI|conteudo [11] & (\RI|conteudo [12] & \DECOD|Decoder0~3_combout ))

	.dataa(\RI|conteudo [11]),
	.datab(gnd),
	.datac(\RI|conteudo [12]),
	.datad(\DECOD|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\DECOD|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~6 .lut_mask = 16'hA000;
defparam \DECOD|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \muxRDM|Mux15~0 (
// Equation(s):
// \muxRDM|Mux15~0_combout  = (\UC|selectRDM[1]~6_combout ) # ((\DECOD|Decoder0~6_combout  & \UC|selectRDM[0]~3_combout ))

	.dataa(gnd),
	.datab(\DECOD|Decoder0~6_combout ),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux15~0 .lut_mask = 16'hFCF0;
defparam \muxRDM|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N11
dffeas \MEM|ram_rtl_0_bypass[64] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a79 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a95 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a79~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a95~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93 .lut_mask = 16'h3202;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a47 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a63 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_1|auto_generated|ram_block1a47~portbdataout ),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a63~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91 .lut_mask = 16'hA808;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90 .lut_mask = 16'h3202;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout )))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~91_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~90_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a111 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a127 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y16_N0
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a111~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a127~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~93_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~92_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~94_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46 .lut_mask = 16'hC840;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[15]~95_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45 .lut_mask = 16'h3120;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \MEM|ram~63 (
// Equation(s):
// \MEM|ram~63_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [15]))

	.dataa(\DECOD|Decoder0~7_combout ),
	.datab(\RDM|conteudo [15]),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45_combout ),
	.cin(gnd),
	.combout(\MEM|ram~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~63 .lut_mask = 16'hEEE4;
defparam \MEM|ram~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[63]~2 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[63]~2_combout  = !\MEM|ram~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~63_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[63]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[63]~2 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_0_bypass[63]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \MEM|ram_rtl_0_bypass[63] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[63]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90 .lut_mask = 16'h0E04;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y44_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~63_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93 .lut_mask = 16'h0D08;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95 .lut_mask = 16'hEEEC;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \MEM|ram~28 (
// Equation(s):
// \MEM|ram~28_combout  = (\MEM|ram_rtl_0_bypass [64] & ((\MEM|ram~12_combout  & (!\MEM|ram_rtl_0_bypass [63])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ))))) # (!\MEM|ram_rtl_0_bypass [64] & 
// (!\MEM|ram_rtl_0_bypass [63]))

	.dataa(\MEM|ram_rtl_0_bypass [64]),
	.datab(\MEM|ram_rtl_0_bypass [63]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.cin(gnd),
	.combout(\MEM|ram~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~28 .lut_mask = 16'h3B31;
defparam \MEM|ram~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \muxRDM|Mux0~0 (
// Equation(s):
// \muxRDM|Mux0~0_combout  = (\muxRDM|Mux15~0_combout  & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~28_combout )))) # (!\muxRDM|Mux15~0_combout  & ((\ffN|conteudo~q ) # ((\UC|selectRDM[1]~6_combout  & \MEM|ram~28_combout ))))

	.dataa(\muxRDM|Mux15~0_combout ),
	.datab(\ffN|conteudo~q ),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\MEM|ram~28_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux0~0 .lut_mask = 16'hF444;
defparam \muxRDM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N19
dffeas \RDM|conteudo[15] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[15] .is_wysiwyg = "true";
defparam \RDM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \RI|conteudo[15] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[15] .is_wysiwyg = "true";
defparam \RI|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \UC|RwriteAC~5 (
// Equation(s):
// \UC|RwriteAC~5_combout  = (\RI|conteudo [10] & (!\RI|conteudo [15] & (\UC|RwriteAC~4_combout  & \UC|always0~1_combout )))

	.dataa(\RI|conteudo [10]),
	.datab(\RI|conteudo [15]),
	.datac(\UC|RwriteAC~4_combout ),
	.datad(\UC|always0~1_combout ),
	.cin(gnd),
	.combout(\UC|RwriteAC~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~5 .lut_mask = 16'h2000;
defparam \UC|RwriteAC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \ULA|Mux6~1 (
// Equation(s):
// \ULA|Mux6~1_combout  = (!\UC|RwriteAC~5_combout  & (\UC|opULA[1]~1_combout  & ((!\UC|RopULA~4_combout ) # (!\UC|RopULA~0_combout ))))

	.dataa(\UC|RwriteAC~5_combout ),
	.datab(\UC|opULA[1]~1_combout ),
	.datac(\UC|RopULA~0_combout ),
	.datad(\UC|RopULA~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~1 .lut_mask = 16'h0444;
defparam \ULA|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \ULA|Mux5~0 (
// Equation(s):
// \ULA|Mux5~0_combout  = (\UC|opULA[1]~1_combout  & (((\UC|opULA[0]~0_combout )))) # (!\UC|opULA[1]~1_combout  & ((\UC|opULA[0]~0_combout  & ((\AC|conteudo [11]))) # (!\UC|opULA[0]~0_combout  & (!\AC|conteudo [10]))))

	.dataa(\UC|opULA[1]~1_combout ),
	.datab(\AC|conteudo [10]),
	.datac(\AC|conteudo [11]),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~0 .lut_mask = 16'hFA11;
defparam \ULA|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \ULA|Mux5~1 (
// Equation(s):
// \ULA|Mux5~1_combout  = (\ULA|Mux5~0_combout  & ((\RDM|conteudo [10]) # ((!\UC|opULA[1]~1_combout )))) # (!\ULA|Mux5~0_combout  & (((\AC|conteudo [9] & \UC|opULA[1]~1_combout ))))

	.dataa(\ULA|Mux5~0_combout ),
	.datab(\RDM|conteudo [10]),
	.datac(\AC|conteudo [9]),
	.datad(\UC|opULA[1]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~1 .lut_mask = 16'hD8AA;
defparam \ULA|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \ULA|Mux5~2 (
// Equation(s):
// \ULA|Mux5~2_combout  = (\ULA|Mux6~0_combout  & ((\ULA|Mux5~1_combout ) # ((\ULA|Mux6~1_combout )))) # (!\ULA|Mux6~0_combout  & (((!\ULA|Mux6~1_combout  & \ULA|Add0~38_combout ))))

	.dataa(\ULA|Mux6~0_combout ),
	.datab(\ULA|Mux5~1_combout ),
	.datac(\ULA|Mux6~1_combout ),
	.datad(\ULA|Add0~38_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~2 .lut_mask = 16'hADA8;
defparam \ULA|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \ULA|Mux5~3 (
// Equation(s):
// \ULA|Mux5~3_combout  = (\ULA|Mux6~1_combout  & ((\RDM|conteudo [10] & ((\AC|conteudo [10]) # (\ULA|Mux5~2_combout ))) # (!\RDM|conteudo [10] & (\AC|conteudo [10] & \ULA|Mux5~2_combout )))) # (!\ULA|Mux6~1_combout  & (((\ULA|Mux5~2_combout ))))

	.dataa(\ULA|Mux6~1_combout ),
	.datab(\RDM|conteudo [10]),
	.datac(\AC|conteudo [10]),
	.datad(\ULA|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \AC|conteudo[10] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\ULA|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[10] .is_wysiwyg = "true";
defparam \AC|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a90 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a74 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a90~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a122 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a106 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout )) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout )))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a122~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a106~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a42 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a58 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout  = (\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a42~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \MEM|ram_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_1|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout ))) # 
// (!\MEM|ram_rtl_1|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datad(\MEM|ram_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout  = (!\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout ) # (\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~61_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~60_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
cycloneive_lcell_comb \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65 (
// Equation(s):
// \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout  = (\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout ) # ((\MEM|ram_rtl_1|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout ) # 
// (\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout ))))

	.dataa(\MEM|ram_rtl_1|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~63_combout ),
	.datac(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~64_combout ),
	.datad(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~62_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode444w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode484w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode452w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode493w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31_combout  = (\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout ))) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31 .lut_mask = 16'hC840;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode436w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|rden_decode|w_anode475w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \DISC|disc_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\DISC|disc_rtl_0|auto_generated|decode3|w_anode423w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram_rtl_1|auto_generated|mux3|result_node[10]~65_combout }),
	.portaaddr({\CON|count_s [12],\CON|count_s [11],\CON|count_s [10],\CON|count_s [9],\CON|count_s [8],\CON|count_s [7],\CON|count_s [6],\CON|count_s [5],\CON|count_s [4],\CON|count_s [3],\CON|count_s [2],\CON|count_s [1],\CON|count_s [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DISC|disc_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Processador.ram0_Disco_45c8786.hdl.mif";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DISC|disc_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30_combout  = (!\DISC|disc_rtl_0|auto_generated|address_reg_a [1] & ((\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & (\DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout )) # 
// (!\DISC|disc_rtl_0|auto_generated|address_reg_a [0] & ((\DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\DISC|disc_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\DISC|disc_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\DISC|disc_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(\DISC|disc_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30 .lut_mask = 16'h3120;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \MEM|ram~58 (
// Equation(s):
// \MEM|ram~58_combout  = (\DECOD|Decoder0~7_combout  & (((\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30_combout )))) # (!\DECOD|Decoder0~7_combout  & (\RDM|conteudo [10]))

	.dataa(\DECOD|Decoder0~7_combout ),
	.datab(\RDM|conteudo [10]),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30_combout ),
	.cin(gnd),
	.combout(\MEM|ram~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~58 .lut_mask = 16'hEEE4;
defparam \MEM|ram~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[53]~0 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[53]~0_combout  = !\MEM|ram~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM|ram~58_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[53]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[53]~0 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_0_bypass[53]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \MEM|ram_rtl_0_bypass[53] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[53]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \MEM|ram_rtl_0_bypass[54] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1248w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1237w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1215w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1186w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1204w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60 .lut_mask = 16'h3202;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1270w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk_kit~inputclkctrl_outclk ),
	.clk1(\clk_kit~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode1259w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM|ram~58_combout }),
	.portaaddr({\MEM|ram~48_combout ,\MEM|ram~47_combout ,\MEM|ram~46_combout ,\MEM|ram~45_combout ,\MEM|ram~44_combout ,\MEM|ram~43_combout ,\MEM|ram~42_combout ,\MEM|ram~41_combout ,\MEM|ram~40_combout ,\MEM|ram~39_combout ,\MEM|ram~38_combout ,\MEM|ram~37_combout ,
\MEM|ram~36_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64 .lut_mask = 16'h8A80;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \MEM|ram~23 (
// Equation(s):
// \MEM|ram~23_combout  = (\MEM|ram_rtl_0_bypass [54] & ((\MEM|ram~12_combout  & (!\MEM|ram_rtl_0_bypass [53])) # (!\MEM|ram~12_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ))))) # (!\MEM|ram_rtl_0_bypass [54] & 
// (!\MEM|ram_rtl_0_bypass [53]))

	.dataa(\MEM|ram_rtl_0_bypass [53]),
	.datab(\MEM|ram_rtl_0_bypass [54]),
	.datac(\MEM|ram~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.cin(gnd),
	.combout(\MEM|ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~23 .lut_mask = 16'h5D51;
defparam \MEM|ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \muxRDM|Mux5~0 (
// Equation(s):
// \muxRDM|Mux5~0_combout  = (\AC|conteudo [10] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~23_combout )) # (!\muxRDM|Mux15~0_combout ))) # (!\AC|conteudo [10] & (((\UC|selectRDM[1]~6_combout  & \MEM|ram~23_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\muxRDM|Mux15~0_combout ),
	.datac(\UC|selectRDM[1]~6_combout ),
	.datad(\MEM|ram~23_combout ),
	.cin(gnd),
	.combout(\muxRDM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxRDM|Mux5~0 .lut_mask = 16'hF222;
defparam \muxRDM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \RDM|conteudo[10] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\muxRDM|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeRDM~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[10] .is_wysiwyg = "true";
defparam \RDM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N23
dffeas \RI|conteudo[10] (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[10] .is_wysiwyg = "true";
defparam \RI|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \UC|RwriteAC~1 (
// Equation(s):
// \UC|RwriteAC~1_combout  = (!\RI|conteudo [10] & (\UC|t7~q  & !\RI|conteudo [9]))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|t7~q ),
	.datac(gnd),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|RwriteAC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~1 .lut_mask = 16'h0044;
defparam \UC|RwriteAC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \UC|always0~0 (
// Equation(s):
// \UC|always0~0_combout  = (\UC|RwriteAC~1_combout  & (((!\UC|selectRDM[1]~0_combout  & \UC|RwriteAC~0_combout )) # (!\UC|RwriteRDM~11_combout ))) # (!\UC|RwriteAC~1_combout  & (!\UC|selectRDM[1]~0_combout  & (\UC|RwriteAC~0_combout )))

	.dataa(\UC|RwriteAC~1_combout ),
	.datab(\UC|selectRDM[1]~0_combout ),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|RwriteRDM~11_combout ),
	.cin(gnd),
	.combout(\UC|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~0 .lut_mask = 16'h30BA;
defparam \UC|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \UC|t0~0 (
// Equation(s):
// \UC|t0~0_combout  = (\DECOD|Decoder0~5_combout ) # ((!\UC|always0~0_combout  & (!\UC|always0~4_combout  & !\UC|always0~5_combout )))

	.dataa(\UC|always0~0_combout ),
	.datab(\DECOD|Decoder0~5_combout ),
	.datac(\UC|always0~4_combout ),
	.datad(\UC|always0~5_combout ),
	.cin(gnd),
	.combout(\UC|t0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t0~0 .lut_mask = 16'hCCCD;
defparam \UC|t0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \UC|t0 (
	.clk(\clk_kit~inputclkctrl_outclk ),
	.d(\UC|t0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|always0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t0 .is_wysiwyg = "true";
defparam \UC|t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~2_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'hFFF0;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~5 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~5_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~3_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~4_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~5 .lut_mask = 16'hFFF0;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N12
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~8 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~8_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6_combout )

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~6_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~8 .lut_mask = 16'hFFAA;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~11 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~11_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9_combout )

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~10_combout ),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~11 .lut_mask = 16'hFAFA;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~14 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~14_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12_combout )

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~12_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~14 .lut_mask = 16'hFFAA;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~17 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~17_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16_combout )

	.dataa(gnd),
	.datab(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~15_combout ),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~16_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~17 .lut_mask = 16'hFFCC;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~20 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~20_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19_combout )

	.dataa(gnd),
	.datab(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~18_combout ),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~19_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~20 .lut_mask = 16'hFFCC;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N12
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~23 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~23_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~22_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~21_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~23 .lut_mask = 16'hFFF0;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~26 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~26_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24_combout )

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~25_combout ),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~26 .lut_mask = 16'hFAFA;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~29 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~29_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~28_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~27_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~29 .lut_mask = 16'hFFF0;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~32 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~32_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30_combout )

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~30_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~32 .lut_mask = 16'hFFAA;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~35 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~35_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~33_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~34_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~35 .lut_mask = 16'hFFF0;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~38 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~38_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~36_combout ),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~37_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~38 .lut_mask = 16'hFFF0;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~41 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~41_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39_combout )

	.dataa(gnd),
	.datab(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~40_combout ),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~39_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~41 .lut_mask = 16'hFFCC;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~44 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~44_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43_combout )

	.dataa(gnd),
	.datab(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~42_combout ),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~43_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~44 .lut_mask = 16'hFFCC;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~47 (
// Equation(s):
// \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~47_combout  = (\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46_combout ) # (\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45_combout )

	.dataa(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~45_combout ),
	.cin(gnd),
	.combout(\DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~47 .lut_mask = 16'hFFAA;
defparam \DISC|disc_rtl_0|auto_generated|mux2|result_node[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \UC|trLDD (
// Equation(s):
// \UC|trLDD~combout  = (\RI|conteudo [11] & (\UC|RwriteAC~0_combout  & \DECOD|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\RI|conteudo [11]),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UC|trLDD~combout ),
	.cout());
// synopsys translate_off
defparam \UC|trLDD .lut_mask = 16'hC000;
defparam \UC|trLDD .sum_lutc_input = "datac";
// synopsys translate_on

assign T0 = \T0~output_o ;

assign T1 = \T1~output_o ;

assign T2 = \T2~output_o ;

assign T3 = \T3~output_o ;

assign T4 = \T4~output_o ;

assign T5 = \T5~output_o ;

assign T6 = \T6~output_o ;

assign T7 = \T7~output_o ;

assign T8 = \T8~output_o ;

assign T9 = \T9~output_o ;

assign waitTR = \waitTR~output_o ;

assign data_p[0] = \data_p[0]~output_o ;

assign data_p[1] = \data_p[1]~output_o ;

assign data_p[2] = \data_p[2]~output_o ;

assign data_p[3] = \data_p[3]~output_o ;

assign data_p[4] = \data_p[4]~output_o ;

assign data_p[5] = \data_p[5]~output_o ;

assign data_p[6] = \data_p[6]~output_o ;

assign data_p[7] = \data_p[7]~output_o ;

assign data_p[8] = \data_p[8]~output_o ;

assign data_p[9] = \data_p[9]~output_o ;

assign data_p[10] = \data_p[10]~output_o ;

assign data_p[11] = \data_p[11]~output_o ;

assign data_p[12] = \data_p[12]~output_o ;

assign data_p[13] = \data_p[13]~output_o ;

assign data_p[14] = \data_p[14]~output_o ;

assign data_p[15] = \data_p[15]~output_o ;

assign addr_p[0] = \addr_p[0]~output_o ;

assign addr_p[1] = \addr_p[1]~output_o ;

assign addr_p[2] = \addr_p[2]~output_o ;

assign addr_p[3] = \addr_p[3]~output_o ;

assign addr_p[4] = \addr_p[4]~output_o ;

assign addr_p[5] = \addr_p[5]~output_o ;

assign addr_p[6] = \addr_p[6]~output_o ;

assign addr_p[7] = \addr_p[7]~output_o ;

assign addr_p[8] = \addr_p[8]~output_o ;

assign addr_p[9] = \addr_p[9]~output_o ;

assign addr_p[10] = \addr_p[10]~output_o ;

assign addr_p[11] = \addr_p[11]~output_o ;

assign addr_p[12] = \addr_p[12]~output_o ;

assign addr_p[13] = \addr_p[13]~output_o ;

assign addr_p[14] = \addr_p[14]~output_o ;

assign addr_p[15] = \addr_p[15]~output_o ;

assign tr_p = \tr_p~output_o ;

assign qMEM[0] = \qMEM[0]~output_o ;

assign qMEM[1] = \qMEM[1]~output_o ;

assign qMEM[2] = \qMEM[2]~output_o ;

assign qMEM[3] = \qMEM[3]~output_o ;

assign qMEM[4] = \qMEM[4]~output_o ;

assign qMEM[5] = \qMEM[5]~output_o ;

assign qMEM[6] = \qMEM[6]~output_o ;

assign qMEM[7] = \qMEM[7]~output_o ;

assign qMEM[8] = \qMEM[8]~output_o ;

assign qMEM[9] = \qMEM[9]~output_o ;

assign qMEM[10] = \qMEM[10]~output_o ;

assign qMEM[11] = \qMEM[11]~output_o ;

assign qMEM[12] = \qMEM[12]~output_o ;

assign qMEM[13] = \qMEM[13]~output_o ;

assign qMEM[14] = \qMEM[14]~output_o ;

assign qMEM[15] = \qMEM[15]~output_o ;

assign qREM[0] = \qREM[0]~output_o ;

assign qREM[1] = \qREM[1]~output_o ;

assign qREM[2] = \qREM[2]~output_o ;

assign qREM[3] = \qREM[3]~output_o ;

assign qREM[4] = \qREM[4]~output_o ;

assign qREM[5] = \qREM[5]~output_o ;

assign qREM[6] = \qREM[6]~output_o ;

assign qREM[7] = \qREM[7]~output_o ;

assign qREM[8] = \qREM[8]~output_o ;

assign qREM[9] = \qREM[9]~output_o ;

assign qREM[10] = \qREM[10]~output_o ;

assign qREM[11] = \qREM[11]~output_o ;

assign qREM[12] = \qREM[12]~output_o ;

assign qREM[13] = \qREM[13]~output_o ;

assign qREM[14] = \qREM[14]~output_o ;

assign qREM[15] = \qREM[15]~output_o ;

assign trLDD = \trLDD~output_o ;

assign qRDM[0] = \qRDM[0]~output_o ;

assign qRDM[1] = \qRDM[1]~output_o ;

assign qRDM[2] = \qRDM[2]~output_o ;

assign qRDM[3] = \qRDM[3]~output_o ;

assign qRDM[4] = \qRDM[4]~output_o ;

assign qRDM[5] = \qRDM[5]~output_o ;

assign qRDM[6] = \qRDM[6]~output_o ;

assign qRDM[7] = \qRDM[7]~output_o ;

assign qRDM[8] = \qRDM[8]~output_o ;

assign qRDM[9] = \qRDM[9]~output_o ;

assign qRDM[10] = \qRDM[10]~output_o ;

assign qRDM[11] = \qRDM[11]~output_o ;

assign qRDM[12] = \qRDM[12]~output_o ;

assign qRDM[13] = \qRDM[13]~output_o ;

assign qRDM[14] = \qRDM[14]~output_o ;

assign qRDM[15] = \qRDM[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
