

================================================================
== Vivado HLS Report for 'aes128_extract_round'
================================================================
* Date:           Tue Apr 10 18:51:45 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.576|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%expanded_key_offset_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %expanded_key_offset)"   --->   Operation 10 'read' 'expanded_key_offset_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%expanded_key_offset_s = zext i10 %expanded_key_offset_1 to i64"   --->   Operation 11 'zext' 'expanded_key_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%expanded_key_addr = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %expanded_key_offset_s" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 12 'getelementptr' 'expanded_key_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 13 'load' 'expanded_key_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %expanded_key_offset_1 to i8" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 14 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%sum_0_1 = add i8 1, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 15 'add' 'sum_0_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_0_1_cast = zext i8 %sum_0_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 16 'zext' 'sum_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%expanded_key_addr_1 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_0_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 17 'getelementptr' 'expanded_key_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%expanded_key_load_1 = load i8* %expanded_key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 18 'load' 'expanded_key_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 19 [1/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 19 'load' 'expanded_key_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%round_key_addr = getelementptr [16 x i8]* %round_key, i64 0, i64 0" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 20 'getelementptr' 'round_key_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load, i8* %round_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%expanded_key_load_1 = load i8* %expanded_key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 22 'load' 'expanded_key_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%round_key_addr_1 = getelementptr [16 x i8]* %round_key, i64 0, i64 4" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 23 'getelementptr' 'round_key_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_1, i8* %round_key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 24 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%sum_0_2 = add i8 2, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 25 'add' 'sum_0_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sum_0_2_cast = zext i8 %sum_0_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 26 'zext' 'sum_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%expanded_key_addr_2 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_0_2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 27 'getelementptr' 'expanded_key_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%expanded_key_load_2 = load i8* %expanded_key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 28 'load' 'expanded_key_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%sum_0_3 = add i8 3, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 29 'add' 'sum_0_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sum_0_3_cast = zext i8 %sum_0_3 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 30 'zext' 'sum_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%expanded_key_addr_3 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_0_3_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 31 'getelementptr' 'expanded_key_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%expanded_key_load_3 = load i8* %expanded_key_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 32 'load' 'expanded_key_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%expanded_key_load_2 = load i8* %expanded_key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 33 'load' 'expanded_key_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%round_key_addr_2 = getelementptr [16 x i8]* %round_key, i64 0, i64 8" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 34 'getelementptr' 'round_key_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_2, i8* %round_key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%expanded_key_load_3 = load i8* %expanded_key_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 36 'load' 'expanded_key_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%round_key_addr_3 = getelementptr [16 x i8]* %round_key, i64 0, i64 12" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 37 'getelementptr' 'round_key_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_3, i8* %round_key_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%sum_1 = add i8 4, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 39 'add' 'sum_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sum_1_cast = zext i8 %sum_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 40 'zext' 'sum_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%expanded_key_addr_4 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 41 'getelementptr' 'expanded_key_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%expanded_key_load_4 = load i8* %expanded_key_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 42 'load' 'expanded_key_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (1.91ns)   --->   "%sum_1_1 = add i8 5, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 43 'add' 'sum_1_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sum_1_1_cast = zext i8 %sum_1_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 44 'zext' 'sum_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%expanded_key_addr_5 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_1_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 45 'getelementptr' 'expanded_key_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%expanded_key_load_5 = load i8* %expanded_key_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 46 'load' 'expanded_key_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%expanded_key_load_4 = load i8* %expanded_key_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 47 'load' 'expanded_key_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%round_key_addr_4 = getelementptr [16 x i8]* %round_key, i64 0, i64 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 48 'getelementptr' 'round_key_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_4, i8* %round_key_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 49 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%expanded_key_load_5 = load i8* %expanded_key_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 50 'load' 'expanded_key_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%round_key_addr_5 = getelementptr [16 x i8]* %round_key, i64 0, i64 5" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 51 'getelementptr' 'round_key_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_5, i8* %round_key_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 53 [1/1] (1.91ns)   --->   "%sum_1_2 = add i8 6, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 53 'add' 'sum_1_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sum_1_2_cast = zext i8 %sum_1_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 54 'zext' 'sum_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%expanded_key_addr_6 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_1_2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 55 'getelementptr' 'expanded_key_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%expanded_key_load_6 = load i8* %expanded_key_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 56 'load' 'expanded_key_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 57 [1/1] (1.91ns)   --->   "%sum_1_3 = add i8 7, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 57 'add' 'sum_1_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sum_1_3_cast = zext i8 %sum_1_3 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 58 'zext' 'sum_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%expanded_key_addr_7 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_1_3_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 59 'getelementptr' 'expanded_key_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%expanded_key_load_7 = load i8* %expanded_key_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 60 'load' 'expanded_key_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%expanded_key_load_6 = load i8* %expanded_key_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 61 'load' 'expanded_key_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%round_key_addr_6 = getelementptr [16 x i8]* %round_key, i64 0, i64 9" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 62 'getelementptr' 'round_key_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_6, i8* %round_key_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%expanded_key_load_7 = load i8* %expanded_key_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 64 'load' 'expanded_key_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%round_key_addr_7 = getelementptr [16 x i8]* %round_key, i64 0, i64 13" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 65 'getelementptr' 'round_key_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_7, i8* %round_key_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 67 [1/1] (1.91ns)   --->   "%sum_2 = add i8 8, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 67 'add' 'sum_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sum_2_cast = zext i8 %sum_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 68 'zext' 'sum_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%expanded_key_addr_8 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 69 'getelementptr' 'expanded_key_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%expanded_key_load_8 = load i8* %expanded_key_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 70 'load' 'expanded_key_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 71 [1/1] (1.91ns)   --->   "%sum_2_1 = add i8 9, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 71 'add' 'sum_2_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sum_2_1_cast = zext i8 %sum_2_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 72 'zext' 'sum_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%expanded_key_addr_9 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_2_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 73 'getelementptr' 'expanded_key_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%expanded_key_load_9 = load i8* %expanded_key_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 74 'load' 'expanded_key_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%expanded_key_load_8 = load i8* %expanded_key_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 75 'load' 'expanded_key_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%round_key_addr_8 = getelementptr [16 x i8]* %round_key, i64 0, i64 2" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 76 'getelementptr' 'round_key_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_8, i8* %round_key_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 78 [1/2] (3.25ns)   --->   "%expanded_key_load_9 = load i8* %expanded_key_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 78 'load' 'expanded_key_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%round_key_addr_9 = getelementptr [16 x i8]* %round_key, i64 0, i64 6" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 79 'getelementptr' 'round_key_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_9, i8* %round_key_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 81 [1/1] (1.91ns)   --->   "%sum_2_2 = add i8 10, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 81 'add' 'sum_2_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sum_2_2_cast = zext i8 %sum_2_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 82 'zext' 'sum_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%expanded_key_addr_10 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_2_2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 83 'getelementptr' 'expanded_key_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (3.25ns)   --->   "%expanded_key_load_10 = load i8* %expanded_key_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 84 'load' 'expanded_key_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 85 [1/1] (1.91ns)   --->   "%sum_2_3 = add i8 11, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 85 'add' 'sum_2_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%sum_2_3_cast = zext i8 %sum_2_3 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 86 'zext' 'sum_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%expanded_key_addr_11 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_2_3_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 87 'getelementptr' 'expanded_key_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%expanded_key_load_11 = load i8* %expanded_key_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 88 'load' 'expanded_key_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 89 [1/2] (3.25ns)   --->   "%expanded_key_load_10 = load i8* %expanded_key_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 89 'load' 'expanded_key_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%round_key_addr_10 = getelementptr [16 x i8]* %round_key, i64 0, i64 10" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 90 'getelementptr' 'round_key_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_10, i8* %round_key_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 91 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 92 [1/2] (3.25ns)   --->   "%expanded_key_load_11 = load i8* %expanded_key_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 92 'load' 'expanded_key_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%round_key_addr_11 = getelementptr [16 x i8]* %round_key, i64 0, i64 14" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 93 'getelementptr' 'round_key_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_11, i8* %round_key_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 95 [1/1] (1.91ns)   --->   "%sum_3 = add i8 12, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 95 'add' 'sum_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sum_3_cast = zext i8 %sum_3 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 96 'zext' 'sum_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%expanded_key_addr_12 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_3_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 97 'getelementptr' 'expanded_key_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%expanded_key_load_12 = load i8* %expanded_key_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 98 'load' 'expanded_key_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 99 [1/1] (1.91ns)   --->   "%sum_3_1 = add i8 13, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 99 'add' 'sum_3_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sum_3_1_cast = zext i8 %sum_3_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 100 'zext' 'sum_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%expanded_key_addr_13 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_3_1_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 101 'getelementptr' 'expanded_key_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (3.25ns)   --->   "%expanded_key_load_13 = load i8* %expanded_key_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 102 'load' 'expanded_key_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 103 [1/2] (3.25ns)   --->   "%expanded_key_load_12 = load i8* %expanded_key_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 103 'load' 'expanded_key_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%round_key_addr_12 = getelementptr [16 x i8]* %round_key, i64 0, i64 3" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 104 'getelementptr' 'round_key_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_12, i8* %round_key_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%expanded_key_load_13 = load i8* %expanded_key_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 106 'load' 'expanded_key_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%round_key_addr_13 = getelementptr [16 x i8]* %round_key, i64 0, i64 7" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 107 'getelementptr' 'round_key_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_13, i8* %round_key_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%sum_3_2 = add i8 14, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 109 'add' 'sum_3_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sum_3_2_cast = zext i8 %sum_3_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 110 'zext' 'sum_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%expanded_key_addr_14 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_3_2_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 111 'getelementptr' 'expanded_key_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [2/2] (3.25ns)   --->   "%expanded_key_load_14 = load i8* %expanded_key_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 112 'load' 'expanded_key_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 113 [1/1] (1.91ns)   --->   "%sum_3_3 = add i8 15, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 113 'add' 'sum_3_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sum_3_3_cast = zext i8 %sum_3_3 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 114 'zext' 'sum_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%expanded_key_addr_15 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %sum_3_3_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 115 'getelementptr' 'expanded_key_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [2/2] (3.25ns)   --->   "%expanded_key_load_15 = load i8* %expanded_key_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 116 'load' 'expanded_key_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 117 [1/2] (3.25ns)   --->   "%expanded_key_load_14 = load i8* %expanded_key_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 117 'load' 'expanded_key_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%round_key_addr_14 = getelementptr [16 x i8]* %round_key, i64 0, i64 11" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 118 'getelementptr' 'round_key_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_14, i8* %round_key_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 120 [1/2] (3.25ns)   --->   "%expanded_key_load_15 = load i8* %expanded_key_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 120 'load' 'expanded_key_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%round_key_addr_15 = getelementptr [16 x i8]* %round_key, i64 0, i64 15" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 121 'getelementptr' 'round_key_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (2.32ns)   --->   "store i8 %expanded_key_load_15, i8* %round_key_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:210]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:213]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	wire read on port 'expanded_key_offset' [4]  (0 ns)
	'add' operation ('sum_0_1', AES_HLS_ECE1155/src/aes_hw.cpp:210) [11]  (1.92 ns)
	'getelementptr' operation ('expanded_key_addr_1', AES_HLS_ECE1155/src/aes_hw.cpp:210) [13]  (0 ns)
	'load' operation ('expanded_key_load_1', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [14]  (3.25 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [7]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [9]  (2.32 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [20]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [22]  (2.32 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load_4', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [32]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load_4', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [34]  (2.32 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load_6', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [44]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load_6', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [46]  (2.32 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load_8', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [56]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load_8', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [58]  (2.32 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load_10', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [68]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load_10', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [70]  (2.32 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load_12', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [80]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load_12', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [82]  (2.32 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('expanded_key_load_14', AES_HLS_ECE1155/src/aes_hw.cpp:210) on array 'expanded_key' [92]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:210) of variable 'expanded_key_load_14', AES_HLS_ECE1155/src/aes_hw.cpp:210 on array 'round_key' [94]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
