#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar  7 22:55:55 2025
# Process ID: 53272
# Current directory: E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1
# Command line: vivado.exe -log soc_axi_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_axi_lite_top.tcl
# Log file: E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/soc_axi_lite_top.vds
# Journal file: E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1\vivado.jou
# Running On: Super-EvilLoong, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 10, Host memory: 16793 MB
#-----------------------------------------------------------
source soc_axi_lite_top.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 484.945 ; gain = 182.543
Command: synth_design -top soc_axi_lite_top -part xc7a200tfbg676-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1395.137 ; gain = 440.160
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'inst_csr_rstat_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:316]
WARNING: [Synth 8-6901] identifier 'inst_st_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:317]
WARNING: [Synth 8-6901] identifier 'inst_ld_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:318]
WARNING: [Synth 8-6901] identifier 'btb_lock_en' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v:163]
WARNING: [Synth 8-6901] identifier 'btb_lock_buffer' is used before its declaration [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v:163]
INFO: [Synth 8-11241] undeclared symbol 'ws_valid_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:620]
INFO: [Synth 8-11241] undeclared symbol 'cnt_inst_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:621]
INFO: [Synth 8-11241] undeclared symbol 'timer_64_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:622]
INFO: [Synth 8-11241] undeclared symbol 'inst_ld_en_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:623]
INFO: [Synth 8-11241] undeclared symbol 'ld_paddr_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:624]
INFO: [Synth 8-11241] undeclared symbol 'ld_vaddr_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:625]
INFO: [Synth 8-11241] undeclared symbol 'inst_st_en_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:626]
INFO: [Synth 8-11241] undeclared symbol 'st_paddr_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:627]
INFO: [Synth 8-11241] undeclared symbol 'st_vaddr_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:628]
INFO: [Synth 8-11241] undeclared symbol 'st_data_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:629]
INFO: [Synth 8-11241] undeclared symbol 'csr_rstat_en_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:630]
INFO: [Synth 8-11241] undeclared symbol 'csr_data_diff', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:631]
INFO: [Synth 8-11241] undeclared symbol 'csr_crmd_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:703]
INFO: [Synth 8-11241] undeclared symbol 'csr_prmd_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:704]
INFO: [Synth 8-11241] undeclared symbol 'csr_ectl_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:705]
INFO: [Synth 8-11241] undeclared symbol 'csr_estat_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:706]
INFO: [Synth 8-11241] undeclared symbol 'csr_era_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:707]
INFO: [Synth 8-11241] undeclared symbol 'csr_badv_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:708]
INFO: [Synth 8-11241] undeclared symbol 'csr_eentry_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:709]
INFO: [Synth 8-11241] undeclared symbol 'csr_tlbidx_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:710]
INFO: [Synth 8-11241] undeclared symbol 'csr_tlbehi_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:711]
INFO: [Synth 8-11241] undeclared symbol 'csr_tlbelo0_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:712]
INFO: [Synth 8-11241] undeclared symbol 'csr_tlbelo1_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:713]
INFO: [Synth 8-11241] undeclared symbol 'csr_asid_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:714]
INFO: [Synth 8-11241] undeclared symbol 'csr_save0_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:715]
INFO: [Synth 8-11241] undeclared symbol 'csr_save1_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:716]
INFO: [Synth 8-11241] undeclared symbol 'csr_save2_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:717]
INFO: [Synth 8-11241] undeclared symbol 'csr_save3_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:718]
INFO: [Synth 8-11241] undeclared symbol 'csr_tid_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:719]
INFO: [Synth 8-11241] undeclared symbol 'csr_tcfg_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:720]
INFO: [Synth 8-11241] undeclared symbol 'csr_tval_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:721]
INFO: [Synth 8-11241] undeclared symbol 'csr_ticlr_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:722]
INFO: [Synth 8-11241] undeclared symbol 'csr_llbctl_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:723]
INFO: [Synth 8-11241] undeclared symbol 'csr_tlbrentry_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:724]
INFO: [Synth 8-11241] undeclared symbol 'csr_dmw0_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:725]
INFO: [Synth 8-11241] undeclared symbol 'csr_dmw1_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:726]
INFO: [Synth 8-11241] undeclared symbol 'csr_pgdl_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:727]
INFO: [Synth 8-11241] undeclared symbol 'csr_pgdh_diff_0', assumed default net type 'wire' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:728]
INFO: [Synth 8-6157] synthesizing module 'soc_axi_lite_top' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:65]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rst_sync' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/rst_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rst_sync' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/rst_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'core_top' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:85]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:85]
INFO: [Synth 8-6157] synthesizing module 'decoder_4_16' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:26]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4_16' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:26]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:57]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:57]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'exe_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/exe_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'exe_stage' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/exe_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'div' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/div.v:2]
INFO: [Synth 8-6157] synthesizing module 'mul' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:120]
INFO: [Synth 8-6157] synthesizing module 'BoothInterBase' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:29]
INFO: [Synth 8-6157] synthesizing module 'BoothBase' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BoothBase' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:14]
INFO: [Synth 8-6157] synthesizing module 'YDecoder' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'YDecoder' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BoothInterBase' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:29]
INFO: [Synth 8-6157] synthesizing module 'WallaceTreeBase' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:77]
INFO: [Synth 8-6157] synthesizing module 'addr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:66]
INFO: [Synth 8-6155] done synthesizing module 'addr' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:66]
INFO: [Synth 8-6155] done synthesizing module 'WallaceTreeBase' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:77]
INFO: [Synth 8-6155] done synthesizing module 'mul' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:120]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mem_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mem_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/wb_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/wb_stage.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'ws_timer_64_diff' does not match port width (64) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:622]
WARNING: [Synth 8-689] width (1) of port connection 'ws_inst_ld_en_diff' does not match port width (8) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:623]
WARNING: [Synth 8-689] width (1) of port connection 'ws_ld_paddr_diff' does not match port width (32) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:624]
WARNING: [Synth 8-689] width (1) of port connection 'ws_ld_vaddr_diff' does not match port width (32) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:625]
WARNING: [Synth 8-689] width (1) of port connection 'ws_inst_st_en_diff' does not match port width (8) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:626]
WARNING: [Synth 8-689] width (1) of port connection 'ws_st_paddr_diff' does not match port width (32) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:627]
WARNING: [Synth 8-689] width (1) of port connection 'ws_st_vaddr_diff' does not match port width (32) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:628]
WARNING: [Synth 8-689] width (1) of port connection 'ws_st_data_diff' does not match port width (32) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:629]
WARNING: [Synth 8-689] width (1) of port connection 'ws_csr_data_diff' does not match port width (32) of module 'wb_stage' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:631]
INFO: [Synth 8-6157] synthesizing module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.v:4]
	Parameter TLBNUM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csr' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'csr_crmd_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:703]
WARNING: [Synth 8-689] width (1) of port connection 'csr_prmd_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:704]
WARNING: [Synth 8-689] width (1) of port connection 'csr_ectl_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:705]
WARNING: [Synth 8-689] width (1) of port connection 'csr_estat_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:706]
WARNING: [Synth 8-689] width (1) of port connection 'csr_era_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:707]
WARNING: [Synth 8-689] width (1) of port connection 'csr_badv_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:708]
WARNING: [Synth 8-689] width (1) of port connection 'csr_eentry_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:709]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tlbidx_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:710]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tlbehi_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:711]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tlbelo0_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:712]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tlbelo1_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:713]
WARNING: [Synth 8-689] width (1) of port connection 'csr_asid_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:714]
WARNING: [Synth 8-689] width (1) of port connection 'csr_save0_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:715]
WARNING: [Synth 8-689] width (1) of port connection 'csr_save1_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:716]
WARNING: [Synth 8-689] width (1) of port connection 'csr_save2_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:717]
WARNING: [Synth 8-689] width (1) of port connection 'csr_save3_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:718]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tid_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:719]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tcfg_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:720]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tval_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:721]
WARNING: [Synth 8-689] width (1) of port connection 'csr_ticlr_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:722]
WARNING: [Synth 8-689] width (1) of port connection 'csr_llbctl_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:723]
WARNING: [Synth 8-689] width (1) of port connection 'csr_tlbrentry_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:724]
WARNING: [Synth 8-689] width (1) of port connection 'csr_dmw0_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:725]
WARNING: [Synth 8-689] width (1) of port connection 'csr_dmw1_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:726]
WARNING: [Synth 8-689] width (1) of port connection 'csr_pgdl_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:727]
WARNING: [Synth 8-689] width (1) of port connection 'csr_pgdh_diff' does not match port width (32) of module 'csr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:728]
INFO: [Synth 8-6157] synthesizing module 'axi_bridge' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/axi_bridge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi_bridge' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/axi_bridge.v:1]
INFO: [Synth 8-6157] synthesizing module 'addr_trans' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/addr_trans.v:3]
	Parameter TLBNUM bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tlb_entry' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:1]
INFO: [Synth 8-6157] synthesizing module 'encoder_32_5' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:69]
INFO: [Synth 8-6157] synthesizing module 'encoder_16_4' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:38]
INFO: [Synth 8-6157] synthesizing module 'encoder_4_2' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'encoder_4_2' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:14]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16_4' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:38]
INFO: [Synth 8-6155] done synthesizing module 'encoder_32_5' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:69]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:135]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:136]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:139]
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:148]
INFO: [Synth 8-6155] done synthesizing module 'tlb_entry' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addr_trans' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/addr_trans.v:3]
INFO: [Synth 8-6157] synthesizing module 'icache' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_bank_sram' [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/data_bank_sram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_bank_sram' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/data_bank_sram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tagv_sram' [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/tagv_sram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tagv_sram' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/tagv_sram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'one_valid_n' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:100]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_valid_n' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:100]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/dcache.v:623]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/dcache.v:623]
INFO: [Synth 8-6155] done synthesizing module 'icache' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:1]
INFO: [Synth 8-6157] synthesizing module 'dcache' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/dcache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dcache' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/dcache.v:1]
INFO: [Synth 8-6157] synthesizing module 'btb' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/btb.v:1]
INFO: [Synth 8-6157] synthesizing module 'one_valid_32' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:147]
INFO: [Synth 8-6155] done synthesizing module 'one_valid_32' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:147]
INFO: [Synth 8-6157] synthesizing module 'one_valid_16' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:126]
INFO: [Synth 8-6155] done synthesizing module 'one_valid_16' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v:126]
INFO: [Synth 8-6155] done synthesizing module 'btb' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/btb.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:972]
INFO: [Synth 8-6157] synthesizing module 'perf_counter' [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/perf_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'perf_counter' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/perf_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'core_top' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'arlen' does not match port width (8) of module 'core_top' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:446]
WARNING: [Synth 8-689] width (4) of port connection 'awlen' does not match port width (8) of module 'core_top' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:464]
WARNING: [Synth 8-7071] port 'debug0_wb_inst' of module 'core_top' is unconnected for instance 'u_cpu' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:438]
WARNING: [Synth 8-7023] instance 'u_cpu' of module 'core_top' has 49 connections declared, but only 48 given [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:438]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter' [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_debug' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:43]
INFO: [Synth 8-226] default block is never used [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:156]
INFO: [Synth 8-226] default block is never used [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:272]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:449]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:465]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:487]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:500]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:516]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:535]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:555]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:580]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:599]
INFO: [Synth 8-6157] synthesizing module 'uart_debug_axi' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug_axi.v:2]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug_axi' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug_axi.v:2]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:43]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_2x3' [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/axi_crossbar_2x3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_2x3' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/axi_crossbar_2x3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap_ram' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/ram_wrap/axi_wrap_ram.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap_ram' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/ram_wrap/axi_wrap_ram.v:38]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/CONFREG/confreg.v:74]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/CONFREG/confreg.v:74]
WARNING: [Synth 8-7071] port 'num_data' of module 'confreg' is unconnected for instance 'u_confreg' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:851]
WARNING: [Synth 8-7023] instance 'u_confreg' of module 'confreg' has 50 connections declared, but only 49 given [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:851]
INFO: [Synth 8-6157] synthesizing module 'uart_wrap' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v:311]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v:19]
WARNING: [Synth 8-689] width (4) of port connection 'we_i' does not match port width (1) of module 'uart' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:64]
INFO: [Synth 8-6157] synthesizing module 'soc_axi_sram_bridge' [E:/projects_2024/Loong_Team/chiplab_try/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:5]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CPU_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_sram_bridge' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'm_arlen' does not match port width (4) of module 'soc_axi_sram_bridge' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:87]
WARNING: [Synth 8-689] width (8) of port connection 'm_awlen' does not match port width (4) of module 'soc_axi_sram_bridge' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:96]
INFO: [Synth 8-6155] done synthesizing module 'uart_wrap' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v:1]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_lite_top' (0#1) [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v:65]
WARNING: [Synth 8-6014] Unused sequential element csr_brk_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.v:744]
WARNING: [Synth 8-6014] Unused sequential element read_respond_state_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/axi_bridge.v:223]
WARNING: [Synth 8-6014] Unused sequential element s0_fetch_r_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:110]
WARNING: [Synth 8-6014] Unused sequential element s1_fetch_r_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v:116]
WARNING: [Synth 8-6014] Unused sequential element request_buffer_op_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:128]
WARNING: [Synth 8-6014] Unused sequential element request_buffer_wstrb_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:132]
WARNING: [Synth 8-6014] Unused sequential element request_buffer_wdata_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:133]
WARNING: [Synth 8-3848] Net wr_type in module/entity icache does not have driver. [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:33]
WARNING: [Synth 8-3848] Net wr_addr in module/entity icache does not have driver. [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:34]
WARNING: [Synth 8-3848] Net wr_wstrb in module/entity icache does not have driver. [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:35]
WARNING: [Synth 8-3848] Net wr_data in module/entity icache does not have driver. [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v:36]
WARNING: [Synth 8-7137] Register rx_data_reg[0] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[1] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[2] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[3] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[4] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[5] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[6] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[7] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[8] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[9] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[10] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[11] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[12] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[13] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[14] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[15] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[16] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[17] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[18] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[19] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[20] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[21] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[22] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[23] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[24] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[25] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[26] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[27] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[28] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[29] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[30] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[31] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[32] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[33] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[34] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[35] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[36] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[37] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[38] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[39] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[40] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[41] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[42] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[43] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[44] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[45] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[46] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[47] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[48] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[49] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[50] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[51] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[52] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[53] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[54] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[55] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[56] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[57] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[58] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[59] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[60] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[61] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[62] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[63] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[64] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[65] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[66] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[67] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[68] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[69] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[70] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[71] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[72] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[73] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[74] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[75] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[76] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[77] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[78] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[79] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[80] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[81] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[82] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[83] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[84] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[85] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[86] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[87] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[88] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[89] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[90] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[91] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[92] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[93] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[94] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[95] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[96] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[97] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[98] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
WARNING: [Synth 8-7137] Register rx_data_reg[99] in module uart_debug has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:468]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element pf_r2r_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/ram_wrap/axi_wrap_ram.v:108]
WARNING: [Synth 8-6014] Unused sequential element pf_b2b_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/ram_wrap/axi_wrap_ram.v:109]
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/CONFREG/confreg.v:193]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/CONFREG/confreg.v:194]
WARNING: [Synth 8-6014] Unused sequential element ram_r_a_data_arsize_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:162]
WARNING: [Synth 8-6014] Unused sequential element ram_w_a_data_awsize_reg was removed.  [E:/projects_2024/Loong_Team/chiplab_try/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:197]
WARNING: [Synth 8-7129] Port m_arcache[3] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arcache[2] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arcache[1] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arcache[0] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arlock[1] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arlock[0] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arprot[2] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arprot[1] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_arprot[0] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awcache[3] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awcache[2] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awcache[1] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awcache[0] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awlock[1] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awlock[0] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awprot[2] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awprot[1] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_awprot[0] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wid[3] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wid[2] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wid[1] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wid[0] in module soc_axi_sram_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[9] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr_i[8] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[9] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr_i[8] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[7] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[6] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[5] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[4] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[7] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[6] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[5] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[4] in module uart_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[7] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[6] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[5] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[4] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arburst[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arburst[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module confreg is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1669.156 ; gain = 714.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1669.156 ; gain = 714.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1669.156 ; gain = 714.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.477 . Memory (MB): peak = 1669.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_ram/gen/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Finished Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_ram/gen/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen/clk_pll/clk_pll_in_context.xdc] for cell 'fpga_pll.u_clk_pll'
Finished Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen/clk_pll/clk_pll_in_context.xdc] for cell 'fpga_pll.u_clk_pll'
Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/axi_crossbar_2x3/axi_crossbar_2x3_in_context.xdc] for cell 'u_axi_crossbar_2x3'
Finished Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/axi_crossbar_2x3/axi_crossbar_2x3_in_context.xdc] for cell 'u_axi_crossbar_2x3'
Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/axi_clock_converter/axi_clock_converter_in_context.xdc] for cell 'u_axi_clock_sync'
Finished Parsing XDC File [e:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/axi_clock_converter/axi_clock_converter_in_context.xdc] for cell 'u_axi_clock_sync'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/icache/tagv_ram_way[0].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/icache/tagv_ram_way[0].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/icache/tagv_ram_way[1].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/icache/tagv_ram_way[1].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/dcache/tagv_ram_way[0].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/dcache/tagv_ram_way[0].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/dcache/tagv_ram_way[1].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/tagv_sram/tagv_sram/tagv_sram_in_context.xdc] for cell 'u_cpu/dcache/tagv_ram_way[1].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[0].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[0].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[1].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[1].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[2].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[2].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[3].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[0].data_ram_bank[3].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[0].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[0].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[1].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[1].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[2].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[2].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[3].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/icache/data_ram_way[1].data_ram_bank[3].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[0].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[0].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[1].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[1].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[2].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[2].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[3].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[0].data_ram_bank[3].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[0].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[0].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[1].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[1].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[2].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[2].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[3].u'
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-53272-Super-EvilLoong/data_bank_sram/data_bank_sram/data_bank_sram_in_context.xdc] for cell 'u_cpu/dcache/data_ram_way[1].data_ram_bank[3].u'
Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/constraints/soc_lite.xdc]
WARNING: [Vivado 12-508] No pins matched 'fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1'. [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/constraints/soc_lite.xdc:97]
WARNING: [Vivado 12-508] No pins matched 'fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0'. [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/constraints/soc_lite.xdc:98]
Finished Parsing XDC File [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/constraints/soc_lite.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/constraints/soc_lite.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/constraints/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1774.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1774.812 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_clock_sync' at clock pin 'm_axi_aclk' is different from the actual clock period '9.836', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_crossbar_2x3' at clock pin 'aclk' is different from the actual clock period '9.836', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_axi_ram/ram' at clock pin 's_aclk' is different from the actual clock period '9.836', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1777.035 ; gain = 822.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1777.035 ; gain = 822.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_ram/ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \fpga_pll.u_clk_pll . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_crossbar_2x3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_clock_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\tagv_ram_way[0].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\tagv_ram_way[0].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\tagv_ram_way[1].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\tagv_ram_way[1].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[0].data_ram_bank[0].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[0].data_ram_bank[0].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[0].data_ram_bank[1].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[0].data_ram_bank[1].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[0].data_ram_bank[2].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[0].data_ram_bank[2].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[0].data_ram_bank[3].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[0].data_ram_bank[3].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[1].data_ram_bank[0].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[1].data_ram_bank[0].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[1].data_ram_bank[1].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[1].data_ram_bank[1].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[1].data_ram_bank[2].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[1].data_ram_bank[2].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/icache/\data_ram_way[1].data_ram_bank[3].u . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/dcache/\data_ram_way[1].data_ram_bank[3].u . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1777.035 ; gain = 822.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'br_target_inst_req_state_reg' in module 'if_stage'
WARNING: [Synth 8-3936] Found unconnected internal register 'SecStageCarry_reg' and it is trimmed from '17' to '16' bits. [E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v:158]
INFO: [Synth 8-802] inferred FSM for state register 'write_requst_state_reg' in module 'axi_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'icache'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_debug_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_debug'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
br_target_inst_req_empty |                              001 |                              001
br_target_inst_req_wait_slot |                              010 |                              010
br_target_inst_req_wait_br_target |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'br_target_inst_req_state_reg' in module 'if_stage'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     write_request_empty |                             0001 |                              000
         write_data_wait |                             0010 |                              101
    write_data_transform |                             0100 |                              100
            write_wait_b |                             1000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_requst_state_reg' using encoding 'one-hot' in module 'axi_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               main_idle |                            00001 |                            00001
             main_lookup |                            00010 |                            00010
            main_replace |                            01000 |                            01000
             main_refill |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'main_state_reg' in module 'icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                           000001 |                              000
            S_STORE_ADDR |                           000010 |                              001
            S_STORE_DATA |                           000100 |                              010
             S_STORE_RES |                           001000 |                              011
             S_LOAD_ADDR |                           010000 |                              100
             S_LOAD_DATA |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_debug_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                 0000000000000001 |                             0000
        S_INIT_UART_CTRL |                 0000000000000010 |                             0001
        S_INIT_UART_BAUD |                 0000000000000100 |                             0010
      S_REC_FIRST_PACKET |                 0000000000001000 |                             0111
S_CLEAR_UART_RX_OVER_FLAG |                 0000000000010000 |                             0011
             S_WAIT_BYTE |                 0000000000100000 |                             0100
            S_WAIT_BYTE2 |                 0000000001000000 |                             0101
              S_GET_BYTE |                 0000000010000000 |                             0110
             S_CRC_START |                 0000000100000000 |                             1011
              S_CRC_CALC |                 0000001000000000 |                             1100
               S_CRC_END |                 0000010000000000 |                             1101
             S_WRITE_MEM |                 0000100000000000 |                             1110
              S_SEND_ACK |                 0001000000000000 |                             1001
            S_CORE_RESET |                 0010000000000000 |                             1111
              S_SEND_NAK |                 0100000000000000 |                             1010
     S_REC_REMAIN_PACKET |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_debug'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v:158]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1777.035 ; gain = 822.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 12    
	   2 Input   30 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	              493 Bit    Registers := 1     
	              425 Bit    Registers := 1     
	              350 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	              109 Bit    Registers := 1     
	               64 Bit    Registers := 18    
	               45 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 79    
	               30 Bit    Registers := 48    
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 34    
	               16 Bit    Registers := 8     
	               10 Bit    Registers := 34    
	                8 Bit    Registers := 149   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 43    
	                1 Bit    Registers := 152   
+---RAMs : 
	              960 Bit	(32 X 30 bit)          RAMs := 1     
	              240 Bit	(8 X 30 bit)          RAMs := 1     
+---Muxes : 
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 3     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 114   
	   3 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 6     
	   6 Input   32 Bit        Muxes := 3     
	  16 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 3     
	   3 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 4     
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 7     
	   2 Input   19 Bit        Muxes := 7     
	   2 Input   16 Bit        Muxes := 38    
	   3 Input   16 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 22    
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 13    
	   2 Input    5 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 22    
	   5 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 22    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   5 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 780   
	   4 Input    1 Bit        Muxes := 153   
	   5 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 9     
	  16 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[15]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[14]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[13]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[12]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[11]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[10]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[9]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[8]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[7]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[6]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[5]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[4]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[3]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[2]) is unused and will be removed from module uart_debug.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[1]) is unused and will be removed from module uart_debug.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:03:54 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+----------------------+-----------+----------------------+----------------+
|Module Name                   | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------+----------------------+-----------+----------------------+----------------+
|u_cpui_1/id_stage             | u_regfile/rf_reg     | Implied   | 32 x 32              | RAM32M x 12    | 
|u_cpui_1/addr_trans/tlb_entry | tlb_ppn0_reg         | Implied   | 32 x 20              | RAM32M x 12    | 
|u_cpui_1/addr_trans/tlb_entry | tlb_ppn1_reg         | Implied   | 32 x 20              | RAM32M x 12    | 
|u_cpui_1/addr_trans/tlb_entry | tlb_v0_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_v1_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_d0_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_d1_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_mat0_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_mat1_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_plv0_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_plv1_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|soc_axi_lite_top              | dcache/way_d_reg_reg | Implied   | 256 x 2              | RAM128X1D x 8  | 
|u_cpui_2/btb                  | btb_target_reg       | Implied   | 32 x 30              | RAM32M x 15    | 
|u_cpui_2/btb                  | ras_reg              | Implied   | 8 x 30               | RAM32M x 5     | 
+------------------------------+----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:50 ; elapsed = 00:04:04 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:59 ; elapsed = 00:04:13 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------+----------------------+-----------+----------------------+----------------+
|Module Name                   | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------+----------------------+-----------+----------------------+----------------+
|u_cpui_1/id_stage             | u_regfile/rf_reg     | Implied   | 32 x 32              | RAM32M x 12    | 
|u_cpui_1/addr_trans/tlb_entry | tlb_ppn0_reg         | Implied   | 32 x 20              | RAM32M x 12    | 
|u_cpui_1/addr_trans/tlb_entry | tlb_ppn1_reg         | Implied   | 32 x 20              | RAM32M x 12    | 
|u_cpui_1/addr_trans/tlb_entry | tlb_v0_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_v1_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_d0_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_d1_reg           | Implied   | 32 x 1               | RAM32X1D x 3   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_mat0_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_mat1_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_plv0_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|u_cpui_1/addr_trans/tlb_entry | tlb_plv1_reg         | Implied   | 32 x 2               | RAM32X1D x 6   | 
|soc_axi_lite_top              | dcache/way_d_reg_reg | Implied   | 256 x 2              | RAM128X1D x 8  | 
|u_cpui_2/btb                  | btb_target_reg       | Implied   | 32 x 30              | RAM32M x 15    | 
|u_cpui_2/btb                  | ras_reg              | Implied   | 8 x 30               | RAM32M x 5     | 
+------------------------------+----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:13 ; elapsed = 00:04:27 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:20 ; elapsed = 00:04:35 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:20 ; elapsed = 00:04:35 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:21 ; elapsed = 00:04:36 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:21 ; elapsed = 00:04:36 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:21 ; elapsed = 00:04:36 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:21 ; elapsed = 00:04:36 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_pll             |         1|
|2     |axi_clock_converter |         1|
|3     |axi_crossbar_2x3    |         1|
|4     |axi_ram             |         1|
|5     |data_bank_sram      |        16|
|6     |tagv_sram           |         4|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |axi_clock_converter |     1|
|2     |axi_crossbar_2x3    |     1|
|3     |axi_ram             |     1|
|4     |clk_pll             |     1|
|5     |data_bank_sram      |    16|
|21    |tagv_sram           |     4|
|25    |CARRY4              |   771|
|26    |LUT1                |   199|
|27    |LUT2                |   784|
|28    |LUT3                |  1572|
|29    |LUT4                |  1213|
|30    |LUT5                |  2206|
|31    |LUT6                |  6160|
|32    |MUXF7               |   594|
|33    |MUXF8               |   245|
|34    |RAM128X1D           |     8|
|35    |RAM32M              |    51|
|36    |RAM32X1D            |    38|
|37    |FDCE                |   251|
|38    |FDPE                |     2|
|39    |FDRE                |  8043|
|40    |FDSE                |   331|
|41    |LD                  |     1|
|42    |IBUF                |    17|
|43    |OBUF                |    40|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:21 ; elapsed = 00:04:36 . Memory (MB): peak = 1994.688 ; gain = 1039.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:56 ; elapsed = 00:04:21 . Memory (MB): peak = 1994.688 ; gain = 931.832
Synthesis Optimization Complete : Time (s): cpu = 00:04:22 ; elapsed = 00:04:37 . Memory (MB): peak = 1994.688 ; gain = 1039.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1994.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1708 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1994.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  LD => LDCE: 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 51 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 38 instances

Synth Design complete | Checksum: 9cb12654
INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 295 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:33 ; elapsed = 00:04:58 . Memory (MB): peak = 1994.688 ; gain = 1497.273
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1994.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.runs/synth_1/soc_axi_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_axi_lite_top_utilization_synth.rpt -pb soc_axi_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 23:01:19 2025...
