Classic Timing Analyzer report for TA2_2
Sun Dec 11 20:22:57 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                               ; To                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.113 ns                         ; Start                                                              ; UA:inst2|inst3                                                          ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.046 ns                         ; UA:inst2|inst3                                                     ; Done                                                                    ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.777 ns                         ; Ain[0]                                                             ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]      ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 112.89 MHz ( period = 8.858 ns ) ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2] ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                    ;                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                            ; To                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 112.89 MHz ( period = 8.858 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; 113.33 MHz ( period = 8.824 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 114.23 MHz ( period = 8.754 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; 114.34 MHz ( period = 8.746 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; 114.52 MHz ( period = 8.732 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; 115.15 MHz ( period = 8.684 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; 115.26 MHz ( period = 8.676 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; 116.82 MHz ( period = 8.560 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; 116.85 MHz ( period = 8.558 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 116.96 MHz ( period = 8.550 ns )               ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.677 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 418.24 MHz ( period = 2.391 ns )               ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 419.64 MHz ( period = 2.383 ns )               ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; 419.64 MHz ( period = 2.383 ns )               ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; 419.64 MHz ( period = 2.383 ns )               ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; 432.71 MHz ( period = 2.311 ns )               ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; 446.83 MHz ( period = 2.238 ns )               ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; 473.48 MHz ( period = 2.112 ns )               ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; UA:inst2|inst3                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst3                                                                                  ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; OA:inst|lpm_counter0:inst12|lpm_counter:lpm_counter_component|cntr_ggj:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UA:inst2|inst2                                                                                  ; UA:inst2|inst2                                                                                  ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.420 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                              ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                       ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.113 ns   ; Start  ; UA:inst2|inst3                                                           ; Clock    ;
; N/A   ; None         ; 3.793 ns   ; Bin[3] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.538 ns   ; Bin[2] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.453 ns   ; Bin[0] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.201 ns   ; Bin[1] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 0.348 ns   ; Ain[1] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]       ; Clock    ;
; N/A   ; None         ; 0.267 ns   ; Ain[3] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]       ; Clock    ;
; N/A   ; None         ; -0.020 ns  ; Ain[0] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]       ; Clock    ;
; N/A   ; None         ; -0.112 ns  ; Ain[2] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]       ; Clock    ;
+-------+--------------+------------+--------+--------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                     ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 8.046 ns   ; UA:inst2|inst3                                                           ; Done     ; Clock      ;
; N/A   ; None         ; 8.034 ns   ; UA:inst2|inst2                                                           ; Done     ; Clock      ;
; N/A   ; None         ; 6.706 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; P_low[3] ; Clock      ;
; N/A   ; None         ; 6.491 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; P_low[2] ; Clock      ;
; N/A   ; None         ; 6.351 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; P_low[0] ; Clock      ;
; N/A   ; None         ; 6.328 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; P_hi[3]  ; Clock      ;
; N/A   ; None         ; 6.112 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; P_hi[0]  ; Clock      ;
; N/A   ; None         ; 6.112 ns   ; OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; P_low[1] ; Clock      ;
; N/A   ; None         ; 6.009 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; P_hi[2]  ; Clock      ;
; N/A   ; None         ; 5.975 ns   ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; P_hi[1]  ; Clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                     ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                       ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.777 ns  ; Ain[0] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]       ; Clock    ;
; N/A           ; None        ; 0.768 ns  ; Ain[2] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]       ; Clock    ;
; N/A           ; None        ; 0.523 ns  ; Ain[3] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]       ; Clock    ;
; N/A           ; None        ; 0.424 ns  ; Ain[1] ; OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]       ; Clock    ;
; N/A           ; None        ; -2.962 ns ; Bin[1] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.214 ns ; Bin[0] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.299 ns ; Bin[2] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.554 ns ; Bin[3] ; OA:inst|lpm_shiftreg1:inst10|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.874 ns ; Start  ; UA:inst2|inst3                                                           ; Clock    ;
+---------------+-------------+-----------+--------+--------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 11 20:22:57 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA2_2 -c TA2_2 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]" as buffer
    Info: Detected ripple clock "UA:inst2|inst3" as buffer
    Info: Detected ripple clock "UA:inst2|inst2" as buffer
Info: Clock "Clock" has Internal fmax of 112.89 MHz between source register "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]" and destination register "OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" (period= 8.858 ns)
    Info: + Longest register to register delay is 0.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 2; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]'
        Info: 2: + IC(0.301 ns) + CELL(0.309 ns) = 0.610 ns; Loc. = LCCOMB_X10_Y8_N20; Fanout = 1; COMB Node = 'OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.735 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 1; COMB Node = 'OA:inst|lpm_add_sub0:inst11|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13'
        Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.832 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 3; REG Node = 'OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 0.531 ns ( 63.82 % )
        Info: Total interconnect delay = 0.301 ns ( 36.18 % )
    Info: - Smallest clock skew is -3.507 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X10_Y8_N23; Fanout = 3; REG Node = 'OA:inst|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 1.472 ns ( 59.33 % )
            Info: Total interconnect delay = 1.009 ns ( 40.67 % )
        Info: - Longest clock path from clock "Clock" to source register is 5.988 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
            Info: 2: + IC(1.083 ns) + CELL(0.712 ns) = 2.649 ns; Loc. = LCFF_X10_Y8_N13; Fanout = 13; REG Node = 'UA:inst2|inst2'
            Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 3.094 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]'
            Info: 4: + IC(1.930 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl'
            Info: 5: + IC(0.911 ns) + CELL(0.053 ns) = 5.988 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 2; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 1.844 ns ( 30.79 % )
            Info: Total interconnect delay = 4.144 ns ( 69.21 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "UA:inst2|inst3" (data pin = "Start", clock pin = "Clock") is 4.113 ns
    Info: + Longest pin to register delay is 6.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 1; PIN Node = 'Start'
        Info: 2: + IC(4.946 ns) + CELL(0.234 ns) = 5.989 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 1; COMB Node = 'UA:inst2|inst10~0'
        Info: 3: + IC(0.209 ns) + CELL(0.225 ns) = 6.423 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 1; COMB Node = 'UA:inst2|inst3~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.578 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2|inst3'
        Info: Total cell delay = 1.423 ns ( 21.63 % )
        Info: Total interconnect delay = 5.155 ns ( 78.37 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.555 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(1.083 ns) + CELL(0.618 ns) = 2.555 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2|inst3'
        Info: Total cell delay = 1.472 ns ( 57.61 % )
        Info: Total interconnect delay = 1.083 ns ( 42.39 % )
Info: tco from clock "Clock" to destination pin "Done" through register "UA:inst2|inst3" is 8.046 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.555 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(1.083 ns) + CELL(0.618 ns) = 2.555 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2|inst3'
        Info: Total cell delay = 1.472 ns ( 57.61 % )
        Info: Total interconnect delay = 1.083 ns ( 42.39 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N27; Fanout = 16; REG Node = 'UA:inst2|inst3'
        Info: 2: + IC(1.459 ns) + CELL(0.228 ns) = 1.687 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UA:inst2|inst15'
        Info: 3: + IC(1.712 ns) + CELL(1.998 ns) = 5.397 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Done'
        Info: Total cell delay = 2.226 ns ( 41.25 % )
        Info: Total interconnect delay = 3.171 ns ( 58.75 % )
Info: th for register "OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]" (data pin = "Ain[0]", clock pin = "Clock") is 0.777 ns
    Info: + Longest clock path from clock "Clock" to destination register is 5.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'Clock'
        Info: 2: + IC(1.083 ns) + CELL(0.712 ns) = 2.649 ns; Loc. = LCFF_X10_Y8_N13; Fanout = 13; REG Node = 'UA:inst2|inst2'
        Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 3.094 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]'
        Info: 4: + IC(1.930 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'UA:inst2|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]~clkctrl'
        Info: 5: + IC(0.913 ns) + CELL(0.053 ns) = 5.990 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.844 ns ( 30.78 % )
        Info: Total interconnect delay = 4.146 ns ( 69.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.213 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; PIN Node = 'Ain[0]'
        Info: 2: + IC(4.128 ns) + CELL(0.228 ns) = 5.213 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; REG Node = 'OA:inst|lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.085 ns ( 20.81 % )
        Info: Total interconnect delay = 4.128 ns ( 79.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sun Dec 11 20:22:57 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


