[2025-09-17 03:56:15] START suite=qualcomm_srv trace=srv672_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv672_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2573457 heartbeat IPC: 3.886 cumulative IPC: 3.886 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4998409 heartbeat IPC: 4.124 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4998409 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4998409 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13230924 heartbeat IPC: 1.215 cumulative IPC: 1.215 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21510136 heartbeat IPC: 1.208 cumulative IPC: 1.211 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29697865 heartbeat IPC: 1.221 cumulative IPC: 1.215 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37925012 heartbeat IPC: 1.215 cumulative IPC: 1.215 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 46141416 heartbeat IPC: 1.217 cumulative IPC: 1.215 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 54370238 heartbeat IPC: 1.215 cumulative IPC: 1.215 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv672_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 62645858 heartbeat IPC: 1.208 cumulative IPC: 1.214 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 70945980 heartbeat IPC: 1.205 cumulative IPC: 1.213 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 79230460 heartbeat IPC: 1.207 cumulative IPC: 1.212 (Simulation time: 00 hr 11 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82518631 cumulative IPC: 1.212 (Simulation time: 00 hr 12 min 00 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82518631 cumulative IPC: 1.212 (Simulation time: 00 hr 12 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv672_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.212 instructions: 100000000 cycles: 82518631
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.14 Average ROB Occupancy at Mispredict: 29.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08564
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.31
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.5437
BRANCH_RETURN: 0.4052


====Backend Stall Breakdown====
ROB_STALL: 28019
LQ_STALL: 0
SQ_STALL: 58444


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 363
REPLAY_LOAD: 309.5
NON_REPLAY_LOAD: 6.122509

== Total ==
ADDR_TRANS: 363
REPLAY_LOAD: 619
NON_REPLAY_LOAD: 27037

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 4416

cpu0->cpu0_STLB TOTAL        ACCESS:    2116010 HIT:    2115267 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2116010 HIT:    2115267 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 137.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9440156 HIT:    8752192 MISS:     687964 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7714335 HIT:    7119871 MISS:     594464 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579481 HIT:     498980 MISS:      80501 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145003 HIT:    1132870 MISS:      12133 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1337 HIT:        471 MISS:        866 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15856046 HIT:    7771513 MISS:    8084533 MSHR_MERGE:    1997537
cpu0->cpu0_L1I LOAD         ACCESS:   15856046 HIT:    7771513 MISS:    8084533 MSHR_MERGE:    1997537
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30519668 HIT:   26652385 MISS:    3867283 MSHR_MERGE:    1659124
cpu0->cpu0_L1D LOAD         ACCESS:   16651490 HIT:   14552804 MISS:    2098686 MSHR_MERGE:     471347
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13866677 HIT:   12099438 MISS:    1767239 MSHR_MERGE:    1187756
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1501 HIT:        143 MISS:       1358 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13009095 HIT:   10718182 MISS:    2290913 MSHR_MERGE:    1163049
cpu0->cpu0_ITLB LOAD         ACCESS:   13009095 HIT:   10718182 MISS:    2290913 MSHR_MERGE:    1163049
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29023716 HIT:   27717342 MISS:    1306374 MSHR_MERGE:     318228
cpu0->cpu0_DTLB LOAD         ACCESS:   29023716 HIT:   27717342 MISS:    1306374 MSHR_MERGE:     318228
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.1 cycles
cpu0->LLC TOTAL        ACCESS:     802380 HIT:     792120 MISS:      10260 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     594464 HIT:     584522 MISS:       9942 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      80501 HIT:      80462 MISS:         39 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     126549 HIT:     126547 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        866 HIT:        589 MISS:        277 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         76
  ROW_BUFFER_MISS:      10182
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6877

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544537       540245        49573          691
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           60           59           35
  STLB miss resolved @ L2C                0           55          258          230           25
  STLB miss resolved @ LLC                0           43          215          360           55
  STLB miss resolved @ MEM                0            1           80          129          141

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195813        49030      1567880       105340           20
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            3            7
  STLB miss resolved @ L2C                0            0            1            5            0
  STLB miss resolved @ LLC                0            5           21           25           11
  STLB miss resolved @ MEM                0            0           17           28           19
[2025-09-17 04:08:16] END   suite=qualcomm_srv trace=srv672_ap (rc=0)
