
AVRASM ver. 2.2.8  C:\Users\lefaj\Documents\Atmel Studio\7.0\proyecto_1\Proyecto_1\proyecto_1\main.asm Thu Mar 14 12:21:04 2024

[builtin](2): Including file 'D:/microchip_studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\lefaj\Documents\Atmel Studio\7.0\proyecto_1\Proyecto_1\proyecto_1\main.asm(11): Including file 'D:/microchip_studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'D:/microchip_studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\lefaj\Documents\Atmel Studio\7.0\proyecto_1\Proyecto_1\proyecto_1\main.asm(11): Including file 'D:/microchip_studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 //*******************************************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 //ENCABEZADO
                                 //*******************************************************************
                                 // UNIVERSIDAD DEL VALLE DE GUATEMALA
                                 // PROGRAMACIN DE MICROCONTROLADORES
                                 // PRE-LABORATORIO 3
                                 // AUTOR: LEFAJ, NATHALIE FAJARDO
                                 //CREADO: 3/2/2024 10:18:35 PM
                                 //*******************************************************************
                                 //LIBRERA
                                 .INCLUDE "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg
                                 //*******************************************************************
                                 //INTERRUPCIONES
                                 //*******************************************************************
                                 .org 0x00
000000 940c 0026                 	JMP MAIN			//Vector reset
                                 .org 0x08				//Vector interrupion puerto c (entrada de los botones)
000008 940c 01b1                 	JMP ISR_PCINT1
                                 .org 0x0020 //interrupcin timer0
000020 940c 0117                 	JMP ISR_TIMER
                                 ;.org 0x0012 //interrupcin timer0
                                 ;	JMP ISR_TIMER2
                                 //*******************************************************************
                                 //CONTADORES
                                 //*******************************************************************
                                 ;.DEF al_flag=R14; no se puede utilizar
                                 ;fecha evaluarla en el registro 15
                                 ;registro 16 y 17 para usarlos como variables fciles
                                 .DEF uni_conf=R14
                                 .DEF dec_conf=R15
                                 .DEF modo_btn=R18
                                 .DEF counter=R19
                                 .DEF segundos=R20
                                 .DEF count_unidades=R21
                                 .DEF count_decenas=R22
                                 ;registro 24 nico para mostrar valores
                                 .DEF dia=R25
                                 .DEF mes=R23
                                 .DEF mes_config=R10
                                 .DEF dia_config=R11
                                 .DEF alarma_uni=R12
                                 .DEF alarma_dec=R13
                                 
                                 //*******************************************************************
                                 //STACK
                                 //*******************************************************************
000022 ef0f                      LDI R16, LOW(RAMEND)
000023 bf0d                      OUT SPL,R16
000024 e018                      LDI R17,HIGH (RAMEND)
000025 bf1e                      OUT SPH, R17
                                 //*******************************************************************
                                 //CONFIGURACION
                                 //*******************************************************************
                                 MAIN:
000026 ef0f                      	LDI R16, LOW(RAMEND)
000027 bf0d                      	OUT SPL,R16
000028 e018                      	LDI R17,HIGH(RAMEND)
000029 bf1e                      	OUT SPH,R17
                                 
00002a e0f7                      	LDI ZH, HIGH(TABLA7SEG<<1)
00002b e6e6                      	LDI ZL, LOW(TABLA7SEG<<1)
00002c 9104                      	LPM R16,Z
                                 
                                 SETUP:
                                 	
00002d e200                      	LDI R16, 0b0010_0000//cambiar esto despus de la prueba
00002e b907                      	OUT DDRC, R16 //Set PINES C segpun esquema de entradas y salidas
                                 
00002f e70f                      	LDI R16, 0b0111_1111//Configura el puerto D (7seg) como salida
000030 b90a                      	OUT DDRD,R16
                                 
000031 e10f                      	LDI R16, 0b0001_1111
000032 b904                      	OUT DDRB, R16 //Configura el puerto B como salida segun esquema
                                 
000033 e10f                      	LDI R16, 0b0001_1111 //coloca la mscara a pines del puerto c con botn
000034 9300 006c                 	STS PCMSK1, R16	
                                 
000036 e002                      	LDI R16,0b0000_0010//pines de evaluacin de interrupcin (PORTC)
000037 9300 0068                 	STS PCICR,R16
                                 
                                 
                                 	//TIMER0
                                 	
000039 e005                      	LDI R16, 0b0000_0101//preescaler de 1024
00003a bd05                      	OUT TCCR0B,R16
                                 
00003b eb02                      	LDI R16,178
00003c bd06                      	OUT TCNT0,R16
                                 
00003d e001                      	LDI R16,0b0000_0001
00003e 9300 006e                 	STS TIMSK0,R16
                                 
                                 	//TIMER2
                                 	/*
                                 	LDI R16, 0b0000_0111//preescaler de 1024
                                 	OUT TCCR2B,R16
                                 
                                 	LDI R16,217
                                 	OUT TCNT2,R16
                                 
                                 	LDI R16,0b0000_0001
                                 	STS TIMSK2,R16*/
                                 
                                 
                                 	//PINES RX0 y RX1
000040 e000                      	LDI R16,0
000041 9300 00c1                 	STS UCSR0B,R16
                                 
000043 940e 0112                 	CALL delayT0
                                 	;CALL delayT2
                                 
000045 9478                      	SEI //habilitamos interrupcoines
                                 
                                 	;CLR count_state
                                 	;CLR count_al_mode
000046 2755                      	CLR count_unidades
000047 2766                      	CLR count_decenas
000048 2733                      	CLR counter
000049 2744                      	CLR segundos
00004a 24ee                      	CLR uni_conf ;contador para cambiar displays
00004b 24ff                      	CLR dec_conf
00004c 2722                      	CLR modo_btn
00004d 24aa                      	CLR mes_config
00004e 24bb                      	CLR dia_config
00004f 24cc                      	CLR alarma_uni
000050 24dd                      	CLR alarma_dec
000051 e091                      	LDI dia,0b000_0001
000052 e071                      	LDI mes,0b000_0001
                                 
                                 
                                 LOOP:
                                 	//enciende el display que tiene que mostrar y deja que los valores se muestren a tiempo completo
000053 fcd7                      	SBRC alarma_dec,7
000054 940c 005d                 	JMP alarma_activada
000056 fd24                      	SBRC modo_btn,4
000057 940c 0080                 	JMP ESTADOx1
000059 940c 00be                 	JMP ESTADOx0
00005b 940c 0053                 	JMP LOOP
                                 alarma_activada:
00005d 2f05                      	MOV R16,count_unidades
00005e 2d1c                      	MOV R17,alarma_uni
00005f 1b01                      	SUB R16,R17
000060 3000                      	CPI R16,0b0000_0000
000061 f414                      	BRGE evaluar_hora_al
000062 940c 0053                 	JMP LOOP
                                 
                                 evaluar_hora_al:
000064 2f06                      	MOV R16,count_decenas
000065 2d1d                      	MOV R17,alarma_dec
000066 1b01                      	SUB R16,R17
000067 3000                      	CPI R16,0b0000_0000
000068 f414                      	BRGE prender_buzz
000069 940c 0053                 	JMP LOOP
                                 
                                 prender_buzz:
00006b 9a2c                      	SBI PORTB,PB4
00006c cfe6                      	RJMP LOOP
                                 
                                 ALARMA:
00006d 9a2c                      	SBI PORTB,PB4
00006e e00f                      	LDI R16,0b0000_1111
00006f 210c                      	AND R16,alarma_uni
000070 2e00                      	MOV R0,R16; primer display
                                 
000071 e00f                      	LDI R16,0b0000_1111
000072 210d                      	AND R16,alarma_dec
000073 2e10                      	MOV R1,R16;segundo display
                                 
000074 ef00                      	LDI R16,0b1111_0000
000075 210c                      	AND R16,alarma_uni
000076 9502                      	SWAP R16
000077 2e20                      	MOV R2,R16;tercer diplay
                                 
000078 ef00                      	LDI R16,0b1111_0000
000079 210d                      	AND R16,alarma_dec
00007a 9502                      	SWAP R16
00007b 2e30                      	MOV R3,R16 ;cuarto display
00007c 940e 00d7                 	CALL display
00007e 940c 0053                 	JMP LOOP
                                 ESTADOx1:
000080 fd25                      	SBRC modo_btn,5
000081 940c 0096                 	JMP ESTADO11 //en este estado se congigura la fecha
                                 	//realiza el estado 01-->configurar hora
000083 9a2c                      	SBI PORTB,PB4
000084 e00f                      	LDI R16,0b0000_1111
000085 210e                      	AND R16,uni_conf
000086 2e00                      	MOV R0,R16; primer display
                                 
000087 e00f                      	LDI R16,0b0000_1111
000088 210f                      	AND R16,dec_conf
000089 2e10                      	MOV R1,R16;segundo display
                                 
00008a ef00                      	LDI R16,0b1111_0000
00008b 210e                      	AND R16,uni_conf
00008c 9502                      	SWAP R16
00008d 2e20                      	MOV R2,R16;tercer diplay
                                 
00008e ef00                      	LDI R16,0b1111_0000
00008f 210f                      	AND R16,dec_conf
000090 9502                      	SWAP R16
000091 2e30                      	MOV R3,R16 ;cuarto display
000092 940e 00d7                 	CALL display
000094 940c 0053                 	JMP LOOP
                                 ESTADO11: 
                                 	//configura fecha
000096 b103                      	IN R16,PINB
000097 6100                      	ORI R16,0b0001_0000
000098 b905                      	OUT PORTB,R16
                                 
000099 e00f                      	LDI R16,0b0000_1111
00009a 210b                      	AND R16,dia_config
00009b 2e00                      	MOV R0,R16; primer display
                                 
00009c ef00                      	LDI R16,0b1111_0000
00009d 210b                      	AND R16,dia_config
00009e 9502                      	SWAP R16
00009f 2e10                      	MOV R1,R16;segundo display
                                 
0000a0 e00f                      	LDI R16,0b0000_1111
0000a1 210a                      	AND R16,mes_config
0000a2 2e20                      	MOV R2,R16;tercer diplay
                                 
0000a3 ef00                      	LDI R16,0b1111_0000
0000a4 2307                      	AND R16,mes
0000a5 9502                      	SWAP R16
0000a6 2ec0                      	MOV R12,R16 ;cuarto display
0000a7 940e 00d7                 	CALL display
0000a9 940c 0053                 	JMP LOOP
                                 ESTADO10:;muestra fecha
0000ab 982c                      	CBI PORTB,PB4
0000ac e00f                      	LDI R16,0b0000_1111
0000ad 2309                      	AND R16,dia
0000ae 2e00                      	MOV R0,R16; primer display
                                 
0000af ef00                      	LDI R16,0b1111_0000
0000b0 2309                      	AND R16,dia
0000b1 9502                      	SWAP R16
0000b2 2e10                      	MOV R1,R16;segundo display
                                 
0000b3 e00f                      	LDI R16,0b0000_1111
0000b4 2307                      	AND R16,mes
0000b5 2e20                      	MOV R2,R16;tercer diplay
                                 
0000b6 ef00                      	LDI R16,0b1111_0000
0000b7 2307                      	AND R16,mes
0000b8 9502                      	SWAP R16
0000b9 2ec0                      	MOV R12,R16 ;cuarto display
0000ba 940e 00d7                 	CALL display
0000bc 940c 0053                 	JMP LOOP
                                 ESTADOx0:
0000be fd25                      	SBRC modo_btn,5
0000bf 940c 00ab                 	JMP ESTADO10 ;muestra la fecha
0000c1 fd26                      	SBRC modo_btn,6; pregunto si el bit 6 esta en 0, si s entonces muestra el reloj normal, sino significa que esta en modo config alamra
0000c2 940c 006d                 	JMP ALARMA 
                                 	//aqui se ejecuta el estado 00_mostrar hora
0000c4 982c                      	CBI PORTB,PB4
0000c5 e00f                      	LDI R16,0b0000_1111
0000c6 2305                      	AND R16,count_unidades
0000c7 2e00                      	MOV R0,R16; primer display
                                 
0000c8 e00f                      	LDI R16,0b0000_1111
0000c9 2306                      	AND R16,count_decenas
0000ca 2e10                      	MOV R1,R16;segundo display
                                 
0000cb ef00                      	LDI R16,0b1111_0000
0000cc 2305                      	AND R16,count_unidades
0000cd 9502                      	SWAP R16
0000ce 2e20                      	MOV R2,R16;tercer diplay
                                 
0000cf ef00                      	LDI R16,0b1111_0000
0000d0 2306                      	AND R16,count_decenas
0000d1 9502                      	SWAP R16
0000d2 2e30                      	MOV R3,R16 ;cuarto display
0000d3 940e 00d7                 	CALL display
0000d5 940c 0053                 	JMP LOOP
                                 
                                 display:
                                 	//MUESTRA EL RELOJ NORMAL
0000d7 9a28                      	SBI PORTB,PB0 
0000d8 e0f7                      	LDI ZH, HIGH(TABLA7SEG<<1)
0000d9 e6e6                      	LDI ZL, LOW(TABLA7SEG<<1)
0000da 0de0                      	ADD ZL,R0
0000db 2788                      	CLR R24
0000dc 9184                      	LPM R24,Z //Load from program memory R16
0000dd b98b                      	OUT PORTD,R24
0000de 940e 01ad                 	CALL delaybounce
0000e0 9828                      	CBI PORTB,PB0
0000e1 940e 01ad                 	CALL delaybounce
0000e3 940e 01ad                 	CALL delaybounce
                                 
                                 	//bloque para decenas de minuto
0000e5 9a29                      	SBI PORTB,PB1
0000e6 e0f7                      	LDI ZH, HIGH(TABLA7SEG<<1)
0000e7 e6e6                      	LDI ZL, LOW(TABLA7SEG<<1)
0000e8 0de1                      	ADD ZL,R1
0000e9 2788                      	CLR R24
0000ea 9184                      	LPM R24,Z //Load from program memory R16
0000eb b98b                      	OUT PORTD,R24
0000ec 940e 01ad                 	CALL delaybounce
0000ee 9829                      	CBI PORTB,PB1
0000ef 940e 01ad                 	CALL delaybounce
0000f1 940e 01ad                 	CALL delaybounce
                                 
                                 	//bloque para unidades de hora
0000f3 9a2a                      	SBI PORTB,PB2
0000f4 9502                      	SWAP R16
0000f5 e0f7                      	LDI ZH, HIGH(TABLA7SEG<<1)
0000f6 e6e6                      	LDI ZL, LOW(TABLA7SEG<<1)
0000f7 0de2                      	ADD ZL,R2
0000f8 2788                      	CLR R24
0000f9 9184                      	LPM R24,Z //Load from program memory R16
0000fa b98b                      	OUT PORTD,R24
0000fb 940e 01ad                 	CALL delaybounce
0000fd 982a                      	CBI PORTB,PB2
0000fe 940e 01ad                 	CALL delaybounce
000100 940e 01ad                 	CALL delaybounce
                                 
                                 	//bloque para decenas de hora
000102 9a2b                      	SBI PORTB,PB3
000103 9502                      	SWAP R16
000104 e0f7                      	LDI ZH, HIGH(TABLA7SEG<<1)
000105 e6e6                      	LDI ZL, LOW(TABLA7SEG<<1)
000106 0de3                      	ADD ZL,R3
000107 2788                      	CLR R24
000108 9184                      	LPM R24,Z //Load from program memory R16
000109 b98b                      	OUT PORTD,R24
00010a 940e 01ad                 	CALL delaybounce
00010c 982b                      	CBI PORTB,PB3
00010d 940e 01ad                 	CALL delaybounce
00010f 940e 01ad                 	CALL delaybounce
                                 
000111 9508                      	RET
                                 	
                                 	//bloque unidades de minuto
                                 
                                 
                                 //*******************************************************************
                                 //SUBRUTINAS DE INTERRUPCIN
                                 //*******************************************************************
                                 
                                 delayT0:
000112 e005                      	LDI R16, (1 << CS02) | (1 << CS00)
000113 bd05                      	OUT TCCR0B, R16
                                 
000114 eb02                      	LDI R16,178
000115 bd06                      	OUT TCNT0, R16
                                 
000116 9508                      	RET
                                 /*delayT2:
                                 	LDI R16,0b0000_0111
                                 	OUT TCCR2B, R16
                                 
                                 	LDI R16,217
                                 	OUT TCNT2, R16
                                 
                                 	RET*/
                                 ISR_TIMER:
000117 930f                      	PUSH R16
000118 b70f                      	IN R16,SREG
000119 930f                      	PUSH R16
                                 
                                 	//SBI PORTB,PB5
                                 
00011a eb02                      	LDI R16,178
00011b bd06                      	OUT TCNT0,R16
                                 
00011c 9533                      	INC counter
00011d 3b32                      	CPI counter, 178
00011e f4a9                      	BRNE SALTO
00011f 2733                      	CLR counter
                                 
000120 9543                      	INC segundos
000121 334c                      	CPI segundos,60
000122 f011                      	BREQ empieza
                                 	/*SBRC flags,0
                                 	CALL set_hora*/
000123 940c 0134                 	JMP SALTO
                                 
                                 /*set_hora:
                                 	CLR count_unidades
                                 	CLR count_decenas
                                 	LDI R17,0b0000_1111
                                 	AND R17,uni_conf*/
                                 
                                 
                                 empieza:
                                 	/*MOV R16,count_unidades
                                 	MOV R17,alarma_uni
                                 	SUB R16,R17
                                 	CPI R16,0b0000_0000
                                 	BREQ decenas_alarma*/
000125 2744                      	CLR segundos
000126 9553                      	INC count_unidades
000127 e00f                      	LDI R16,0b0000_1111
000128 2305                      	AND R16,count_unidades
000129 300a                      	CPI R16, 0b0000_1010
00012a f069                      	BREQ overflow
00012b 940c 0134                 	JMP SALTO
                                 
                                 decenas_alarma:
00012d 2f06                      	MOV R16,count_decenas
00012e 2d1d                      	MOV R17, alarma_dec
00012f 1b01                      	SUB R16,R17
000130 3000                      	CPI R16,0b0000_0000
000131 f009                      	BREQ sonar_alarma
000132 c001                      	RJMP SALTO
                                 
                                 sonar_alarma:
000133 9a2c                      	SBI PORTB,PB4
                                 
                                 SALTO:
000134 910f                      	POP R16
000135 bf0f                      	OUT SREG,R16
000136 910f                      	POP R16
000137 9518                      	RETI
                                 
                                 overflow:
000138 ef00                      	LDI R16,0b1111_0000
000139 2350                      	AND count_unidades,R16
00013a 9563                      	INC count_decenas
00013b e00f                      	LDI R16,0b0000_1111
00013c 2306                      	AND R16,count_decenas
00013d 3006                      	CPI R16, 0b0000_0110
00013e f011                      	BREQ overflow_decenas
00013f 940c 0134                 	JMP SALTO
                                 
                                 overflow_decenas:
                                 	;trabajar con unidades de hora
000141 ef00                      	LDI R16,0b1111_0000
000142 2360                      	AND count_decenas,R16;pomner en 0 las unidades de minutos
000143 e00f                      	LDI R16,0b0000_1111
000144 9552                      	SWAP count_unidades
000145 9553                      	INC count_unidades
000146 2305                      	AND R16,count_unidades
000147 9552                      	SWAP count_unidades
000148 3004                      	CPI R16,0b0000_0100
000149 f061                      	BREQ verificar_hora
00014a 300a                      	CPI R16,0b0000_1010
00014b f011                      	BREQ overflow_uhora
00014c 940c 0134                 	JMP SALTO
                                 
                                 overflow_uhora:
                                 	;trabajar con decenas de hora
00014e e00f                      	LDI R16,0b0000_1111
00014f 2350                      	AND count_unidades,R16
000150 9562                      	SWAP count_decenas
000151 9563                      	INC count_decenas
000152 2306                      	AND R16,count_decenas
000153 9562                      	SWAP count_decenas
000154 940c 0134                 	JMP SALTO
                                 
                                 verificar_hora:
000156 ef00                      	LDI R16,0b1111_0000
000157 2306                      	AND R16,count_decenas
000158 9502                      	SWAP R16
000159 3002                      	CPI R16,0b0000_0010
00015a f011                      	BREQ ultima_hora
00015b 940c 0134                 	JMP SALTO
                                 
                                 ultima_hora:
00015d e050                      	LDI count_unidades,0b0000_0000
00015e e060                      	LDI count_decenas,0b0000_0000
00015f 9593                      	INC dia
000160 2f09                      	MOV R16,dia
000161 3209                      	CPI R16,0b0010_1001//verifica si dia es 29
000162 f049                      	BREQ verificar_feb
000163 3301                      	CPI R16,0b0011_0001//dia 31
000164 f081                      	BREQ verificar_mes30
000165 3302                      	CPI R16,0b0011_0010//dia32
000166 f129                      	BREQ verificar_mes31
000167 700f                      	ANDI R16,0b0000_1111
000168 300a                      	CPI R16,0b0000_1010//dia 9 en mes normal
000169 f1d9                      	BREQ overflow_dia
00016a 940c 0134                 	JMP SALTO
                                 
                                 verificar_feb:
00016c 2f07                      	MOV R16,mes 
00016d 3002                      	CPI R16,0b0000_0010//verificar si mes =0/2
00016e f011                      	BREQ febrero
00016f 940c 0134                 	JMP SALTO
                                 
                                 febrero:
000171 9573                      	INC mes
000172 e091                      	LDI dia,0b0000_0001
000173 940c 0134                 	JMP SALTO
                                 
                                 verificar_mes30:
000175 2f07                      	MOV R16,mes
000176 3004                      	CPI R16,0b0000_0100;verificar si mes es 0/4   
000177 f081                      	BREQ mes_30
000178 3006                      	CPI R16,0b0000_0110;0/6   
000179 f071                      	BREQ mes_30
00017a 3009                      	CPI R16,0b0000_1001; 0/9  
00017b f021                      	BREQ septiembre
00017c 3101                      	CPI R16, 0b0001_0001; 1/1
00017d f051                      	BREQ mes_30
00017e 940c 0134                 	JMP SALTO
                                 
                                 septiembre:
000180 2f07                      	MOV R16,mes
000181 9502                      	SWAP R16
000182 9503                      	INC R16
000183 9502                      	SWAP R16
000184 2f70                      	MOV mes,R16
000185 e091                      	LDI dia,0b0000_0001
000186 940c 0134                 	JMP SALTO
                                 
                                 mes_30:
000188 9573                      	INC mes
000189 e091                      	LDI dia,0b0000_0001
00018a 940c 0134                 	JMP SALTO
                                 
                                 verificar_mes31:
00018c 2f07                      	MOV R16,mes
00018d 3001                      	CPI R16,0b0000_0001;verificar si mes es 0/1  
00018e f071                      	BREQ mes_31
00018f 3003                      	CPI R16,0b0000_0011;0/3   
000190 f061                      	BREQ mes_31
000191 3005                      	CPI R16,0b0000_0101; 0/5 
000192 f051                      	BREQ mes_31
000193 3009                      	CPI R16, 0b0000_1001; 07
000194 f041                      	BREQ mes_31
000195 3008                      	CPI R16, 0b0000_1000; 08
000196 f031                      	BREQ mes_31
000197 3100                      	CPI R16, 0b0001_0000; 10
000198 f021                      	BREQ mes_31
000199 3102                      	CPI R16, 0b0001_0010; 12
00019a f031                      	BREQ diciembre
00019b 940c 0134                 	JMP SALTO
                                 
                                 mes_31:
00019d 9573                      	INC mes
00019e e091                      	LDI dia,0b0000_0001
00019f 940c 0134                 	JMP SALTO
                                 
                                 diciembre:
0001a1 e071                      	LDI mes,0b0000_0001
0001a2 e091                      	LDI dia,0b0000_0001
0001a3 940c 0134                 	JMP SALTO
                                 
                                 overflow_dia:
0001a5 2f09                      	MOV R16,dia
0001a6 7f00                      	ANDI R16,0b1111_0000
0001a7 9502                      	SWAP R16
0001a8 9503                      	INC R16
0001a9 9502                      	SWAP R16
0001aa 2f90                      	MOV dia,R16
0001ab 940c 0134                 	JMP SALTO
                                 
                                 
                                 delaybounce:
0001ad ef0a                      	LDI r16,250//250 para notar el valor de muestreo en los display
                                 	delay:
0001ae 950a                      		DEC r16
0001af f7f1                      		BRNE delay
0001b0 9508                      	RET
                                 
                                 //*******************************************************************
                                 //TIMER2
                                 //*******************************************************************
                                 /*ISR_TIMER2:
                                 	PUSH R16
                                 	IN R16,SREG
                                 	PUSH R16
                                 
                                 	//SBI PORTB,PB5
                                 
                                 	LDI R16,217
                                 	OUT TCNT2,R16
                                 
                                 	INC counter
                                 	CPI counter, 217
                                 	BRNE TIMER2_POP
                                 	CLR counter
                                 
                                 	SBIC PORTC,PC5
                                 	CBI PORTC,PC5
                                 	SBI PORTC,PC5
                                 	
                                 	RJMP TIMER2_POP
                                 
                                 TIMER2_POP:
                                 	POP R16
                                 	OUT SREG,R16
                                 	POP R16
                                 	RETI*/
                                 //*******************************************************************
                                 //INTERRUPCIN DE BOTONES
                                 //*******************************************************************
                                 ISR_PCINT1:
0001b1 930f                      	PUSH R16
0001b2 b70f                      	IN R16,SREG
0001b3 930f                      	PUSH R16
                                 	
0001b4 ff27                      	SBRS modo_btn,7
0001b5 940c 01bb                 	JMP INT_1
0001b7 940c 01c0                 	JMP INT_2
0001b9 940c 03af                 	JMP ISR_POP
                                 	
                                 INT_1:
0001bb e800                      	LDI R16, 0b1000_0000
0001bc 2b20                      	OR modo_btn,R16
0001bd b116                      	IN R17,PINC
0001be 940c 03af                 	JMP ISR_POP
                                 
                                 INT_2:
0001c0 e70f                      	LDI R16,0b0111_1111
0001c1 2320                      	AND modo_btn,R16
0001c2 311e                      	CPI R17,0b00001_1110
0001c3 f061                      	BREQ btn1
0001c4 311d                      	CPI R17,0b0001_1101
0001c5 f139                      	BREQ btn2
0001c6 311b                      	CPI R17,0b00001_1011
0001c7 f1e9                      	BREQ btn3
0001c8 3117                      	CPI R17,0b0001_0111
0001c9 f1c9                      	BREQ ir_a_btn4
0001ca 301f                      	CPI R17,0b0000_1111
0001cb f011                      	BREQ ir_a_btn5
0001cc 940c 03af                 	JMP ISR_POP
                                 
                                 ir_a_btn5:
0001ce 940c 03ac                 	JMP btn5
                                 
                                 btn1:
0001d0 9522                      	SWAP modo_btn
0001d1 9523                      	INC modo_btn
0001d2 e00f                      	LDI R16, 0b0000_1111
0001d3 2302                      	AND R16,modo_btn
0001d4 9522                      	SWAP modo_btn
0001d5 3001                      	CPI R16,0b0000_0001
0001d6 f051                      	BREQ set_horaconf_clear
0001d7 3003                      	CPI R16,0b0000_0011
0001d8 f061                      	BREQ set_fechaconf_clear
0001d9 3004                      	CPI R16,0b0000_0100
0001da f021                      	BREQ configurar_alarma_jmp
0001db 3005                      	CPI R16,0b0000_0101 
0001dc f061                      	BREQ overflow_modo
0001dd 940c 03af                 	JMP ISR_POP
                                 
                                 configurar_alarma_jmp:
0001df 940c 0236                 	JMP configurar_alarma
                                 
                                 set_horaconf_clear:
0001e1 24ee                      	CLR  uni_conf
0001e2 24ff                      	CLR dec_conf
0001e3 940c 03af                 	JMP ISR_POP
                                 
                                 set_fechaconf_clear:
0001e5 24aa                      	CLR mes_config
0001e6 24bb                      	CLR dia_config
0001e7 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_modo:
0001e9 e00f                      	LDI R16,0b0000_1111
0001ea 2320                      	AND modo_btn,R16
0001eb 940c 03af                 	JMP ISR_POP
                                 
                                 btn2:
0001ed 2f02                      	MOV R16,modo_btn
0001ee 9502                      	SWAP R16
0001ef 700f                      	ANDI R16,0b0000_1111
0001f0 3001                      	CPI R16, 0b0000_0001
0001f1 f031                      	BREQ cambiar_display
0001f2 3003                      	CPI r16,0b0000_0011
0001f3 f021                      	BREQ cambiar_display
0001f4 3004                      	CPI R16,0b0000_0100
0001f5 f011                      	BREQ cambiar_display
0001f6 940c 03af                 	JMP ISR_POP
                                 cambiar_display:
0001f8 9523                      	INC modo_btn
0001f9 2f02                      	MOV R16,modo_btn
0001fa 700f                      	ANDI R16,0b0000_1111
0001fb 3004                      	CPI R16,0b0000_0100
0001fc f011                      	BREQ overflow_displays
0001fd 940c 03af                 	JMP ISR_POP
                                 overflow_displays:
0001ff ef00                      	LDI R16,0b1111_0000
000200 2320                      	AND modo_btn,R16
000201 940c 03af                 	JMP ISR_POP
                                 ir_a_btn4:
000203 940c 0302                 	JMP btn4
                                 btn3:
000205 2f02                      	MOV R16, modo_btn
000206 9502                      	SWAP R16
000207 700f                      	ANDI R16,0b0000_1111
000208 3001                      	CPI R16,0b0000_0001
000209 f031                      	BREQ configurar_hora
00020a 3003                      	CPI R16,0b0000_0011
00020b f0b1                      	BREQ configurar_fecha
00020c 3004                      	CPI R16,0b0000_0100
00020d f141                      	BREQ configurar_alarma
00020e 940c 03af                 	JMP ISR_POP
                                 
                                 configurar_hora:
000210 e01f                      	LDI R17, 0b0000_1111
000211 2312                      	AND R17,modo_btn
000212 3010                      	CPI R17,0
000213 f1c1                      	BREQ cambiar_disp1
000214 3011                      	CPI R17,1
000215 f031                      	BREQ cambiar_disp2_jmp
000216 3012                      	CPI R17,2
000217 f031                      	BREQ cambiar_disp3_jmp
000218 3013                      	CPI R17,3
000219 f031                      	BREQ cambiar_disp4_jmp
00021a 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp2_jmp:
00021c 940c 025b                 	JMP cambiar_disp2
                                 cambiar_disp3_jmp:
00021e 940c 026a                 	JMP cambiar_disp3
                                 cambiar_disp4_jmp:
000220 940c 0284                 	JMP cambiar_disp4
                                 
                                 
                                 configurar_fecha:
000222 e01f                      	LDI R17, 0b0000_1111
000223 2312                      	AND R17,modo_btn
000224 3010                      	CPI R17,0
000225 f041                      	BREQ cambiar_disp1_fjmp
000226 3011                      	CPI R17,1
000227 f041                      	BREQ cambiar_disp2_fjmp
000228 3012                      	CPI R17,2
000229 f041                      	BREQ cambiar_disp3_fjmp
00022a 3013                      	CPI R17,3
00022b f041                      	BREQ cambiar_disp4_fjmp
00022c 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp1_fjmp:
00022e 940c 02a0                 	JMP cambiar_disp1_f
                                 cambiar_disp2_fjmp:
000230 940c 02ac                 	JMP cambiar_disp2_f
                                 cambiar_disp3_fjmp:
000232 940c 02e3                 	JMP cambiar_disp3_f
                                 cambiar_disp4_fjmp:
000234 940c 02f6                 	JMP cambiar_disp4_f
                                 
                                 configurar_alarma:
000236 e01f                      	LDI R17, 0b0000_1111
000237 2312                      	AND R17,modo_btn
000238 3010                      	CPI R17,0
000239 f051                      	BREQ cambiar_disp1_ajmp
00023a 3011                      	CPI R17,1
00023b f051                      	BREQ cambiar_disp2_ajmp
00023c 3012                      	CPI R17,2
00023d f051                      	BREQ cambiar_disp3_ajmp
00023e 3013                      	CPI R17,3
00023f f051                      	BREQ cambiar_disp4_ajmp
000240 940c 03af                 	JMP ISR_POP
000242 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp1_ajmp:
000244 940c 036e                 	JMP cambiar_disp1_a
                                 cambiar_disp2_ajmp:
000246 940c 037a                 	JMP cambiar_disp2_a
                                 cambiar_disp3_ajmp:
000248 940c 0386                 	JMP cambiar_disp3_a
                                 cambiar_disp4_ajmp:
00024a 940c 039f                 	JMP cambiar_disp4_a
                                 
                                 //CONFIGURACION SUMAR HORA
                                 
                                 cambiar_disp1:
                                 	;CLR segundos
00024c 94e3                      	INC uni_conf
00024d 2d1e                      	MOV R17,uni_conf
00024e 701f                      	ANDI R17,0b0000_1111
00024f 301a                      	CPI R17,0b0000_1010
000250 f029                      	BREQ overflow_disp1
000251 2d5e                      	MOV count_unidades,uni_conf
000252 2d6f                      	MOV count_decenas,dec_conf
000253 2744                      	CLR segundos
000254 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp1:
000256 ef00                      	LDI R16,0b1111_0000
000257 210e                      	AND R16,uni_conf
000258 2ee0                      	MOV uni_conf, R16
000259 940c 03af                 	JMP ISR_POP
                                 
                                 
                                 cambiar_disp2:
00025b 94f3                      	INC dec_conf
00025c 2d1f                      	MOV R17,dec_conf
00025d 701f                      	ANDI R17,0b0000_1111
00025e 3016                      	CPI R17,0b0000_0110
00025f f029                      	BREQ overflow_disp2
000260 2d5e                      	MOV count_unidades,uni_conf
000261 2d6f                      	MOV count_decenas,dec_conf
000262 2744                      	CLR segundos
000263 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp2:
000265 ef00                      	LDI R16,0b1111_0000
000266 210f                      	AND R16,dec_conf
000267 2ef0                      	MOV dec_conf,R16
000268 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp3:
00026a 94e2                      	SWAP uni_conf
00026b 94e3                      	INC uni_conf
00026c 2d1e                      	MOV R17,uni_conf
00026d 94e2                      	SWAP uni_conf
00026e 701f                      	ANDI R17,0b0000_1111
00026f 3014                      	CPI R17,0b0000_0100
000270 f039                      	BREQ ver_horaconf
000271 301a                      	CPI R17,0b0000_1010
000272 f061                      	BREQ overflow_disp3
000273 2d5e                      	MOV count_unidades,uni_conf
000274 2d6f                      	MOV count_decenas,dec_conf
000275 2744                      	CLR segundos
000276 940c 03af                 	JMP ISR_POP
                                 
                                 ver_horaconf:
000278 ef10                      	LDI R17,0b1111_0000
000279 211f                      	AND R17,dec_conf
00027a 9512                      	SWAP R17
00027b 3012                      	CPI R17,0b0000_0010
00027c f0b9                      	BREQ overflow_disp4_a
00027d 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp3:
00027f e00f                      	LDI R16,0b0000_1111
000280 210e                      	AND R16,uni_conf
000281 2ee0                      	MOV uni_conf,R16
000282 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp4:
000284 ef00                      	LDI R16,0b1111_0000
000285 210e                      	AND R16,uni_conf
000286 94f2                      	SWAP dec_conf
000287 94f3                      	INC dec_conf
000288 2d1f                      	MOV R17,dec_conf
000289 94f2                      	SWAP dec_conf
00028a 701f                      	ANDI R17,0b0000_1111
00028b 3012                      	CPI R17,0b0000_0010
00028c f059                      	BREQ desfase_hora
00028d 3013                      	CPI R17,0b0000_0011
00028e f029                      	BREQ overflow_disp4_a
00028f 2d5e                      	MOV count_unidades,uni_conf
000290 2d6f                      	MOV count_decenas,dec_conf
000291 2744                      	CLR segundos
000292 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp4_a:
000294 24ff                      	CLR dec_conf
000295 24ee                      	CLR uni_conf
000296 940c 03af                 	JMP ISR_POP
                                 
                                 desfase_hora:
000298 3003                      	CPI R16,0b0000_0011
000299 f40c                      	BRGE overflow_uni_dec
00029a c114                      	RJMP ISR_POP
                                 
                                 overflow_uni_dec:
00029b 2d1e                      	MOV R17,uni_conf
00029c 701f                      	ANDI R17,0b0000_1111
00029d 6310                      	ORI R17,0b0011_0000
00029e 2ee1                      	MOV uni_conf,R17
00029f c10f                      	RJMP ISR_POP
                                 
                                 
                                 //CONFIGURACION PARA SUMAR FECHA
                                 cambiar_disp1_f:
0002a0 94b3                      	INC dia_config
0002a1 2d0b                      	MOV R16, dia_config
0002a2 700f                      	ANDI R16,0b0000_1111
0002a3 300a                      	CPI R16,0b0000_1010
0002a4 f011                      	BREQ overflow_disp1_f
0002a5 940c 03af                 	JMP ISR_POP
                                 overflow_disp1_f:
0002a7 2d0b                      	MOV R16,dia_config
0002a8 7f00                      	ANDI R16,0b1111_0000
0002a9 2eb0                      	MOV dia_config,R16
0002aa 940c 03af                 	JMP ISR_POP
                                 cambiar_disp2_f:
0002ac 94b2                      	SWAP dia_config
0002ad 94b3                      	INC dia_config
0002ae 2d0b                      	MOV R16,dia_config
0002af 94b2                      	SWAP dia_config
0002b0 700f                      	ANDI R16,0b0000_1111
0002b1 3002                      	CPI R16,0b0000_0010
0002b2 f111                      	BREQ verificar_udia
0002b3 3003                      	CPI R16,0b0000_0011
0002b4 f021                      	BREQ no_mas_de_31d
0002b5 3004                      	CPI R16,0b0000_0100
0002b6 f0d1                      	BREQ overflow_disp2_f
0002b7 940c 03af                 	JMP ISR_POP
                                 no_mas_de_31d:
0002b9 2d1a                      	MOV R17,mes_config
0002ba 3014                      	CPI R17,0b0000_0100
0002bb f081                      	BREQ mes_30_dias
0002bc 3016                      	CPI R17,0b0000_0110
0002bd f071                      	BREQ mes_30_dias
0002be 3019                      	CPI R17,0b0000_1001
0002bf f061                      	BREQ mes_30_dias
0002c0 3111                      	CPI R17,0b0001_0001
0002c1 f051                      	BREQ mes_30_dias
0002c2 2d0b                      	MOV R16,dia_config
0002c3 3302                      	CPI R16,0b0011_0010
0002c4 f414                      	BRGE mes_31_dias
0002c5 940c 03af                 	JMP ISR_POP
                                 mes_31_dias:
0002c7 2d0b                      	MOV R16,dia_config
0002c8 7f00                      	ANDI R16,0b1111_0000
0002c9 2eb0                      	MOV dia_config,R16
0002ca 940c 03af                 	JMP ISR_POP
                                 mes_30_dias:
0002cc 2d0b                      	MOV R16,dia_config
0002cd 7f00                      	ANDI R16,0b1111_0000
0002ce 2eb0                      	MOV dia_config,R16
0002cf 940c 03af                 	JMP ISR_POP
                                 overflow_disp2_f:
0002d1 2d0b                      	MOV R16,dia_config
0002d2 700f                      	ANDI R16,0b0000_1111
0002d3 2eb0                      	MOV dia_config,R16
0002d4 c0da                      	RJMP ISR_POP
                                 verificar_udia:
0002d5 2d0a                      	MOV R16,mes_config
0002d6 3002                      	CPI R16,0b0000_0010
0002d7 f011                      	BREQ febrero_28d
0002d8 940c 03af                 	JMP ISR_POP
                                 febrero_28d:
0002da 2d1b                      	MOV R17,dia_config
0002db 701f                      	ANDI R17,0b0000_1111
0002dc 3019                      	CPI R17,0b0000_1001
0002dd f009                      	BREQ febrero_invalido
0002de c0d0                      	RJMP ISR_POP
                                 febrero_invalido:
0002df 2d0b                      	MOV R16,dia_config
0002e0 7f00                      	ANDI R16,0b1111_0000
0002e1 2eb0                      	MOV dia_config,R16
0002e2 c0cc                      	RJMP ISR_POP
                                 cambiar_disp3_f:
0002e3 94a3                      	INC mes_config
0002e4 2d1a                      	MOV R17,mes_config
0002e5 701f                      	ANDI R17,0b0000_1111
0002e6 301a                      	CPI R17,0b0000_1010
0002e7 f059                      	BREQ overflow_disp3_f
0002e8 3013                      	CPI R17,0b0000_0011
0002e9 f011                      	BREQ overflow_mes_hasta_12
0002ea 940c 03af                 	JMP ISR_POP
                                 overflow_mes_hasta_12:
0002ec 2d0a                      	MOV R16,mes_config
0002ed 7f00                      	ANDI R16,0b1111_0000
0002ee 9502                      	SWAP R16
0002ef ff00                      	SBRS R16,0
0002f0 c0be                      	RJMP ISR_POP
0002f1 940c 02f3                 	JMP overflow_disp3_f
                                 
                                 overflow_disp3_f:
0002f3 7f10                      	ANDI R17,0b1111_0000
0002f4 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp4_f:
0002f6 fea4                      	SBRS mes_config,4
0002f7 940c 02fe                 	JMP poner1_decmes
0002f9 2d0a                      	MOV R16,mes_config
0002fa 700f                      	ANDI R16,0b0000_1111
0002fb 2ea0                      	MOV mes_config,R16
0002fc 940c 03af                 	JMP ISR_POP
                                 poner1_decmes:
0002fe 94a2                      	SWAP mes_config
0002ff 94a3                      	INC mes_config
000300 94a2                      	SWAP mes_config
000301 c0ad                      	RJMP ISR_POP
                                 
                                 //RESTA DISPLAYS HORA
                                 btn4:
000302 2f02                      	MOV R16, modo_btn
000303 9502                      	SWAP R16
000304 700f                      	ANDI R16,0b0000_1111
000305 3001                      	CPI R16,0b0000_0001
000306 f011                      	BREQ configurar_hora_resta
                                 	;CPI R16,0b0000_0011
                                 	;BREQ configurar_fecha
000307 940c 03af                 	JMP ISR_POP
                                 
                                 configurar_hora_resta:
000309 e01f                      	LDI R17, 0b0000_1111
00030a 2312                      	AND R17,modo_btn
00030b 3011                      	CPI R17,1
00030c f051                      	BREQ restar_disp1
00030d 3012                      	CPI R17,2
00030e f0c9                      	BREQ restar_disp2
00030f 3013                      	CPI R17,3
000310 f141                      	BREQ restar_disp3
000311 3014                      	CPI R17,4
000312 f011                      	BREQ restar_disp4_jmp
000313 940c 03af                 	JMP ISR_POP
                                 
                                 restar_disp4_jmp:
000315 940c 0359                 	JMP restar_disp4
                                 
                                 restar_disp1:
000317 2d1e                      	MOV R17,uni_conf
000318 701f                      	ANDI R17,0b0000_1111
000319 951a                      	DEC R17
00031a 3f1f                      	CPI R17,0xFF
00031b f031                      	BREQ underflow_disp1
00031c 94ea                      	DEC uni_conf
00031d 2d5e                      	MOV count_unidades,uni_conf
00031e 2d6f                      	MOV count_decenas,dec_conf
00031f 2744                      	CLR segundos
000320 940c 03af                 	JMP ISR_POP
                                 
                                 underflow_disp1:
000322 ef00                      	LDI R16,0b1111_0000
000323 210e                      	AND R16,uni_conf
000324 6009                      	ORI R16,0b0000_1001
000325 2ee0                      	MOV uni_conf, R16
000326 940c 03af                 	JMP ISR_POP
                                 
                                 restar_disp2:
000328 2d1f                      	MOV R17,dec_conf
000329 701f                      	ANDI R17,0b0000_1111
00032a 951a                      	DEC R17
00032b 3f1f                      	CPI R17,0xFF
00032c f031                      	BREQ underflow_disp2
00032d 94fa                      	DEC dec_conf
00032e 2d5e                      	MOV count_unidades,uni_conf
00032f 2d6f                      	MOV count_decenas,dec_conf
000330 2744                      	CLR segundos
000331 940c 03af                 	JMP ISR_POP
                                 
                                 underflow_disp2:
000333 ef00                      	LDI R16,0b1111_0000
000334 210f                      	AND R16,dec_conf
000335 6005                      	ORI R16,0b0000_0101
000336 2ef0                      	MOV dec_conf,R16
000337 940c 03af                 	JMP ISR_POP
                                 
                                 restar_disp3:
000339 94e2                      	SWAP uni_conf
00033a 2d1e                      	MOV R17,uni_conf
00033b 94e2                      	SWAP uni_conf
00033c 701f                      	ANDI R17,0b0000_1111
00033d 951a                      	DEC R17
00033e 3f1f                      	CPI R17,0xFF
00033f f041                      	BREQ underflow_disp3
000340 94e2                      	SWAP uni_conf
000341 94ea                      	DEC uni_conf
000342 94e2                      	SWAP uni_conf
000343 2d5e                      	MOV count_unidades,uni_conf
000344 2d6f                      	MOV count_decenas,dec_conf
000345 2744                      	CLR segundos
000346 940c 03af                 	JMP ISR_POP
                                 
                                 underflow_disp3:
000348 2d1f                      	MOV R17,dec_conf
000349 7f10                      	ANDI R17,0b1111_0000
00034a 9512                      	SWAP R17
00034b 3012                      	CPI R17,0b0000_0010
00034c f031                      	BREQ hora20
                                 
00034d e00f                      	LDI R16,0b0000_1111
00034e 210e                      	AND R16,uni_conf
00034f 6900                      	ORI R16,0b1001_0000
000350 2ee0                      	MOV uni_conf,R16
000351 940c 03af                 	JMP ISR_POP
                                 
                                 hora20:
000353 e00f                      	LDI R16,0b0000_1111
000354 210e                      	AND R16,uni_conf
000355 6300                      	ORI R16,0b0011_0000
000356 2ee0                      	MOV uni_conf,R16
000357 940c 03af                 	JMP ISR_POP
                                 
                                 restar_disp4:
000359 94f2                      	SWAP dec_conf
00035a 2d1f                      	MOV R17,dec_conf
00035b 94f2                      	SWAP dec_conf
00035c 701f                      	ANDI R17,0b0000_1111
00035d 951a                      	DEC R17
00035e 3f1f                      	CPI R17,0xFF
00035f f041                      	BREQ underflow_disp4
000360 94f2                      	swap dec_conf
000361 94fa                      	dec dec_conf
000362 94f2                      	swap dec_conf
000363 2d5e                      	MOV count_unidades,uni_conf
000364 2d6f                      	MOV count_decenas,dec_conf
000365 2744                      	CLR segundos
000366 940c 03af                 	JMP ISR_POP
                                 
                                 underflow_disp4:
000368 2d0f                      	MOV R16, dec_conf
000369 700f                      	ANDI R16,0b0000_1111
00036a 6200                      	ORI R16,0b0010_0000
00036b 2ef0                      	MOV dec_conf,r16
00036c 940c 03af                 	JMP ISR_POP
                                 
                                 
                                 //ALARMA
                                 cambiar_disp1_a:
00036e 94c3                      	INC alarma_uni
00036f 2d1c                      	MOV R17,alarma_uni
000370 701f                      	ANDI R17,0b0000_1111
000371 301a                      	CPI R17,0b0000_1010
000372 f011                      	BREQ overflow_disp1_a
000373 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp1_a:
000375 ef00                      	LDI R16,0b1111_0000
000376 210c                      	AND R16,alarma_uni
000377 2ec0                      	MOV alarma_uni, R16
000378 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp2_a:
00037a 94d3                      	INC alarma_dec
00037b 2d1d                      	MOV R17,alarma_dec
00037c 701f                      	ANDI R17,0b0000_1111
00037d 3016                      	CPI R17,0b0000_0110
00037e f011                      	BREQ overflow_disp2_a
00037f 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp2_a:
000381 ef00                      	LDI R16,0b1111_0000
000382 210d                      	AND R16,alarma_dec
000383 2ef0                      	MOV dec_conf,R16
000384 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp3_a:
000386 94c2                      	SWAP alarma_uni
000387 94c3                      	INC alarma_uni
000388 2d1c                      	MOV R17,alarma_uni
000389 94c2                      	SWAP alarma_uni
00038a 701f                      	ANDI R17,0b0000_1111
00038b 3014                      	CPI R17,0b0000_0100
00038c f031                      	BREQ ver_horaconf_a
00038d 301a                      	CPI R17,0b0000_1010
00038e f059                      	BREQ overflow_disp3_a
00038f 2d5c                      	MOV count_unidades,alarma_uni
000390 2d6f                      	MOV count_decenas,dec_conf
000391 940c 03af                 	JMP ISR_POP
                                 
                                 ver_horaconf_a:
000393 ef10                      	LDI R17,0b1111_0000
000394 211d                      	AND R17,alarma_dec
000395 9512                      	SWAP R17
000396 3012                      	CPI R17,0b0000_0010
000397 f081                      	BREQ overflow_disp4
000398 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp3_a:
00039a e00f                      	LDI R16,0b0000_1111
00039b 210c                      	AND R16,alarma_uni
00039c 2ec0                      	MOV alarma_uni,R16
00039d 940c 03af                 	JMP ISR_POP
                                 
                                 cambiar_disp4_a:
00039f 94d2                      	SWAP alarma_dec
0003a0 94d3                      	INC alarma_dec
0003a1 2d1d                      	MOV R17,alarma_dec
0003a2 94d2                      	SWAP alarma_dec
0003a3 701f                      	ANDI R17,0b0000_1111
0003a4 3013                      	CPI R17,0b0000_0011
0003a5 f011                      	BREQ overflow_disp4
0003a6 940c 03af                 	JMP ISR_POP
                                 
                                 overflow_disp4:
0003a8 24cc                      	CLR alarma_uni
0003a9 24dd                      	CLR alarma_dec
0003aa 940c 03af                 	JMP ISR_POP
                                 
                                 btn5:
0003ac 982c                      	CBI PORTB,PB4
0003ad 940c 03af                 	JMP ISR_POP
                                 
                                 ISR_POP:
0003af 910f                      	POP R16
0003b0 bf0f                      	OUT SREG,R16
0003b1 910f                      	POP R16
0003b2 9518                      	RETI
                                 
                                 //*******************************************************************
                                 //TABLA DE VALORES
                                 //*******************************************************************
0003b3 063f
0003b4 4f5b
0003b5 6d66
0003b6 077d
0003b7 6f7f
0003b8 7c77
0003b9 5e39
0003ba 7179                      TABLA7SEG: .DB 0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F,0x77,0x7C,0x39,0x5E,0x79,0x71;
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   5 r0 :   6 r1 :   6 r2 :   6 r3 :   4 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:  14 r11:  22 r12:  18 
r13:  15 r14:  40 r15:  37 r16: 288 r17: 112 r18:  23 r19:   4 r20:  12 
r21:  22 r22:  23 r23:  13 r24:  12 r25:  12 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   9 r31:   5 
Registers used: 23 out of 35 (65.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   0 and   :  49 
andi  :  33 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  86 brge  :   4 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  18 cbi   :   7 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  33 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  91 cpse  :   0 dec   :   9 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :  26 jmp   : 107 
ld    :   0 ldd   :   0 ldi   :  86 lds   :   0 lpm   :  10 lsl   :   0 
lsr   :   0 mov   : 103 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   1 ori   :   7 out   :  19 pop   :   4 
push  :   4 rcall :   0 ret   :   3 reti  :   2 rjmp  :   9 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   8 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   5 sbrs  :   3 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   4 
sub   :   3 subi  :   0 swap  :  50 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000776   1838     16   1854   32768   5.7%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
