/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:53 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AFEC0_INTR_3_H__
#define BCHP_AFEC0_INTR_3_H__

/***************************************************************************
 *AFEC0_INTR_3 - AFEC L2 Interrupt Control Registers for Channel 0
 ***************************************************************************/
#define BCHP_AFEC0_INTR_3_CPU_STATUS             0x0126b000 /* [RO] CPU interrupt Status Register */
#define BCHP_AFEC0_INTR_3_CPU_SET                0x0126b004 /* [WO] CPU interrupt Set Register */
#define BCHP_AFEC0_INTR_3_CPU_CLEAR              0x0126b008 /* [WO] CPU interrupt Clear Register */
#define BCHP_AFEC0_INTR_3_CPU_MASK_STATUS        0x0126b00c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_3_CPU_MASK_SET           0x0126b010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_3_CPU_MASK_CLEAR         0x0126b014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_AFEC0_INTR_3_PCI_STATUS             0x0126b018 /* [RO] PCI interrupt Status Register */
#define BCHP_AFEC0_INTR_3_PCI_SET                0x0126b01c /* [WO] PCI interrupt Set Register */
#define BCHP_AFEC0_INTR_3_PCI_CLEAR              0x0126b020 /* [WO] PCI interrupt Clear Register */
#define BCHP_AFEC0_INTR_3_PCI_MASK_STATUS        0x0126b024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_AFEC0_INTR_3_PCI_MASK_SET           0x0126b028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_AFEC0_INTR_3_PCI_MASK_CLEAR         0x0126b02c /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_AFEC0_INTR_3_H__ */

/* End of File */
