# Objective

- To code the complete digital system in Verilog HDL and implement it on the FPGA kit allotted.
- Use Virtual Input and Output IP Core to provide input signals (I3, I2, I1, I0).
- Use the clock (CLK) from the FPGA kit.
- Observe output signals Y3, Y2, Y1, Y0 using the Chipscope IP Core.

### Functional Requirements:

1. Implement a **4:1 Multiplexer** using dataflow modeling.
2. Implement a **2:4 Decoder** using behavioral modeling.
3. Implement a **4-bit Latch** using behavioral modeling.
4. Use a **2-bit Counter** using Xilinx IP Core.
5. Integrate all modules in `miniproject.v` and implement the design on the FPGA kit.

---

### ðŸ”· Project Architecture Diagram

![Project Diagram](./project_diagram.png)

