
*** Running vivado
    with args -log design_1_fft_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fft_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source design_1_fft_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1462.023 ; gain = 160.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/project_files/Vivado_Zynq/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_fft_0_0
Command: synth_design -top design_1_fft_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23784
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2318.332 ; gain = 409.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fft_0_0' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ip/design_1_fft_0_0/synth/design_1_fft_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fft_v1_0' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/hdl/fft_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_v1_0_S00_AXI' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/hdl/fft_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_8p_top' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_8p' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_s0' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_s0.v:4]
INFO: [Synth 8-6157] synthesizing module 'd_ff_chain' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/d_ff_chain.v:4]
INFO: [Synth 8-6155] done synthesizing module 'd_ff_chain' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/d_ff_chain.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_s0' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_s0.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_s1' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_s1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_s1' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_s1.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_s2' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_s2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_s2' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_s2.v:4]
INFO: [Synth 8-6157] synthesizing module 'butterfly' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/butterfly.v:4]
INFO: [Synth 8-6157] synthesizing module 'twiddle' [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/twiddle.v:4]
INFO: [Synth 8-6155] done synthesizing module 'twiddle' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/twiddle.v:4]
INFO: [Synth 8-6155] done synthesizing module 'butterfly' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/butterfly.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_8p' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_8p_top' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_v1_0_S00_AXI' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/hdl/fft_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_v1_0' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/hdl/fft_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fft_0_0' (0#1) [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ip/design_1_fft_0_0/synth/design_1_fft_0_0.v:53]
WARNING: [Synth 8-7137] Register Xr_reg[0] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xr_reg[1] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xr_reg[2] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xr_reg[3] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xr_reg[4] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xr_reg[5] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xr_reg[6] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xr_reg[7] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:125]
WARNING: [Synth 8-7137] Register Xi_reg[0] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7137] Register Xi_reg[1] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7137] Register Xi_reg[2] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7137] Register Xi_reg[3] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7137] Register Xi_reg[4] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7137] Register Xi_reg[5] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7137] Register Xi_reg[6] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7137] Register Xi_reg[7] in module fft_8p has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.gen/sources_1/bd/design_1/ipshared/6af2/src/fft_8p.v:126]
WARNING: [Synth 8-7129] Port idx[1] in module fft_s0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port idx[0] in module fft_s0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module fft_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module fft_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2420.621 ; gain = 511.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.500 ; gain = 529.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2438.500 ; gain = 529.703
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2438.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2551.406 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 70    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---RAMs : 
	              256 Bit	(8 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 54    
	   4 Input   16 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 40    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP bf_inst/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_inst/twiddle_inst/mult_return0 is absorbed into DSP bf_inst/twiddle_inst/mult_return0.
DSP Report: Generating DSP bf_inst/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_inst/twiddle_inst/mult_return0 is absorbed into DSP bf_inst/twiddle_inst/mult_return0.
DSP Report: Generating DSP bf_inst/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_inst/twiddle_inst/mult_return0 is absorbed into DSP bf_inst/twiddle_inst/mult_return0.
DSP Report: Generating DSP bf_inst/twiddle_inst/mult_return0, operation Mode is: A*B.
DSP Report: operator bf_inst/twiddle_inst/mult_return0 is absorbed into DSP bf_inst/twiddle_inst/mult_return0.
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_fft_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_fft_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+---------------------------------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                                        | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+---------------------------------------------------+-----------+----------------------+-------------+
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg | Implied   | 8 x 32               | RAM32M x 6  | 
+-----------------+---------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------+---------------------------------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                                        | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+---------------------------------------------------+-----------+----------------------+-------------+
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/i_buffer_reg | Implied   | 8 x 32               | RAM32M x 6  | 
+-----------------+---------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s0_inst/delay_inst/mem_re_reg[3][15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1i_d_reg[2][15]             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s0_inst/delay_inst/mem_im_reg[3][15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/x1r_d_reg[2][15]             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s1_inst/s0_en_r_reg[3]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_fft_0_0 | inst/fft_v1_0_S00_AXI_inst/myip_inst/fft_8p_inst/s2_inst/s1_en_r_reg[3]               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|twiddle     | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|twiddle     | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    28|
|2     |DSP48E1  |     4|
|3     |LUT1     |     2|
|4     |LUT2     |    44|
|5     |LUT3     |    45|
|6     |LUT4     |    57|
|7     |LUT5     |    71|
|8     |LUT6     |   133|
|9     |MUXF7    |    32|
|10    |RAM32M   |     5|
|11    |RAM32X1D |     2|
|12    |SRL16E   |    66|
|13    |FDCE     |    56|
|14    |FDRE     |   632|
|15    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2551.406 ; gain = 529.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2551.406 ; gain = 642.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2551.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2551.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 19a3bae
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:22 . Memory (MB): peak = 2551.406 ; gain = 1046.992
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-191]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-91]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-35]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-78]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-314]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-102]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-164]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-127]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-3]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Common 17-14]}  -suppress '. The existing rule will be replaced.
INFO: [Common 17-1381] The checkpoint 'C:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.runs/design_1_fft_0_0_synth_1/design_1_fft_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fft_0_0, cache-ID = e97a284be9a01f3e
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/project_files/Vivado_Zynq/fft_alter_pj/fft_alter_pj.runs/design_1_fft_0_0_synth_1/design_1_fft_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fft_0_0_utilization_synth.rpt -pb design_1_fft_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  9 11:13:22 2024...
