#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21d00870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21cffef0 .scope module, "tb_full_adder" "tb_full_adder" 3 2;
 .timescale -9 -12;
v0x21d270b0_0 .var "a", 0 0;
v0x21d271a0_0 .var "b", 0 0;
v0x21d272b0_0 .var "c", 0 0;
v0x21d273a0_0 .net "cout", 0 0, L_0x21d27a30;  1 drivers
v0x21d27440_0 .net "sum", 0 0, L_0x21d277d0;  1 drivers
S_0x21cffac0 .scope module, "uut" "full_adder" 3 6, 4 9 0, S_0x21cffef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x21d27a30 .functor OR 1, L_0x21d275f0, L_0x21d27910, C4<0>, C4<0>;
v0x21d26a00_0 .net "a", 0 0, v0x21d270b0_0;  1 drivers
v0x21d26ac0_0 .net "b", 0 0, v0x21d271a0_0;  1 drivers
v0x21d26b90_0 .net "c1", 0 0, L_0x21d275f0;  1 drivers
v0x21d26c90_0 .net "c2", 0 0, L_0x21d27910;  1 drivers
v0x21d26d60_0 .net "cin", 0 0, v0x21d272b0_0;  1 drivers
v0x21d26e50_0 .net "cout", 0 0, L_0x21d27a30;  alias, 1 drivers
v0x21d26ef0_0 .net "s1", 0 0, L_0x21d27580;  1 drivers
v0x21d26fe0_0 .net "sum", 0 0, L_0x21d277d0;  alias, 1 drivers
S_0x21ceb580 .scope module, "HA1" "half_adder" 4 15, 4 1 0, S_0x21cffac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x21d27580 .functor XOR 1, v0x21d270b0_0, v0x21d271a0_0, C4<0>, C4<0>;
L_0x21d275f0 .functor AND 1, v0x21d270b0_0, v0x21d271a0_0, C4<1>, C4<1>;
v0x21d12280_0 .net "a", 0 0, v0x21d270b0_0;  alias, 1 drivers
v0x21d260e0_0 .net "b", 0 0, v0x21d271a0_0;  alias, 1 drivers
v0x21d261a0_0 .net "carry", 0 0, L_0x21d275f0;  alias, 1 drivers
v0x21d26270_0 .net "sum", 0 0, L_0x21d27580;  alias, 1 drivers
S_0x21d263e0 .scope module, "HA2" "half_adder" 4 16, 4 1 0, S_0x21cffac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x21d277d0 .functor XOR 1, L_0x21d27580, v0x21d272b0_0, C4<0>, C4<0>;
L_0x21d27910 .functor AND 1, L_0x21d27580, v0x21d272b0_0, C4<1>, C4<1>;
v0x21d26650_0 .net "a", 0 0, L_0x21d27580;  alias, 1 drivers
v0x21d26720_0 .net "b", 0 0, v0x21d272b0_0;  alias, 1 drivers
v0x21d267c0_0 .net "carry", 0 0, L_0x21d27910;  alias, 1 drivers
v0x21d26890_0 .net "sum", 0 0, L_0x21d277d0;  alias, 1 drivers
    .scope S_0x21cffef0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d270b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d271a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d272b0_0, 0, 1;
    %vpi_call/w 3 16 "$dumpfile", "tb_full_adder.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x21cffac0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x21cffef0;
T_1 ;
    %delay 4000, 0;
    %load/vec4 v0x21d270b0_0;
    %addi 1, 0, 1;
    %store/vec4 v0x21d270b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x21cffef0;
T_2 ;
    %delay 2000, 0;
    %load/vec4 v0x21d271a0_0;
    %addi 1, 0, 1;
    %store/vec4 v0x21d271a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x21cffef0;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x21d272b0_0;
    %addi 1, 0, 1;
    %store/vec4 v0x21d272b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x21cffef0;
T_4 ;
    %vpi_call/w 3 24 "$monitor", "%b %b %b | %b %b", v0x21d270b0_0, v0x21d271a0_0, v0x21d272b0_0, v0x21d27440_0, v0x21d273a0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x21cffef0;
T_5 ;
    %delay 8000, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
