 
****************************************
Report : qor
Design : pipline_rca
Version: T-2022.03-SP5
Date   : Sat Sep  9 13:42:17 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:        117.72
  Critical Path Slack:          45.83
  Critical Path Clk Period:    180.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         20
  Hierarchical Port Count:         98
  Leaf Cell Count:                 36
  Buf/Inv Cell Count:              11
  Buf Cell Count:                   0
  Inv Cell Count:                  11
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        25
  Sequential Cell Count:           11
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       34.292160
  Noncombinational Area:    66.718080
  Buf/Inv Area:              7.698240
  Total Buffer Area:             0.00
  Total Inverter Area:           7.70
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               101.010239
  Design Area:             101.010239


  Design Rules
  -----------------------------------
  Total Number of Nets:            46
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.12
  Logic Optimization:                  0.14
  Mapping Optimization:                0.05
  -----------------------------------------
  Overall Compile Time:                2.27
  Overall Compile Wall Clock Time:     2.51

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
