
*** Running vivado
    with args -log eth100_loopback_rxtx.vds -m64 -mode batch -messageDb vivado.pb -notrace -source eth100_loopback_rxtx.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source eth100_loopback_rxtx.tcl -notrace
Command: synth_design -top eth100_loopback_rxtx -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17485 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1085.613 ; gain = 132.801 ; free physical = 47 ; free virtual = 4635
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'eth100_loopback_rxtx' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_loopback_rxtx.vhd:28]
	Parameter FRBUF_MEM_ADDR_W bound to: 9 - type: integer 
	Parameter IGAP_LEN bound to: 6 - type: integer 
	Parameter RXFIFO_DEPTH_W bound to: 4 - type: integer 
	Parameter TXFIFO_DEPTH_W bound to: 4 - type: integer 
	Parameter FRBUF_MEM_ADDR_W bound to: 9 - type: integer 
	Parameter M2_SUPPORT_WRITE bound to: 0 - type: bool 
	Parameter M2_READ_DELAY bound to: 1 - type: integer 
	Parameter RXFIFO_DEPTH_W bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'eth100_link_rx' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:10' bound to instance 'rx' of component 'eth100_link_rx' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_loopback_rxtx.vhd:77]
INFO: [Synth 8-638] synthesizing module 'eth100_link_rx' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:46]
	Parameter FRBUF_MEM_ADDR_W bound to: 9 - type: integer 
	Parameter M2_SUPPORT_WRITE bound to: 0 - type: bool 
	Parameter M2_READ_DELAY bound to: 1 - type: integer 
	Parameter RXFIFO_DEPTH_W bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'rmii_to_bytestream' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rmii_to_bytestream.vhd:7' bound to instance 'rmii2bs' of component 'rmii_to_bytestream' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:94]
INFO: [Synth 8-638] synthesizing module 'rmii_to_bytestream' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rmii_to_bytestream.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'rmii_to_bytestream' (1#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rmii_to_bytestream.vhd:21]
INFO: [Synth 8-3491] module 'rxlink_fsm' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_fsm.vhd:11' bound to instance 'rxfsm' of component 'rxlink_fsm' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:107]
INFO: [Synth 8-638] synthesizing module 'rxlink_fsm' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_fsm.vhd:30]
INFO: [Synth 8-3491] module 'CRC' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/crc.vhd:30' bound to instance 'fcs_checker' of component 'CRC' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_fsm.vhd:52]
INFO: [Synth 8-638] synthesizing module 'CRC' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/crc.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/crc.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'CRC' (2#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/crc.vhd:43]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_fsm.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'rxlink_fsm' (3#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_fsm.vhd:30]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'rxlink_cbuf_ctrl' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_cbuf_ctrl.vhd:11' bound to instance 'rxcbufctrl' of component 'rxlink_cbuf_ctrl' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:125]
INFO: [Synth 8-638] synthesizing module 'rxlink_cbuf_ctrl' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_cbuf_ctrl.vhd:42]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rxlink_cbuf_ctrl' (4#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/rxlink_cbuf_ctrl.vhd:42]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
	Parameter MEM_DATA_W bound to: 32 - type: integer 
	Parameter M2_SUPPORT_WRITE bound to: 0 - type: bool 
	Parameter M2_READ_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dp_dclk_ram_wr_rdwr' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_wr_rdwr.vhd:10' bound to instance 'rxcbuf' of component 'dp_dclk_ram_wr_rdwr' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:156]
INFO: [Synth 8-638] synthesizing module 'dp_dclk_ram_wr_rdwr' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_wr_rdwr.vhd:33]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
	Parameter MEM_DATA_W bound to: 32 - type: integer 
	Parameter M2_SUPPORT_WRITE bound to: 0 - type: bool 
	Parameter M2_READ_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dp_dclk_ram_wr_rdwr' (5#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_wr_rdwr.vhd:33]
	Parameter FIFO_DATA_W bound to: 9 - type: integer 
	Parameter FIFO_DEPTH_W bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_queue' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/fifo_queue.vhd:9' bound to instance 'pfqueue' of component 'fifo_queue' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:179]
INFO: [Synth 8-638] synthesizing module 'fifo_queue' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/fifo_queue.vhd:28]
	Parameter FIFO_DATA_W bound to: 9 - type: integer 
	Parameter FIFO_DEPTH_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_queue' (6#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/fifo_queue.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'eth100_link_rx' (7#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_rx.vhd:46]
	Parameter FRBUF_MEM_ADDR_W bound to: 9 - type: integer 
	Parameter FRTAG_W bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'loopback' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/loopback.vhd:13' bound to instance 'lb' of component 'loopback' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_loopback_rxtx.vhd:112]
INFO: [Synth 8-638] synthesizing module 'loopback' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/loopback.vhd:59]
	Parameter FRBUF_MEM_ADDR_W bound to: 9 - type: integer 
	Parameter FRTAG_W bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'loopback' (8#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/loopback.vhd:59]
	Parameter FRBUF_MEM_ADDR_W bound to: 9 - type: integer 
	Parameter IGAP_LEN bound to: 6 - type: integer 
	Parameter M1_SUPPORT_READ bound to: 0 - type: bool 
	Parameter M1_DELAY bound to: 1 - type: integer 
	Parameter TXFIFO_DEPTH_W bound to: 4 - type: integer 
	Parameter FRTAG_W bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'eth100_link_tx' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:10' bound to instance 'tx' of component 'eth100_link_tx' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_loopback_rxtx.vhd:157]
INFO: [Synth 8-638] synthesizing module 'eth100_link_tx' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:47]
	Parameter FRBUF_MEM_ADDR_W bound to: 9 - type: integer 
	Parameter IGAP_LEN bound to: 6 - type: integer 
	Parameter M1_SUPPORT_READ bound to: 0 - type: bool 
	Parameter M1_DELAY bound to: 1 - type: integer 
	Parameter TXFIFO_DEPTH_W bound to: 4 - type: integer 
	Parameter FRTAG_W bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'bytestream_to_rmii' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/bytestream_to_rmii.vhd:8' bound to instance 'bs2rmii' of component 'bytestream_to_rmii' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bytestream_to_rmii' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/bytestream_to_rmii.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'bytestream_to_rmii' (9#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/bytestream_to_rmii.vhd:23]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
	Parameter IGAP_LEN bound to: 6 - type: integer 
	Parameter FRTAG_W bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'txlink_fsm' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/txlink_fsm.vhd:10' bound to instance 'txlnkfsm' of component 'txlink_fsm' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:97]
INFO: [Synth 8-638] synthesizing module 'txlink_fsm' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/txlink_fsm.vhd:41]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
	Parameter IGAP_LEN bound to: 6 - type: integer 
	Parameter FRTAG_W bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'CRC' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/crc.vhd:30' bound to instance 'fcs_checker' of component 'CRC' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/txlink_fsm.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'txlink_fsm' (10#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/txlink_fsm.vhd:41]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
	Parameter MEM_DATA_W bound to: 32 - type: integer 
	Parameter M1_SUPPORT_READ bound to: 0 - type: bool 
	Parameter M1_DELAY bound to: 1 - type: integer 
	Parameter M2_SUPPORT_WRITE bound to: 0 - type: bool 
	Parameter M2_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dp_dclk_ram_2rdwr' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_2rdwr.vhd:10' bound to instance 'fbuf' of component 'dp_dclk_ram_2rdwr' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:127]
INFO: [Synth 8-638] synthesizing module 'dp_dclk_ram_2rdwr' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_2rdwr.vhd:37]
	Parameter MEM_ADDR_W bound to: 9 - type: integer 
	Parameter MEM_DATA_W bound to: 32 - type: integer 
	Parameter M1_SUPPORT_READ bound to: 0 - type: bool 
	Parameter M1_DELAY bound to: 1 - type: integer 
	Parameter M2_SUPPORT_WRITE bound to: 0 - type: bool 
	Parameter M2_DELAY bound to: 2 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_2rdwr.vhd:137]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_2rdwr.vhd:138]
WARNING: [Synth 8-3848] Net rm1_rdt in module/entity dp_dclk_ram_2rdwr does not have driver. [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_2rdwr.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'dp_dclk_ram_2rdwr' (11#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dp_dclk_ram_2rdwr.vhd:37]
	Parameter FIFO_DATA_W bound to: 18 - type: integer 
	Parameter FIFO_DEPTH_W bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_queue' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/fifo_queue.vhd:9' bound to instance 'pfqueue' of component 'fifo_queue' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:155]
INFO: [Synth 8-638] synthesizing module 'fifo_queue__parameterized1' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/fifo_queue.vhd:28]
	Parameter FIFO_DATA_W bound to: 18 - type: integer 
	Parameter FIFO_DEPTH_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_queue__parameterized1' (11#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/fifo_queue.vhd:28]
	Parameter DWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dclk_transport' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dclk_transport.vhd:9' bound to instance 'pfdeq_dclk' of component 'dclk_transport' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:184]
INFO: [Synth 8-638] synthesizing module 'dclk_transport' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dclk_transport.vhd:26]
	Parameter DWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dclk_transport' (12#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dclk_transport.vhd:26]
	Parameter DWIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'dclk_transport' declared at '/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dclk_transport.vhd:9' bound to instance 'rf_dclk' of component 'dclk_transport' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:198]
INFO: [Synth 8-638] synthesizing module 'dclk_transport__parameterized1' [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dclk_transport.vhd:26]
	Parameter DWIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dclk_transport__parameterized1' (12#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/dclk_transport.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'eth100_link_tx' (13#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_link_tx.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'eth100_loopback_rxtx' (14#1) [/home/jara/ownCloud-pluto/elektronika/etherlink-hdl/src/eth100_loopback_rxtx.vhd:28]
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[5] driven by constant 0
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[4] driven by constant 0
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[3] driven by constant 0
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1126.996 ; gain = 174.184 ; free physical = 51 ; free virtual = 4593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1126.996 ; gain = 174.184 ; free physical = 50 ; free virtual = 4593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.996 ; gain = 182.184 ; free physical = 50 ; free virtual = 4593
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5544] ROM "v[str]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'rxlink_fsm'
INFO: [Synth 8-5546] ROM "v[cnt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[cnt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[frlength]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v[fifo_empty]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'loopback'
INFO: [Synth 8-5544] ROM "v[en]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'txlink_fsm'
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[cnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[cnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[mii_strobe]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[memory][15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v[fifo_empty]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              rxpreamble |                              001 |                              010
                rxsfd_d5 |                              010 |                              011
               rxmacaddr |                              011 |                              100
               rxclidata |                              100 |                              101
               verifyfcs |                              101 |                              110
                 discard |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'rxlink_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                rd_mac_0 |                             0001 |                             0001
                rd_mac_1 |                             0010 |                             0010
                rd_mac_2 |                             0011 |                             0011
                wr_mac_0 |                             0100 |                             0100
                wr_mac_1 |                             0101 |                             0101
                wr_mac_2 |                             0110 |                             0110
            copy_ethtype |                             0111 |                             0111
              wrt_info_0 |                             1000 |                             1000
              wrt_info_1 |                             1001 |                             1001
              wrt_info_2 |                             1010 |                             1010
              wrt_info_3 |                             1011 |                             1011
              wrt_info_4 |                             1100 |                             1100
            copy_payload |                             1101 |                             1101
                    done |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'loopback'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              txpreamble |                              001 |                              001
                txsfd_d5 |                              010 |                              010
                  txdata |                              011 |                              011
                   txfcs |                              100 |                              100
                    igap |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'txlink_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1194.070 ; gain = 241.258 ; free physical = 51 ; free virtual = 4545
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 12    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 14    
	   5 Input      1 Bit         XORs := 20    
	   8 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               18 Bit    Registers := 20    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 48    
+---RAMs : 
	              16K Bit         RAMs := 2     
+---Muxes : 
	  15 Input     48 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	  15 Input      9 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	  21 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 60    
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eth100_loopback_rxtx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rmii_to_bytestream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CRC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 10    
	   8 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module rxlink_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	  21 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 4     
Module rxlink_cbuf_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dp_dclk_ram_wr_rdwr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fifo_queue 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module eth100_link_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module loopback 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
+---Registers : 
	               48 Bit    Registers := 2     
	                9 Bit    Registers := 5     
+---Muxes : 
	  15 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	  15 Input      9 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
Module bytestream_to_rmii 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module txlink_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module dp_dclk_ram_2rdwr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fifo_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module dclk_transport 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dclk_transport__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eth100_link_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1243.078 ; gain = 290.266 ; free physical = 53 ; free virtual = 4499
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rxfsm/v[cnt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxfsm/v[cnt]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[5] driven by constant 0
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[4] driven by constant 0
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[3] driven by constant 0
WARNING: [Synth 8-3917] design eth100_loopback_rxtx has port status_leds_o[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.078 ; gain = 298.266 ; free physical = 54 ; free virtual = 4491
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.078 ; gain = 298.266 ; free physical = 54 ; free virtual = 4491

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------+
|Module Name          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name              | 
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------+
|eth100_loopback_rxtx | rx/rxcbuf/memory_reg | 512 x 32               | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | eth100_loopback_rxtx/extram__3 | 
|eth100_loopback_rxtx | tx/fbuf/memory_reg   | 512 x 32               | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B | 1      | 0      | eth100_loopback_rxtx/extram__5 | 
+---------------------+----------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\rx/rxfsm/r_reg[b_dt][2] ' (FD) to '\rx/rmii2bs/r_reg[dt][0] '
INFO: [Synth 8-3886] merging instance '\rx/rxfsm/r_reg[b_dt][3] ' (FD) to '\rx/rmii2bs/r_reg[dt][1] '
INFO: [Synth 8-3886] merging instance '\rx/rxfsm/r_reg[b_dt][4] ' (FD) to '\rx/rmii2bs/r_reg[dt][2] '
INFO: [Synth 8-3886] merging instance '\rx/rxfsm/r_reg[b_dt][5] ' (FD) to '\rx/rmii2bs/r_reg[dt][3] '
INFO: [Synth 8-3886] merging instance '\rx/rxfsm/r_reg[b_dt][6] ' (FD) to '\rx/rmii2bs/r_reg[dt][4] '
INFO: [Synth 8-3886] merging instance '\rx/rxfsm/r_reg[b_dt][7] ' (FD) to '\rx/rmii2bs/r_reg[dt][5] '
INFO: [Synth 8-3886] merging instance '\rx/rmii_rst_1_reg ' (FD) to '\tx/rmii_rst_1_reg '
INFO: [Synth 8-3886] merging instance '\rx/rmii_rst_reg ' (FD) to '\tx/rmii_rst_reg '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/info1_rx_ovfs_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/info1_rx_sofs_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/info1_rx_frames_reg[31] )
INFO: [Synth 8-3886] merging instance '\tx/pfqueue/r_reg[fifo_level][4] ' (FDR) to '\tx/pfqueue/r_reg[fifo_full] '
INFO: [Synth 8-3886] merging instance '\rx/info_rx_ovfs_reg[31] ' (FD) to '\rx/info_rx_sofs_reg[31] '
INFO: [Synth 8-3886] merging instance '\rx/info_rx_sofs_reg[31] ' (FD) to '\rx/info_rx_frames_reg[31] '
INFO: [Synth 8-3886] merging instance '\rx/pfqueue/r_reg[fifo_level][4] ' (FDR) to '\rx/pfqueue/r_reg[fifo_full] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/info_rx_frames_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\rx/info1_rx_frames_reg[31] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/info1_rx_sofs_reg[31] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/info1_rx_ovfs_reg[31] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rxfsm/r_reg[b_dt][2] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rxfsm/r_reg[b_dt][3] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rxfsm/r_reg[b_dt][4] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rxfsm/r_reg[b_dt][5] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rxfsm/r_reg[b_dt][6] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rxfsm/r_reg[b_dt][7] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/info_rx_sofs_reg[31] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/info_rx_ovfs_reg[31] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/info_rx_frames_reg[31] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/pfqueue/r_reg[fifo_level][4] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/bs2rmii/r_reg[dv][0] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/strobe_latch_reg ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/strobe_tmp1_reg ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/strobe_tmp2_reg ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[17] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[16] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[15] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[14] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[13] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[12] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[11] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[10] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[9] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[8] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[7] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[6] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[5] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[4] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[3] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[2] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[1] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt_latch_reg[0] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[17] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[16] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[15] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[14] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[13] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[12] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[11] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[10] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[9] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[8] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[7] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[6] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[5] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[4] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[3] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[2] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[1] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/rf_dclk/dt2_reg[0] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\tx/pfqueue/r_reg[fifo_level][4] ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rmii_rst_1_reg ) is unused and will be removed from module eth100_loopback_rxtx.
WARNING: [Synth 8-3332] Sequential element (\rx/rmii_rst_reg ) is unused and will be removed from module eth100_loopback_rxtx.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 62 ; free virtual = 4460
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 62 ; free virtual = 4460

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 62 ; free virtual = 4460
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 62 ; free virtual = 4460

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 62 ; free virtual = 4460
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \rx/rxcbuf/memory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \tx/fbuf/memory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 58 ; free virtual = 4449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 59 ; free virtual = 4451
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 59 ; free virtual = 4451
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 59 ; free virtual = 4451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 59 ; free virtual = 4451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 60 ; free virtual = 4451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 60 ; free virtual = 4451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    44|
|3     |LUT1     |   162|
|4     |LUT2     |    86|
|5     |LUT3     |   171|
|6     |LUT4     |   111|
|7     |LUT5     |   158|
|8     |LUT6     |   475|
|9     |MUXF7    |    48|
|10    |MUXF8    |    18|
|11    |RAMB18E1 |     2|
|12    |FDRE     |  1271|
|13    |FDSE     |    20|
|14    |IBUF     |     6|
|15    |OBUF     |     9|
+------+---------+------+

Report Instance Areas: 
+------+------------------+---------------------------+------+
|      |Instance          |Module                     |Cells |
+------+------------------+---------------------------+------+
|1     |top               |                           |  2583|
|2     |  lb              |loopback                   |   498|
|3     |  rx              |eth100_link_rx             |  1067|
|4     |    pfqueue       |fifo_queue                 |   257|
|5     |    rmii2bs       |rmii_to_bytestream         |    58|
|6     |    rxcbuf        |dp_dclk_ram_wr_rdwr        |    59|
|7     |    rxcbufctrl    |rxlink_cbuf_ctrl           |   143|
|8     |    rxfsm         |rxlink_fsm                 |   181|
|9     |      fcs_checker |CRC_0                      |    92|
|10    |  tx              |eth100_link_tx             |   999|
|11    |    bs2rmii       |bytestream_to_rmii         |    21|
|12    |    fbuf          |dp_dclk_ram_2rdwr          |    19|
|13    |    pfdeq_dclk    |dclk_transport             |     6|
|14    |    pfqueue       |fifo_queue__parameterized1 |   479|
|15    |    txlnkfsm      |txlink_fsm                 |   244|
|16    |      fcs_checker |CRC                        |   130|
+------+------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 60 ; free virtual = 4451
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1298.117 ; gain = 253.504 ; free physical = 60 ; free virtual = 4451
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1298.117 ; gain = 345.305 ; free physical = 60 ; free virtual = 4451
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.129 ; gain = 353.098 ; free physical = 50 ; free virtual = 4398
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1409.148 ; gain = 0.000 ; free physical = 53 ; free virtual = 4396
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 20:48:19 2016...
