// Seed: 696538066
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  assign id_3 = id_0;
endmodule
