// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hier_func_popcnt (
        ap_ready,
        x_V,
        ap_return
);


output   ap_ready;
input  [15:0] x_V;
output  [4:0] ap_return;

wire   [0:0] p_Result_s_fu_44_p3;
wire   [0:0] p_Result_1_fu_56_p3;
wire   [0:0] p_Result_2_fu_68_p3;
wire   [1:0] zext_ln700_fu_64_p1;
wire   [1:0] zext_ln700_31_fu_76_p1;
wire   [1:0] add_ln700_fu_80_p2;
wire   [1:0] zext_ln791_fu_52_p1;
wire   [1:0] add_ln700_2_fu_86_p2;
wire   [0:0] p_Result_3_fu_96_p3;
wire   [0:0] p_Result_4_fu_108_p3;
wire   [0:0] p_Result_5_fu_120_p3;
wire   [0:0] p_Result_6_fu_132_p3;
wire   [2:0] zext_ln700_32_fu_92_p1;
wire   [2:0] zext_ln700_33_fu_104_p1;
wire   [1:0] zext_ln791_24_fu_128_p1;
wire   [1:0] zext_ln700_34_fu_140_p1;
wire   [1:0] add_ln700_32_fu_150_p2;
wire   [1:0] zext_ln791_23_fu_116_p1;
wire   [1:0] add_ln700_33_fu_156_p2;
wire   [2:0] zext_ln700_35_fu_162_p1;
wire   [2:0] add_ln700_31_fu_144_p2;
wire   [2:0] add_ln700_6_fu_166_p2;
wire   [0:0] p_Result_7_fu_176_p3;
wire   [0:0] p_Result_8_fu_188_p3;
wire   [0:0] p_Result_9_fu_200_p3;
wire   [0:0] p_Result_10_fu_212_p3;
wire   [0:0] p_Result_11_fu_224_p3;
wire   [0:0] p_Result_12_fu_236_p3;
wire   [0:0] p_Result_13_fu_248_p3;
wire   [0:0] p_Result_14_fu_260_p3;
wire   [3:0] zext_ln700_36_fu_172_p1;
wire   [3:0] zext_ln700_37_fu_184_p1;
wire   [1:0] zext_ln791_25_fu_196_p1;
wire   [1:0] zext_ln791_26_fu_208_p1;
wire   [1:0] add_ln700_35_fu_278_p2;
wire   [3:0] zext_ln700_39_fu_284_p1;
wire   [3:0] add_ln700_34_fu_272_p2;
wire   [1:0] zext_ln791_27_fu_220_p1;
wire   [1:0] zext_ln791_28_fu_232_p1;
wire   [1:0] add_ln700_37_fu_294_p2;
wire   [1:0] zext_ln791_30_fu_256_p1;
wire   [1:0] zext_ln700_38_fu_268_p1;
wire   [1:0] add_ln700_38_fu_304_p2;
wire   [1:0] zext_ln791_29_fu_244_p1;
wire   [1:0] add_ln700_39_fu_310_p2;
wire   [2:0] zext_ln700_41_fu_316_p1;
wire   [2:0] zext_ln700_40_fu_300_p1;
wire   [2:0] add_ln700_40_fu_320_p2;
wire   [3:0] zext_ln700_42_fu_326_p1;
wire   [3:0] add_ln700_36_fu_288_p2;
wire   [3:0] add_ln700_14_fu_330_p2;
wire   [0:0] p_Result_15_fu_340_p3;
wire   [4:0] zext_ln700_43_fu_336_p1;
wire   [4:0] zext_ln700_44_fu_348_p1;

assign add_ln700_14_fu_330_p2 = (zext_ln700_42_fu_326_p1 + add_ln700_36_fu_288_p2);

assign add_ln700_2_fu_86_p2 = (add_ln700_fu_80_p2 + zext_ln791_fu_52_p1);

assign add_ln700_31_fu_144_p2 = (zext_ln700_32_fu_92_p1 + zext_ln700_33_fu_104_p1);

assign add_ln700_32_fu_150_p2 = (zext_ln791_24_fu_128_p1 + zext_ln700_34_fu_140_p1);

assign add_ln700_33_fu_156_p2 = (add_ln700_32_fu_150_p2 + zext_ln791_23_fu_116_p1);

assign add_ln700_34_fu_272_p2 = (zext_ln700_36_fu_172_p1 + zext_ln700_37_fu_184_p1);

assign add_ln700_35_fu_278_p2 = (zext_ln791_25_fu_196_p1 + zext_ln791_26_fu_208_p1);

assign add_ln700_36_fu_288_p2 = (zext_ln700_39_fu_284_p1 + add_ln700_34_fu_272_p2);

assign add_ln700_37_fu_294_p2 = (zext_ln791_27_fu_220_p1 + zext_ln791_28_fu_232_p1);

assign add_ln700_38_fu_304_p2 = (zext_ln791_30_fu_256_p1 + zext_ln700_38_fu_268_p1);

assign add_ln700_39_fu_310_p2 = (add_ln700_38_fu_304_p2 + zext_ln791_29_fu_244_p1);

assign add_ln700_40_fu_320_p2 = (zext_ln700_41_fu_316_p1 + zext_ln700_40_fu_300_p1);

assign add_ln700_6_fu_166_p2 = (zext_ln700_35_fu_162_p1 + add_ln700_31_fu_144_p2);

assign add_ln700_fu_80_p2 = (zext_ln700_fu_64_p1 + zext_ln700_31_fu_76_p1);

assign ap_ready = 1'b1;

assign ap_return = (zext_ln700_43_fu_336_p1 + zext_ln700_44_fu_348_p1);

assign p_Result_10_fu_212_p3 = x_V[16'd10];

assign p_Result_11_fu_224_p3 = x_V[16'd11];

assign p_Result_12_fu_236_p3 = x_V[16'd12];

assign p_Result_13_fu_248_p3 = x_V[16'd13];

assign p_Result_14_fu_260_p3 = x_V[16'd14];

assign p_Result_15_fu_340_p3 = x_V[16'd15];

assign p_Result_1_fu_56_p3 = x_V[16'd1];

assign p_Result_2_fu_68_p3 = x_V[16'd2];

assign p_Result_3_fu_96_p3 = x_V[16'd3];

assign p_Result_4_fu_108_p3 = x_V[16'd4];

assign p_Result_5_fu_120_p3 = x_V[16'd5];

assign p_Result_6_fu_132_p3 = x_V[16'd6];

assign p_Result_7_fu_176_p3 = x_V[16'd7];

assign p_Result_8_fu_188_p3 = x_V[16'd8];

assign p_Result_9_fu_200_p3 = x_V[16'd9];

assign p_Result_s_fu_44_p3 = x_V[16'd0];

assign zext_ln700_31_fu_76_p1 = p_Result_2_fu_68_p3;

assign zext_ln700_32_fu_92_p1 = add_ln700_2_fu_86_p2;

assign zext_ln700_33_fu_104_p1 = p_Result_3_fu_96_p3;

assign zext_ln700_34_fu_140_p1 = p_Result_6_fu_132_p3;

assign zext_ln700_35_fu_162_p1 = add_ln700_33_fu_156_p2;

assign zext_ln700_36_fu_172_p1 = add_ln700_6_fu_166_p2;

assign zext_ln700_37_fu_184_p1 = p_Result_7_fu_176_p3;

assign zext_ln700_38_fu_268_p1 = p_Result_14_fu_260_p3;

assign zext_ln700_39_fu_284_p1 = add_ln700_35_fu_278_p2;

assign zext_ln700_40_fu_300_p1 = add_ln700_37_fu_294_p2;

assign zext_ln700_41_fu_316_p1 = add_ln700_39_fu_310_p2;

assign zext_ln700_42_fu_326_p1 = add_ln700_40_fu_320_p2;

assign zext_ln700_43_fu_336_p1 = add_ln700_14_fu_330_p2;

assign zext_ln700_44_fu_348_p1 = p_Result_15_fu_340_p3;

assign zext_ln700_fu_64_p1 = p_Result_1_fu_56_p3;

assign zext_ln791_23_fu_116_p1 = p_Result_4_fu_108_p3;

assign zext_ln791_24_fu_128_p1 = p_Result_5_fu_120_p3;

assign zext_ln791_25_fu_196_p1 = p_Result_8_fu_188_p3;

assign zext_ln791_26_fu_208_p1 = p_Result_9_fu_200_p3;

assign zext_ln791_27_fu_220_p1 = p_Result_10_fu_212_p3;

assign zext_ln791_28_fu_232_p1 = p_Result_11_fu_224_p3;

assign zext_ln791_29_fu_244_p1 = p_Result_12_fu_236_p3;

assign zext_ln791_30_fu_256_p1 = p_Result_13_fu_248_p3;

assign zext_ln791_fu_52_p1 = p_Result_s_fu_44_p3;

endmodule //hier_func_popcnt
