// Seed: 2506416426
module module_0;
  uwire id_1;
  tri1  id_2;
  id_3(
      .id_0(id_2 - id_1)
  );
  assign module_1.id_1 = 0;
  assign id_2 = 1;
  assign module_3.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3
);
  always id_0 <= 1;
  module_0 modCall_1 ();
  assign id_0 = 1'h0;
endmodule
module module_2 ();
  module_0 modCall_1 ();
  wire id_1;
endmodule
module module_3 (
    input wand id_0
);
  assign id_2 = 1;
  supply1 id_3 = ~1;
  assign id_2 = id_3 == id_0;
  module_0 modCall_1 ();
  tri1 id_4 = id_3;
  assign id_3 = 1 && 1;
endmodule
