
Program                          : pcbmerge
Version                          : 1.7.3
Date                             : 21.Mar 2020 23:42:04
Input file                       : Y:\Altium Projects\Camera Powersupply\PDNAnalyzer_Output\Camera Powersupply Board\Regulator Simulation\Results\tmp\design.dar
Control file                     : Y:\Altium Projects\Camera Powersupply\PDNAnalyzer_Output\Camera Powersupply Board\Regulator Simulation\Results\tmp\tmp-solverccd\peecmodel.opt
Selection file                   : 
Result file                      : Y:\Altium Projects\Camera Powersupply\PDNAnalyzer_Output\Camera Powersupply Board\Regulator Simulation\Results\tmp\tmp-solverccd\peecmodel.pci
Error file                       : Y:\Altium Projects\Camera Powersupply\PDNAnalyzer_Output\Camera Powersupply Board\Regulator Simulation\Results\tmp\IRDROPRESULTS\logfile.log



No. Signal Capacitive Areas      : 14382
No. Reference Capacitive Areas   : 0
No. Signal Inductive Segments    : 25188
No. Reference Inductive Segments : 0
No. Via Inductive Segments       : 254
No. Dielectric Elements          : 0

No. Terminals                    : 96

Runtime                          : 6 sec 

