{"auto_keywords": [{"score": 0.03869507098334237, "phrase": "nocs"}, {"score": 0.00481495049065317, "phrase": "gals_architectures"}, {"score": 0.0041666157975446564, "phrase": "new_design_paradigm"}, {"score": 0.003997891221012094, "phrase": "communication_infrastructures"}, {"score": 0.003835972725191194, "phrase": "large_multiprocessor_socs"}, {"score": 0.0033883824438527316, "phrase": "gals_technique"}, {"score": 0.0028715299874549245, "phrase": "synchronous_clock_signal"}, {"score": 0.0026986685585382347, "phrase": "entire_chip_area"}, {"score": 0.0022399174232611853, "phrase": "distributed_noc"}, {"score": 0.0021049977753042253, "phrase": "gals_environment"}], "paper_keywords": [""], "paper_abstract": "Networks on chips constitute a new design paradigm for communication infrastructures in large multiprocessor SoCs. NoCs can use the GALS technique to address the difficulty of distributing a synchronous clock signal on the entire chip area. This article describes two approaches to implementing a distributed NoC in a GALS environment.", "paper_title": "Multisynchronous and Fully Asynchronous NoCs for GALS Architectures", "paper_id": "WOS:000261394400008"}