/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi_rx_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/27/11 10:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:05:04 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_hdmi_rx_0.h $
 * 
 * Hydra_Software_Devel/1   10/27/11 10:43p vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_RX_0_H__
#define BCHP_HDMI_RX_0_H__

/***************************************************************************
 *HDMI_RX_0 - HDMI Receiver Control Registers 0
 ***************************************************************************/
#define BCHP_HDMI_RX_0_CORE_REV                  0x006a8000 /* HDMI Core Revision Number */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0   0x006a8004 /* First HDMI Receiver Digital Front End Configuration Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1   0x006a8008 /* Second HDMI Receiver Digital Front End Configuration Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL     0x006a800c /* HDMI Receiver Digital Front End Control Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG 0x006a8010 /* HDMI Receiver Digital Front End Test Configuration Register */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON 0x006a8014 /* HDMI Receiver Digital Front End Test Monitor Register */
#define BCHP_HDMI_RX_0_HDCP_BKSV_0               0x006a8018 /* HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1               0x006a801c /* HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space */
#define BCHP_HDMI_RX_0_HDCP_CONFIG               0x006a8020 /* HDCP Configuration Settings */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0           0x006a8024 /* First of 2 registers used to load the KSV FIFO For HDCP Repeater Applications */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1           0x006a8028 /* Second of 2 registers used to load the KSV FIFO For HDCP Repeater Applications */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0   0x006a802c /* KSV FIFO Readback register 0 */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1   0x006a8030 /* KSV FIFO Readback register 1 */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL      0x006a8034 /* HDCP Repeater Control Register */
#define BCHP_HDMI_RX_0_HDCP_KEY_0                0x006a8038 /* Key Load Register for HDCP authentication testing */
#define BCHP_HDMI_RX_0_HDCP_KEY_1                0x006a803c /* Key Load Register for HDCP authentication testing */
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG        0x006a8040 /* HDCP INTEGRITY Check Configuration Parameters. */
#define BCHP_HDMI_RX_0_HDCP_DEBUG                0x006a8044 /* HDCP Debug Registers */
#define BCHP_HDMI_RX_0_HDCP_STATUS               0x006a8048 /* HDCP Status information */
#define BCHP_HDMI_RX_0_MISC_CONTROL              0x006a804c /* Miscellaneous General Control Bits for the HDMI Rx Core */
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG        0x006a8050 /* HDCP I<sup><small>2</sup></small>C Configuration */
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG         0x006a8054 /* HDCP I<sup><small>2</sup></small>C Configuration */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2    0x006a8058 /* HDCP I<sup><small>2</sup></small>C Configuration */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE        0x006a805c /* HDCP I<sup><small>2</sup></small>C Initialization and Monitoring */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0     0x006a8060 /* Defines the window position to capture the general control packet */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1     0x006a8064 /* Defines the window latency delay through BCH block */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR 0x006a8068 /* Debug visibility into HDCP I<sup><small>2</sup></small>C transactions */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_0           0x006a806c /* Debug visibility into HDCP receiver KSV 31:0 */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1           0x006a8070 /* Debug visibility into HDCP receiver KSV 39:32 */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ            0x006a8074 /* Debug visibility into HDCP link verification RI and PJ values */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_0           0x006a8078 /* Debug visibility into HDCP transmitter KSV 31:0 */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1           0x006a807c /* Debug visibility into HDCP transmitter KSV 39:32 */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO            0x006a8080 /* Debug visibility into HDCP transmitter AINFO */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_0             0x006a8084 /* Debug visibility into HDCP transmitter session random number - AN 31:0 */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_1             0x006a8088 /* Debug visibility into HDCP transmitter session random number - AN 63:32 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_0           0x006a808c /* Debug visibility into HDCP Verification Value Bits 31:0 - H0 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_1           0x006a8090 /* Debug visibility into HDCP Verification Value Bits 63:32 - H1 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_2           0x006a8094 /* Debug visibility into HDCP Verification Value Bits 95:64 - H2 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_3           0x006a8098 /* Debug visibility into HDCP Verification Value Bits 127:96 - H3 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_4           0x006a809c /* Debug visibility into HDCP Verification Value Bits 159:128 - H4 */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS 0x006a80a0 /* Debug visibility into HDCP Bcaps and Bstatus */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0  0x006a80a4 /* I<sup><small>2</sup></small>C debug register space address E0 to E3 */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1  0x006a80a8 /* I<sup><small>2</sup></small>C debug register space address E4 to E7 */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2  0x006a80ac /* I<sup><small>2</sup></small>C debug register space address E8 to EB */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3  0x006a80b0 /* I<sup><small>2</sup></small>C debug register space address EC to EF */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG               0x006a80b4 /* Data Island Error Correction Control Register */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS   0x006a80b8 /* Monitor which Packets Updated */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL  0x006a80bc /* Control the Packet RAM */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG  0x006a80c0 /* Enable the  PACKET_UPDATE */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE     0x006a80c4 /* Enable the  PACKET_UPDATE Interrupt */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT   0x006a80c8 /* Control Register for Packet Stop Sync Selection */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0 0x006a80cc /* Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1 0x006a80d0 /* Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2 0x006a80d4 /* Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3 0x006a80d8 /* Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4 0x006a80dc /* Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5 0x006a80e0 /* Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6 0x006a80e4 /* Control register for Packet Stop Detect Circuit */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT 0x006a80e8 /* Control register to enable the Packet Stop Detection Circuit for each type of packet */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS 0x006a80ec /* Status of Packet Stop Detection Circuit */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT  0x006a80f0 /* Control to Clear the Stop Detected Bits */
#define BCHP_HDMI_RX_0_MASK_PACKET_STOP_DETECT   0x006a80f4 /* Packet Processor: Mask the packet stop detection */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS 0x006a80f8 /* HDMI Cyclic Time Stamp */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N  0x006a80fc /* HDMI N Value for Computing the Cyclic Time Stamp */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0 0x006a8100 /* Packet Processor: Audio Channel Status Bits 31:0 */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4 0x006a8104 /* Packet Processor: Audio Channel Status Bits 63:32 */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG      0x006a8108 /* Packet Processor Configuration register */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1             0x006a810c /* Audio Packet Clock Recovery PKT_ACR_CFG_1 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2             0x006a8110 /* Audio Packet Clock Recovery PKT_ACR_CFG_2 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3             0x006a8114 /* Audio Packet Clock Recovery PKT_ACR_CFG_3 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4             0x006a8118 /* Audio Packet Clock Recovery PKT_ACR_CFG_4 */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5             0x006a811c /* Audio Packet Clock Recovery PKT_ACR_CFG_5 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_0          0x006a8120 /* Audio Packet Clock Recovery PKT_ACR_STATUS_0 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_1          0x006a8124 /* Audio Packet Clock Recovery PKT_ACR_STATUS_1 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2          0x006a8128 /* Audio Packet Clock Recovery PKT_ACR_STATUS_2 */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3          0x006a812c /* Audio Packet Clock Recovery PKT_ACR_STATUS_3 */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT 0x006a8130 /* Packet Processor: Configure MAI Bus output format word */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0        0x006a8134 /* Ram Packet Type Definitions for 0 - 3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1        0x006a8138 /* Ram Packet Type Definitions for 4 - 7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2        0x006a813c /* Ram Packet Type Definitions for 8 - 11 */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3        0x006a8140 /* Ram Packet Type Definitions for 12 - 15 <FONT COLOR=red>NOTE: 2 NEW, packet 13 is not read only any more</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4        0x006a8144 /* Ram Packet Type Definitions for 16 - 19 <FONT COLOR=red>NOTE: 4 NEW</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5        0x006a8148 /* Ram Packet Type Definitions for 20 - 23 <FONT COLOR=red>NOTE: 4 NEW</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6        0x006a814c /* Ram Packet Type Definitions for 24 - 27 <FONT COLOR=red>NOTE: 4 NEW packet 27 replaces packet 13's functionality</FONT> */
#define BCHP_HDMI_RX_0_PERT_STATUS               0x006a8150 /* General PERT Status Information */
#define BCHP_HDMI_RX_0_PERT_CONFIG               0x006a8154 /* PERT Configuration Register */
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE 0x006a8158 /* PERT LFSR Feedback Mask Register */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE      0x006a815c /* PERT Test Bit Selection Register */
#define BCHP_HDMI_RX_0_PERT_DATA                 0x006a8160 /* PERT Constant data Register */
#define BCHP_HDMI_RX_0_PERT_PIXEL_COUNT          0x006a8164 /* PERT Pixel Count Register */
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT    0x006a8168 /* PERT Pixel Error Count Register */
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT 0x006a816c /* PERT Red Pixel Error Count Register */
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT 0x006a8170 /* PERT Green Pixel Error Count  Register */
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT 0x006a8174 /* PERT Blue Pixel Error Count  Register */
#define BCHP_HDMI_RX_0_PRBS_CH_0                 0x006a8178 /* PRBS Channel 0 Pixel Count */
#define BCHP_HDMI_RX_0_PRBS_CH_1                 0x006a817c /* PRBS Channel 1 Pixel Count */
#define BCHP_HDMI_RX_0_PRBS_CH_2                 0x006a8180 /* PRBS Channel 2 Pixel Count */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS          0x006a8184 /* PRBS Channel 0 Status */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS          0x006a8188 /* PRBS Channel 1 Status */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS          0x006a818c /* PRBS Channel 2 Status */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG        0x006a8190 /* Configure which events are available for counting */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00     0x006a8194 /* Enable Event Counter 0 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01     0x006a8198 /* Enable Event Counter 0 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10     0x006a819c /* Enable Event Counter 1 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11     0x006a81a0 /* Enable Event Counter 1 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20     0x006a81a4 /* Enable Event Counter 2 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21     0x006a81a8 /* Enable Event Counter 2 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30     0x006a81ac /* Enable Event Counter 3 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31     0x006a81b0 /* Enable Event Counter 3 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40     0x006a81b4 /* Enable Event Counter 4 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41     0x006a81b8 /* Enable Event Counter 4 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50     0x006a81bc /* Enable Event Counter 5 Bits */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51     0x006a81c0 /* Enable Event Counter 5 Bits */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT   0x006a81c4 /* Counters 0 and 1 to Monitor Events for Test and Debug */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT   0x006a81c8 /* Counters 2 and 3 to Monitor Events for Test and Debug */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT   0x006a81cc /* Counters 4 and 5 to Monitor Events for Test and Debug */
#define BCHP_HDMI_RX_0_SYS_CLK_CNTR              0x006a81d0 /* Count system clocks to provide a test time base. */
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS    0x006a81d4 /* Used to determine which error triggered the error interrupt */
#define BCHP_HDMI_RX_0_MISC_STATUS               0x006a81d8 /* Miscellaneous Status Info about the HDMI RX Core */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION   0x006a81dc /* Configure which data is output on the test port */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG            0x006a81e0 /* Video Format Detection Circuit Configuration Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS  0x006a81e4 /* Video Format Detection Circuit Update Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR   0x006a81e8 /* Video Format Detection Circuit Clear Update Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_1              0x006a81ec /* VID_FORMAT_1  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_2              0x006a81f0 /* VID_FORMAT_2  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_3              0x006a81f4 /* VID_FORMAT_3  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_4              0x006a81f8 /* VID_FORMAT_4  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_5              0x006a81fc /* VID_FORMAT_5  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_6              0x006a8200 /* VID_FORMAT_6  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_7              0x006a8204 /* VID_FORMAT_7  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_8              0x006a8208 /* VID_FORMAT_8  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_9              0x006a820c /* VID_FORMAT_9  Register */
#define BCHP_HDMI_RX_0_FORMAT_DET_10             0x006a8210 /* VID_FORMAT_10  Register */
#define BCHP_HDMI_RX_0_HSYNC_CNT                 0x006a8214 /* HSYNC_CNT  Register */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0          0x006a8218 /* VSYNC_CNT_FIELD0  Register */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1          0x006a821c /* VSYNC_CNT_FIELD1  Register */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1    0x006a8220 /* Configuration For HDMI 1.3 features */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2    0x006a8224 /* Configuration For HDMI 1.3 features */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1 0x006a8228 /* Status For HDMI 1.3 features */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG    0x006a822c /* I2C_FREQ_DETECTION_CFG */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1 0x006a8230 /* I2C_FREQ_DETECTION_CNTRL1 */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2 0x006a8234 /* I2C_FREQ_DETECTION_CNTRL2 */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1 0x006a8238 /* I2C_FREQ_DETECTION_STATUS1 */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2 0x006a823c /* I2C_FREQ_DETECTION_STATUS2 */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL 0x006a8240 /* I2C_GEN_START_STOP_CONTROL */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP         0x006a8244 /* AUDIO_CHANNEL_MAP */
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS          0x006a8248 /* CH_REPLACE_ZEROS */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE         0x006a824c /* AUDIO_PACKET_TYPE */
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA           0x006a8250 /* AUDIO_TEST_DATA */
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG         0x006a8254 /* AUDIO_TEST_CONFIG */
#define BCHP_HDMI_RX_0_ACR_ERROR                 0x006a8258 /* ACR_ERROR */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG 0x006a825c /* AUDIO_CHANNEL_STATUS_CONFIG */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG            0x006a8260 /* AUDIO_MUTE_CFG */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG            0x006a8264 /* VIDEO_MUTE_CFG */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS         0x006a8268 /* VIDEO_MUTE_STATUS */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR   0x006a826c /* VIDEO_MUTE_STATUS_CLEAR */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1         0x006a8270 /* RGB Pixel Monitor Configuration Register 1 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2         0x006a8274 /* RGB Pixel Monitor Configuration Register 2 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3         0x006a8278 /* RGB Pixel Monitor Configuration Register 3 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4         0x006a827c /* RGB Pixel Monitor Configuration Register 4 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1      0x006a8280 /* RGB Pixel Monitor Status Register 1 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2      0x006a8284 /* RGB Pixel Monitor Status Register 2 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3      0x006a8288 /* RGB Pixel Monitor Status Register 3 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4      0x006a828c /* RGB Pixel Monitor Status Register 4 */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5      0x006a8290 /* RGB Pixel Monitor Status Register 5 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER       0x006a8294 /* <FONT COLOR=D08000>RAM Packet 0, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW 0x006a8298 /* RAM Packet 0, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH 0x006a829c /* RAM Packet 0, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW 0x006a82a0 /* RAM Packet 0, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH 0x006a82a4 /* RAM Packet 0, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW 0x006a82a8 /* RAM Packet 0, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH 0x006a82ac /* RAM Packet 0, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW 0x006a82b0 /* RAM Packet 0, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH 0x006a82b4 /* RAM Packet 0, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER       0x006a82b8 /* <FONT COLOR=D08000>RAM Packet 1, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW 0x006a82bc /* RAM Packet 1, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH 0x006a82c0 /* RAM Packet 1, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW 0x006a82c4 /* RAM Packet 1, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH 0x006a82c8 /* RAM Packet 1, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW 0x006a82cc /* RAM Packet 1, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH 0x006a82d0 /* RAM Packet 1, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW 0x006a82d4 /* RAM Packet 1, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH 0x006a82d8 /* RAM Packet 1, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER       0x006a82dc /* <FONT COLOR=D08000>RAM Packet 2, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW 0x006a82e0 /* RAM Packet 2, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH 0x006a82e4 /* RAM Packet 2, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW 0x006a82e8 /* RAM Packet 2, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH 0x006a82ec /* RAM Packet 2, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW 0x006a82f0 /* RAM Packet 2, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH 0x006a82f4 /* RAM Packet 2, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW 0x006a82f8 /* RAM Packet 2, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH 0x006a82fc /* RAM Packet 2, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER       0x006a8300 /* <FONT COLOR=D08000>RAM Packet 3, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW 0x006a8304 /* RAM Packet 3, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH 0x006a8308 /* RAM Packet 3, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW 0x006a830c /* RAM Packet 3, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH 0x006a8310 /* RAM Packet 3, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW 0x006a8314 /* RAM Packet 3, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH 0x006a8318 /* RAM Packet 3, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW 0x006a831c /* RAM Packet 3, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH 0x006a8320 /* RAM Packet 3, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER       0x006a8324 /* <FONT COLOR=D08000>RAM Packet 4, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW 0x006a8328 /* RAM Packet 4, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH 0x006a832c /* RAM Packet 4, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW 0x006a8330 /* RAM Packet 4, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH 0x006a8334 /* RAM Packet 4, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW 0x006a8338 /* RAM Packet 4, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH 0x006a833c /* RAM Packet 4, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW 0x006a8340 /* RAM Packet 4, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH 0x006a8344 /* RAM Packet 4, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER       0x006a8348 /* <FONT COLOR=D08000>RAM Packet 5, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW 0x006a834c /* RAM Packet 5, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH 0x006a8350 /* RAM Packet 5, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW 0x006a8354 /* RAM Packet 5, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH 0x006a8358 /* RAM Packet 5, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW 0x006a835c /* RAM Packet 5, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH 0x006a8360 /* RAM Packet 5, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW 0x006a8364 /* RAM Packet 5, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH 0x006a8368 /* RAM Packet 5, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER       0x006a836c /* <FONT COLOR=D08000>RAM Packet 6, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW 0x006a8370 /* RAM Packet 6, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH 0x006a8374 /* RAM Packet 6, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW 0x006a8378 /* RAM Packet 6, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH 0x006a837c /* RAM Packet 6, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW 0x006a8380 /* RAM Packet 6, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH 0x006a8384 /* RAM Packet 6, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW 0x006a8388 /* RAM Packet 6, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH 0x006a838c /* RAM Packet 6, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER       0x006a8390 /* <FONT COLOR=D08000>RAM Packet 7, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW 0x006a8394 /* RAM Packet 7, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH 0x006a8398 /* RAM Packet 7, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW 0x006a839c /* RAM Packet 7, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH 0x006a83a0 /* RAM Packet 7, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW 0x006a83a4 /* RAM Packet 7, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH 0x006a83a8 /* RAM Packet 7, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW 0x006a83ac /* RAM Packet 7, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH 0x006a83b0 /* RAM Packet 7, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER       0x006a83b4 /* <FONT COLOR=D08000>RAM Packet 8, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW 0x006a83b8 /* RAM Packet 8, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH 0x006a83bc /* RAM Packet 8, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW 0x006a83c0 /* RAM Packet 8, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH 0x006a83c4 /* RAM Packet 8, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW 0x006a83c8 /* RAM Packet 8, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH 0x006a83cc /* RAM Packet 8, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW 0x006a83d0 /* RAM Packet 8, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH 0x006a83d4 /* RAM Packet 8, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER       0x006a83d8 /* <FONT COLOR=D08000>RAM Packet 9, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW 0x006a83dc /* RAM Packet 9, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH 0x006a83e0 /* RAM Packet 9, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW 0x006a83e4 /* RAM Packet 9, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH 0x006a83e8 /* RAM Packet 9, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW 0x006a83ec /* RAM Packet 9, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH 0x006a83f0 /* RAM Packet 9, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW 0x006a83f4 /* RAM Packet 9, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH 0x006a83f8 /* RAM Packet 9, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER      0x006a83fc /* <FONT COLOR=D08000>RAM Packet 10, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW 0x006a8400 /* RAM Packet 10, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH 0x006a8404 /* RAM Packet 10, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW 0x006a8408 /* RAM Packet 10, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH 0x006a840c /* RAM Packet 10, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW 0x006a8410 /* RAM Packet 10, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH 0x006a8414 /* RAM Packet 10, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW 0x006a8418 /* RAM Packet 10, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH 0x006a841c /* RAM Packet 10, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER      0x006a8420 /* <FONT COLOR=D08000>RAM Packet 11, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW 0x006a8424 /* RAM Packet 11, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH 0x006a8428 /* RAM Packet 11, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW 0x006a842c /* RAM Packet 11, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH 0x006a8430 /* RAM Packet 11, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW 0x006a8434 /* RAM Packet 11, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH 0x006a8438 /* RAM Packet 11, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW 0x006a843c /* RAM Packet 11, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH 0x006a8440 /* RAM Packet 11, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER      0x006a8444 /* <FONT COLOR=D08000>RAM Packet 12, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW 0x006a8448 /* RAM Packet 12, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH 0x006a844c /* RAM Packet 12, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW 0x006a8450 /* RAM Packet 12, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH 0x006a8454 /* RAM Packet 12, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW 0x006a8458 /* RAM Packet 12, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH 0x006a845c /* RAM Packet 12, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW 0x006a8460 /* RAM Packet 12, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH 0x006a8464 /* RAM Packet 12, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER      0x006a8468 /* <FONT COLOR=D08000>RAM Packet 13, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW 0x006a846c /* RAM Packet 13, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH 0x006a8470 /* RAM Packet 13, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW 0x006a8474 /* RAM Packet 13, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH 0x006a8478 /* RAM Packet 13, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW 0x006a847c /* RAM Packet 13, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH 0x006a8480 /* RAM Packet 13, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW 0x006a8484 /* RAM Packet 13, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH 0x006a8488 /* RAM Packet 13, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER      0x006a848c /* <FONT COLOR=D08000>RAM Packet 14, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW 0x006a8490 /* RAM Packet 14, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH 0x006a8494 /* RAM Packet 14, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW 0x006a8498 /* RAM Packet 14, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH 0x006a849c /* RAM Packet 14, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW 0x006a84a0 /* RAM Packet 14, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH 0x006a84a4 /* RAM Packet 14, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW 0x006a84a8 /* RAM Packet 14, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH 0x006a84ac /* RAM Packet 14, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER      0x006a84b0 /* <FONT COLOR=D08000>RAM Packet 15, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW 0x006a84b4 /* RAM Packet 15, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH 0x006a84b8 /* RAM Packet 15, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW 0x006a84bc /* RAM Packet 15, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH 0x006a84c0 /* RAM Packet 15, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW 0x006a84c4 /* RAM Packet 15, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH 0x006a84c8 /* RAM Packet 15, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW 0x006a84cc /* RAM Packet 15, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH 0x006a84d0 /* RAM Packet 15, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER      0x006a84d4 /* <FONT COLOR=D08000>RAM Packet 16, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW 0x006a84d8 /* RAM Packet 16, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH 0x006a84dc /* RAM Packet 16, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW 0x006a84e0 /* RAM Packet 16, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH 0x006a84e4 /* RAM Packet 16, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW 0x006a84e8 /* RAM Packet 16, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH 0x006a84ec /* RAM Packet 16, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW 0x006a84f0 /* RAM Packet 16, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH 0x006a84f4 /* RAM Packet 16, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER      0x006a84f8 /* <FONT COLOR=D08000>RAM Packet 17, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW 0x006a84fc /* RAM Packet 17, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH 0x006a8500 /* RAM Packet 17, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW 0x006a8504 /* RAM Packet 17, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH 0x006a8508 /* RAM Packet 17, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW 0x006a850c /* RAM Packet 17, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH 0x006a8510 /* RAM Packet 17, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW 0x006a8514 /* RAM Packet 17, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH 0x006a8518 /* RAM Packet 17, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER      0x006a851c /* <FONT COLOR=D08000>RAM Packet 18, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW 0x006a8520 /* RAM Packet 18, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH 0x006a8524 /* RAM Packet 18, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW 0x006a8528 /* RAM Packet 18, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH 0x006a852c /* RAM Packet 18, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW 0x006a8530 /* RAM Packet 18, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH 0x006a8534 /* RAM Packet 18, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW 0x006a8538 /* RAM Packet 18, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH 0x006a853c /* RAM Packet 18, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER      0x006a8540 /* <FONT COLOR=D08000>RAM Packet 19, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW 0x006a8544 /* RAM Packet 19, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH 0x006a8548 /* RAM Packet 19, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW 0x006a854c /* RAM Packet 19, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH 0x006a8550 /* RAM Packet 19, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW 0x006a8554 /* RAM Packet 19, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH 0x006a8558 /* RAM Packet 19, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW 0x006a855c /* RAM Packet 19, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH 0x006a8560 /* RAM Packet 19, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER      0x006a8564 /* <FONT COLOR=D08000>RAM Packet 20, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW 0x006a8568 /* RAM Packet 20, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH 0x006a856c /* RAM Packet 20, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW 0x006a8570 /* RAM Packet 20, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH 0x006a8574 /* RAM Packet 20, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW 0x006a8578 /* RAM Packet 20, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH 0x006a857c /* RAM Packet 20, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW 0x006a8580 /* RAM Packet 20, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH 0x006a8584 /* RAM Packet 20, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER      0x006a8588 /* <FONT COLOR=D08000>RAM Packet 21, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW 0x006a858c /* RAM Packet 21, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH 0x006a8590 /* RAM Packet 21, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW 0x006a8594 /* RAM Packet 21, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH 0x006a8598 /* RAM Packet 21, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW 0x006a859c /* RAM Packet 21, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH 0x006a85a0 /* RAM Packet 21, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW 0x006a85a4 /* RAM Packet 21, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH 0x006a85a8 /* RAM Packet 21, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER      0x006a85ac /* <FONT COLOR=D08000>RAM Packet 22, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW 0x006a85b0 /* RAM Packet 22, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH 0x006a85b4 /* RAM Packet 22, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW 0x006a85b8 /* RAM Packet 22, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH 0x006a85bc /* RAM Packet 22, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW 0x006a85c0 /* RAM Packet 22, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH 0x006a85c4 /* RAM Packet 22, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW 0x006a85c8 /* RAM Packet 22, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH 0x006a85cc /* RAM Packet 22, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER      0x006a85d0 /* <FONT COLOR=D08000>RAM Packet 23, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW 0x006a85d4 /* RAM Packet 23, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH 0x006a85d8 /* RAM Packet 23, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW 0x006a85dc /* RAM Packet 23, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH 0x006a85e0 /* RAM Packet 23, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW 0x006a85e4 /* RAM Packet 23, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH 0x006a85e8 /* RAM Packet 23, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW 0x006a85ec /* RAM Packet 23, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH 0x006a85f0 /* RAM Packet 23, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER      0x006a85f4 /* <FONT COLOR=D08000>RAM Packet 24, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW 0x006a85f8 /* RAM Packet 24, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH 0x006a85fc /* RAM Packet 24, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW 0x006a8600 /* RAM Packet 24, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH 0x006a8604 /* RAM Packet 24, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW 0x006a8608 /* RAM Packet 24, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH 0x006a860c /* RAM Packet 24, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW 0x006a8610 /* RAM Packet 24, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH 0x006a8614 /* RAM Packet 24, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER      0x006a8618 /* <FONT COLOR=D08000>RAM Packet 25, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW 0x006a861c /* RAM Packet 25, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH 0x006a8620 /* RAM Packet 25, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW 0x006a8624 /* RAM Packet 25, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH 0x006a8628 /* RAM Packet 25, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW 0x006a862c /* RAM Packet 25, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH 0x006a8630 /* RAM Packet 25, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW 0x006a8634 /* RAM Packet 25, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH 0x006a8638 /* RAM Packet 25, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER      0x006a863c /* <FONT COLOR=D08000>RAM Packet 26, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW 0x006a8640 /* RAM Packet 26, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH 0x006a8644 /* RAM Packet 26, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW 0x006a8648 /* RAM Packet 26, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH 0x006a864c /* RAM Packet 26, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW 0x006a8650 /* RAM Packet 26, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH 0x006a8654 /* RAM Packet 26, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW 0x006a8658 /* RAM Packet 26, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH 0x006a865c /* RAM Packet 26, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER      0x006a8660 /* <FONT COLOR=D08000>RAM Packet 27, Header</FONT> */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW 0x006a8664 /* RAM Packet 27, Subpacket 0, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH 0x006a8668 /* RAM Packet 27, Subpacket 0, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW 0x006a866c /* RAM Packet 27, Subpacket 1, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH 0x006a8670 /* RAM Packet 27, Subpacket 1, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW 0x006a8674 /* RAM Packet 27, Subpacket 2, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH 0x006a8678 /* RAM Packet 27, Subpacket 2, bytes 4-7 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW 0x006a867c /* RAM Packet 27, Subpacket 3, bytes 0-3 */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH 0x006a8680 /* RAM Packet 27, Subpacket 3, bytes 4-7 */
#define BCHP_HDMI_RX_0_TVG_CFG_0                 0x006a8684 /* Test Video Generator Configuration Register 0 */
#define BCHP_HDMI_RX_0_TVG_CFG_1                 0x006a8688 /* Test Video Generator Configuration Register 1 */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG               0x006a868c /* Test Video Generator Color Bar Configuration Register */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A            0x006a8690 /* Test Video Generator Color Bar Configuration Register 0A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0B            0x006a8694 /* Test Video Generator Color Bar Configuration Register 0B */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A            0x006a8698 /* Test Video Generator Color Bar Configuration Register 1A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1B            0x006a869c /* Test Video Generator Color Bar Configuration Register 1B */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A            0x006a86a0 /* Test Video Generator Color Bar Configuration Register 2A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2B            0x006a86a4 /* Test Video Generator Color Bar Configuration Register 2B */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A            0x006a86a8 /* Test Video Generator Color Bar Configuration Register 3A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3B            0x006a86ac /* Test Video Generator Color Bar Configuration Register 3B */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A            0x006a86b0 /* Test Video Generator Color Bar Configuration Register 4A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4B            0x006a86b4 /* Test Video Generator Color Bar Configuration Register 4B */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A            0x006a86b8 /* Test Video Generator Color Bar Configuration Register 5A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5B            0x006a86bc /* Test Video Generator Color Bar Configuration Register 5B */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A            0x006a86c0 /* Test Video Generator Color Bar Configuration Register 6A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6B            0x006a86c4 /* Test Video Generator Color Bar Configuration Register 6B */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A            0x006a86c8 /* Test Video Generator Color Bar Configuration Register 7A */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7B            0x006a86cc /* Test Video Generator Color Bar Configuration Register 7B */
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_0         0x006a86d0 /* Test Video Generator Pattern Configuration Register 0 */
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_1         0x006a86d4 /* Test Video Generator Pattern Configuration Register 1 */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP          0x006a86d8 /* Test Video Generator Output Re-map Register */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0            0x006a86dc /* Test Video Generator Grid Configuration Register 0 */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1            0x006a86e0 /* Test Video Generator Grid Configuration Register 0 */
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0          0x006a86e4 /* Test Video Generator 3D Color Bar Configuration Register 0 */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0          0x006a86e8 /* Test Video Generator Format Configuration Register 0 */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1          0x006a86ec /* Test Video Generator Format Configuration Register 1 */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2          0x006a86f0 /* Test Video Generator Format Configuration Register 2 */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3          0x006a86f4 /* Test Video Generator Format Configuration Register 3 */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4          0x006a86f8 /* Test Video Generator Format Configuration Register 4 */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5          0x006a86fc /* Test Video Generator Format Configuration Register 5 */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0              0x006a8700 /* Test Video Generator 3D Configuration Register 0 */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1              0x006a8704 /* Test Video Generator 3D Configuration Register 1 */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2              0x006a8708 /* Test Video Generator 3D Configuration Register 2 */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3              0x006a870c /* Test Video Generator 3D Configuration Register 3 */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0           0x006a8710 /* CRC Checker Configuration 0 */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1           0x006a8714 /* Checker Configuration 1 */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL             0x006a8718 /* CRC Checker Control */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0        0x006a871c /* CRC Checker Status 0 */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1        0x006a8720 /* CRC Checker Status 1 */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS       0x006a887c /* Spare Bits For ECO's */

/***************************************************************************
 *CORE_REV - HDMI Core Revision Number
 ***************************************************************************/
/* HDMI_RX_0 :: CORE_REV :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_CORE_REV_reserved0_MASK                     0xff000000
#define BCHP_HDMI_RX_0_CORE_REV_reserved0_SHIFT                    24

/* HDMI_RX_0 :: CORE_REV :: SOFTWARE_REV_NUMBER [23:16] */
#define BCHP_HDMI_RX_0_CORE_REV_SOFTWARE_REV_NUMBER_MASK           0x00ff0000
#define BCHP_HDMI_RX_0_CORE_REV_SOFTWARE_REV_NUMBER_SHIFT          16
#define BCHP_HDMI_RX_0_CORE_REV_SOFTWARE_REV_NUMBER_DEFAULT        0

/* HDMI_RX_0 :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_HDMI_RX_0_CORE_REV_MAJOR_REV_NUMBER_MASK              0x0000ff00
#define BCHP_HDMI_RX_0_CORE_REV_MAJOR_REV_NUMBER_SHIFT             8

/* HDMI_RX_0 :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_HDMI_RX_0_CORE_REV_MINOR_REV_NUMBER_MASK              0x000000ff
#define BCHP_HDMI_RX_0_CORE_REV_MINOR_REV_NUMBER_SHIFT             0

/***************************************************************************
 *DIGITAL_FRONT_END_CFG_0 - First HDMI Receiver Digital Front End Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_0 :: PREAMBLE_THRESHOLD [31:28] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_PREAMBLE_THRESHOLD_MASK 0xf0000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_PREAMBLE_THRESHOLD_SHIFT 28
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_PREAMBLE_THRESHOLD_DEFAULT 4

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_0 :: HYSTERISIS_THRESHOLD [27:24] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_HYSTERISIS_THRESHOLD_MASK 0x0f000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_HYSTERISIS_THRESHOLD_SHIFT 24
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_HYSTERISIS_THRESHOLD_DEFAULT 4

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_0 :: UPDATE_THRESHOLD [23:20] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_UPDATE_THRESHOLD_MASK 0x00f00000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_UPDATE_THRESHOLD_SHIFT 20
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_UPDATE_THRESHOLD_DEFAULT 10

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_0 :: SYMBOL_LOSS_THRESHOLD [19:04] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_SYMBOL_LOSS_THRESHOLD_MASK 0x000ffff0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_SYMBOL_LOSS_THRESHOLD_SHIFT 4
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_SYMBOL_LOSS_THRESHOLD_DEFAULT 65534

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_0 :: SYMBOL_LOCK_THRESHOLD [03:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_SYMBOL_LOCK_THRESHOLD_MASK 0x0000000f
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_SYMBOL_LOCK_THRESHOLD_SHIFT 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_0_SYMBOL_LOCK_THRESHOLD_DEFAULT 10

/***************************************************************************
 *DIGITAL_FRONT_END_CFG_1 - Second HDMI Receiver Digital Front End Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HDMI_MODE [31:31] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_MODE_MASK      0x80000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_MODE_SHIFT     31

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: PLL_LOCK_FOR_DFE_EN [30:30] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_PLL_LOCK_FOR_DFE_EN_MASK 0x40000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_PLL_LOCK_FOR_DFE_EN_SHIFT 30
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_PLL_LOCK_FOR_DFE_EN_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HIGH_DENSITY_ENABLE [29:29] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_ENABLE_MASK 0x20000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_ENABLE_SHIFT 29
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_ENABLE_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HIGH_DENSITY_COUNT [28:25] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_COUNT_MASK 0x1e000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_COUNT_SHIFT 25
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_COUNT_DEFAULT 7

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HIGH_DENSITY_THRESHOLD [24:21] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_THRESHOLD_MASK 0x01e00000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_THRESHOLD_SHIFT 21
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HIGH_DENSITY_THRESHOLD_DEFAULT 12

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: CHANNEL_LOCK_THRESHOLD [20:17] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CHANNEL_LOCK_THRESHOLD_MASK 0x001e0000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CHANNEL_LOCK_THRESHOLD_SHIFT 17
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CHANNEL_LOCK_THRESHOLD_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: CLEAR_HDMI_ON_WOP [16:16] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_WOP_MASK 0x00010000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_WOP_SHIFT 16
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_WOP_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: CLEAR_HDMI_ON_DFE [15:15] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_DFE_MASK 0x00008000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_DFE_SHIFT 15
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_DFE_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: CLEAR_HDMI_ON_HOTPLUG [14:14] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_HOTPLUG_MASK 0x00004000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_HOTPLUG_SHIFT 14
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_CLEAR_HDMI_ON_HOTPLUG_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: BLOCK_HDMI_TO_DVI_TRANSITION [13:13] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_BLOCK_HDMI_TO_DVI_TRANSITION_MASK 0x00002000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_BLOCK_HDMI_TO_DVI_TRANSITION_SHIFT 13
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_BLOCK_HDMI_TO_DVI_TRANSITION_DEFAULT 0

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HDMI_TO_DVI_THRESHOLD [12:05] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_TO_DVI_THRESHOLD_MASK 0x00001fe0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_TO_DVI_THRESHOLD_SHIFT 5
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_TO_DVI_THRESHOLD_DEFAULT 30

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: DVI_TO_HDMI_THRESHOLD [04:01] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_DVI_TO_HDMI_THRESHOLD_MASK 0x0000001e
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_DVI_TO_HDMI_THRESHOLD_SHIFT 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_DVI_TO_HDMI_THRESHOLD_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CFG_1 :: HDMI_DETECT_MODE [00:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_DETECT_MODE_MASK 0x00000001
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_DETECT_MODE_SHIFT 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CFG_1_HDMI_DETECT_MODE_DEFAULT 0

/***************************************************************************
 *DIGITAL_FRONT_END_CTL - HDMI Receiver Digital Front End Control Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_CTL :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_reserved0_MASK        0xfffffffe
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_reserved0_SHIFT       1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_CTL :: CLEAR_HDMI [00:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_CLEAR_HDMI_MASK       0x00000001
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_CLEAR_HDMI_SHIFT      0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_CTL_CLEAR_HDMI_DEFAULT    0

/***************************************************************************
 *DIGITAL_FRONT_END_TST_CFG - HDMI Receiver Digital Front End Test Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: ENABLE_DFE_2 [31:31] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_ENABLE_DFE_2_MASK 0x80000000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_ENABLE_DFE_2_SHIFT 31
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_ENABLE_DFE_2_DEFAULT 1

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: reserved0 [30:19] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved0_MASK    0x7ff80000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_reserved0_SHIFT   19

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: DFE_TEST_PORT_SELECT [18:16] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DFE_TEST_PORT_SELECT_MASK 0x00070000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DFE_TEST_PORT_SELECT_SHIFT 16
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_DFE_TEST_PORT_SELECT_DEFAULT 0

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: SYMBOL_LOCK [15:15] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_SYMBOL_LOCK_MASK  0x00008000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_SYMBOL_LOCK_SHIFT 15

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_CH2 [14:11] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH2_MASK 0x00007800
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH2_SHIFT 11
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH2_DEFAULT 0

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_CH1 [10:07] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH1_MASK 0x00000780
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH1_SHIFT 7
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH1_DEFAULT 0

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_CH0 [06:03] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH0_MASK 0x00000078
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH0_SHIFT 3
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_CH0_DEFAULT 0

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_FORCE_SYMBOL_BOUNDARY_EN [02:02] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_EN_MASK 0x00000004
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_EN_SHIFT 2
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_FORCE_SYMBOL_BOUNDARY_EN_DEFAULT 0

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_USE_TP_IN_DATA [01:01] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_USE_TP_IN_DATA_MASK 0x00000002
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_USE_TP_IN_DATA_SHIFT 1
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_USE_TP_IN_DATA_DEFAULT 0

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_CFG :: TST_BYPASS_DIGITAL_FRONT_END [00:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_BYPASS_DIGITAL_FRONT_END_MASK 0x00000001
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_BYPASS_DIGITAL_FRONT_END_SHIFT 0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_CFG_TST_BYPASS_DIGITAL_FRONT_END_DEFAULT 0

/***************************************************************************
 *DIGITAL_FRONT_END_TST_MON - HDMI Receiver Digital Front End Test Monitor Register
 ***************************************************************************/
/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: reserved0 [31:21] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved0_MASK    0xffe00000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved0_SHIFT   21

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: HDMI_MODE_COPY [20:20] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_HDMI_MODE_COPY_MASK 0x00100000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_HDMI_MODE_COPY_SHIFT 20

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: DFE_LOCK [19:19] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_DFE_LOCK_MASK     0x00080000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_DFE_LOCK_SHIFT    19

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: SYMBOL_LOCK_2 [18:18] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_2_MASK 0x00040000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_2_SHIFT 18

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: SYMBOL_LOCK_1 [17:17] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_1_MASK 0x00020000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_1_SHIFT 17

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: SYMBOL_LOCK_0 [16:16] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_0_MASK 0x00010000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_SYMBOL_LOCK_0_SHIFT 16

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved1_MASK    0x0000c000
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved1_SHIFT   14

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: TST_MONITOR_SYMBOL_BOUNDARY_CH2 [13:10] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH2_MASK 0x00003c00
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH2_SHIFT 10

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: TST_MONITOR_SYMBOL_BOUNDARY_CH1 [09:06] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH1_MASK 0x000003c0
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH1_SHIFT 6

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: TST_MONITOR_SYMBOL_BOUNDARY_CH0 [05:02] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH0_MASK 0x0000003c
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_TST_MONITOR_SYMBOL_BOUNDARY_CH0_SHIFT 2

/* HDMI_RX_0 :: DIGITAL_FRONT_END_TST_MON :: reserved2 [01:00] */
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved2_MASK    0x00000003
#define BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON_reserved2_SHIFT   0

/***************************************************************************
 *HDCP_BKSV_0 - HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_BKSV_0 :: HDCP_RX_BKSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_0_HDCP_RX_BKSV_MASK               0xffffffff
#define BCHP_HDMI_RX_0_HDCP_BKSV_0_HDCP_RX_BKSV_SHIFT              0
#define BCHP_HDMI_RX_0_HDCP_BKSV_0_HDCP_RX_BKSV_DEFAULT            0

/***************************************************************************
 *HDCP_BKSV_1 - HDCP BKSV value to be written to the I<sup><small>2</sup></small>C register space
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_BKSV_1 :: reserved0 [31:09] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_reserved0_MASK                  0xfffffe00
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_reserved0_SHIFT                 9

/* HDMI_RX_0 :: HDCP_BKSV_1 :: HDCP_RX_BKSV_LOAD_P [08:08] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_LOAD_P_MASK        0x00000100
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_LOAD_P_SHIFT       8
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_LOAD_P_DEFAULT     0

/* HDMI_RX_0 :: HDCP_BKSV_1 :: HDCP_RX_BKSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_MASK               0x000000ff
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_SHIFT              0
#define BCHP_HDMI_RX_0_HDCP_BKSV_1_HDCP_RX_BKSV_DEFAULT            0

/***************************************************************************
 *HDCP_CONFIG - HDCP Configuration Settings
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_CONFIG :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_reserved0_MASK                  0x80000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_reserved0_SHIFT                 31

/* HDMI_RX_0 :: HDCP_CONFIG :: INIT_HDCP_ON_AUTH_REQ [30:30] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_INIT_HDCP_ON_AUTH_REQ_MASK      0x40000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_INIT_HDCP_ON_AUTH_REQ_SHIFT     30
#define BCHP_HDMI_RX_0_HDCP_CONFIG_INIT_HDCP_ON_AUTH_REQ_DEFAULT   1

/* HDMI_RX_0 :: HDCP_CONFIG :: ENABLE_AUTO_BLOCK_RI [29:29] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_ENABLE_AUTO_BLOCK_RI_MASK       0x20000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_ENABLE_AUTO_BLOCK_RI_SHIFT      29
#define BCHP_HDMI_RX_0_HDCP_CONFIG_ENABLE_AUTO_BLOCK_RI_DEFAULT    0

/* HDMI_RX_0 :: HDCP_CONFIG :: RDB_REPEATER [28:28] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_RDB_REPEATER_MASK               0x10000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_RDB_REPEATER_SHIFT              28
#define BCHP_HDMI_RX_0_HDCP_CONFIG_RDB_REPEATER_DEFAULT            0

/* HDMI_RX_0 :: HDCP_CONFIG :: DISABLE_OTP_REPEATER [27:27] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_REPEATER_MASK       0x08000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_REPEATER_SHIFT      27
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_REPEATER_DEFAULT    0

/* HDMI_RX_0 :: HDCP_CONFIG :: DISABLE_OTP_BKSV [26:26] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_BKSV_MASK           0x04000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_BKSV_SHIFT          26
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_OTP_BKSV_DEFAULT        0

/* HDMI_RX_0 :: HDCP_CONFIG :: CLEAR_AV_MUTE [25:25] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_CLEAR_AV_MUTE_MASK              0x02000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_CLEAR_AV_MUTE_SHIFT             25
#define BCHP_HDMI_RX_0_HDCP_CONFIG_CLEAR_AV_MUTE_DEFAULT           0

/* HDMI_RX_0 :: HDCP_CONFIG :: AV_MUTE_MODE [24:24] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_AV_MUTE_MODE_MASK               0x01000000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_AV_MUTE_MODE_SHIFT              24
#define BCHP_HDMI_RX_0_HDCP_CONFIG_AV_MUTE_MODE_DEFAULT            1

/* HDMI_RX_0 :: HDCP_CONFIG :: SYNC_FILTER_THRESHOLD [23:20] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_THRESHOLD_MASK      0x00f00000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_THRESHOLD_SHIFT     20
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_THRESHOLD_DEFAULT   5

/* HDMI_RX_0 :: HDCP_CONFIG :: SYNC_FILTER_ENABLE [19:19] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_ENABLE_MASK         0x00080000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_ENABLE_SHIFT        19
#define BCHP_HDMI_RX_0_HDCP_CONFIG_SYNC_FILTER_ENABLE_DEFAULT      1

/* HDMI_RX_0 :: HDCP_CONFIG :: FORCE_ALWAYS_REKEY [18:18] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FORCE_ALWAYS_REKEY_MASK         0x00040000
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FORCE_ALWAYS_REKEY_SHIFT        18
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FORCE_ALWAYS_REKEY_DEFAULT      0

/* HDMI_RX_0 :: HDCP_CONFIG :: KEY_LOAD_BASE_ADDRESS [17:08] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_KEY_LOAD_BASE_ADDRESS_MASK      0x0003ff00
#define BCHP_HDMI_RX_0_HDCP_CONFIG_KEY_LOAD_BASE_ADDRESS_SHIFT     8
#define BCHP_HDMI_RX_0_HDCP_CONFIG_KEY_LOAD_BASE_ADDRESS_DEFAULT   192

/* HDMI_RX_0 :: HDCP_CONFIG :: DISABLE_GCP_WINDOW [07:07] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_GCP_WINDOW_MASK         0x00000080
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_GCP_WINDOW_SHIFT        7
#define BCHP_HDMI_RX_0_HDCP_CONFIG_DISABLE_GCP_WINDOW_DEFAULT      0

/* HDMI_RX_0 :: HDCP_CONFIG :: FILT_GCP_EN [06:06] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_GCP_EN_MASK                0x00000040
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_GCP_EN_SHIFT               6
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_GCP_EN_DEFAULT             1

/* HDMI_RX_0 :: HDCP_CONFIG :: FILT_CTL3_EN [05:05] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_CTL3_EN_MASK               0x00000020
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_CTL3_EN_SHIFT              5
#define BCHP_HDMI_RX_0_HDCP_CONFIG_FILT_CTL3_EN_DEFAULT            1

/* HDMI_RX_0 :: HDCP_CONFIG :: WIN_OF_OPP_THRESHOLD [04:00] */
#define BCHP_HDMI_RX_0_HDCP_CONFIG_WIN_OF_OPP_THRESHOLD_MASK       0x0000001f
#define BCHP_HDMI_RX_0_HDCP_CONFIG_WIN_OF_OPP_THRESHOLD_SHIFT      0
#define BCHP_HDMI_RX_0_HDCP_CONFIG_WIN_OF_OPP_THRESHOLD_DEFAULT    10

/***************************************************************************
 *HDCP_KSV_FIFO_0 - First of 2 registers used to load the KSV FIFO For HDCP Repeater Applications
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KSV_FIFO_0 :: KSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0_KSV_MASK                    0xffffffff
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0_KSV_SHIFT                   0
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_0_KSV_DEFAULT                 0

/***************************************************************************
 *HDCP_KSV_FIFO_1 - Second of 2 registers used to load the KSV FIFO For HDCP Repeater Applications
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: reserved0 [31:18] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_reserved0_MASK              0xfffc0000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_reserved0_SHIFT             18

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: AUTH_WITH_0_KSVS [17:17] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_AUTH_WITH_0_KSVS_MASK       0x00020000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_AUTH_WITH_0_KSVS_SHIFT      17
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_AUTH_WITH_0_KSVS_DEFAULT    0

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: KSV_FIFO_LOAD [16:16] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_FIFO_LOAD_MASK          0x00010000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_FIFO_LOAD_SHIFT         16
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_FIFO_LOAD_DEFAULT       0

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: ENABLE_SW_KSV_FIFO_READ [15:15] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_ENABLE_SW_KSV_FIFO_READ_MASK 0x00008000
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_ENABLE_SW_KSV_FIFO_READ_SHIFT 15
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_ENABLE_SW_KSV_FIFO_READ_DEFAULT 0

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: KSV_ADDRESS [14:08] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_ADDRESS_MASK            0x00007f00
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_ADDRESS_SHIFT           8
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_ADDRESS_DEFAULT         0

/* HDMI_RX_0 :: HDCP_KSV_FIFO_1 :: KSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_MASK                    0x000000ff
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_SHIFT                   0
#define BCHP_HDMI_RX_0_HDCP_KSV_FIFO_1_KSV_DEFAULT                 0

/***************************************************************************
 *HDCP_RX_KSV_FIFO_VIEW_0 - KSV FIFO Readback register 0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_KSV_FIFO_VIEW_0 :: KSV_READ [31:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0_KSV_READ_MASK       0xffffffff
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0_KSV_READ_SHIFT      0

/***************************************************************************
 *HDCP_RX_KSV_FIFO_VIEW_1 - KSV FIFO Readback register 1
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_KSV_FIFO_VIEW_1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_reserved0_MASK      0xffffff00
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_reserved0_SHIFT     8

/* HDMI_RX_0 :: HDCP_RX_KSV_FIFO_VIEW_1 :: KSV_READ [07:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_KSV_READ_MASK       0x000000ff
#define BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1_KSV_READ_SHIFT      0

/***************************************************************************
 *HDCP_RX_REPEATER_CTL - HDCP Repeater Control Register
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_REPEATER_CTL :: reserved0 [31:02] */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_reserved0_MASK         0xfffffffc
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_reserved0_SHIFT        2

/* HDMI_RX_0 :: HDCP_RX_REPEATER_CTL :: KSV_FIFO_READY [01:01] */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_KSV_FIFO_READY_MASK    0x00000002
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_KSV_FIFO_READY_SHIFT   1

/* HDMI_RX_0 :: HDCP_RX_REPEATER_CTL :: REPEATER_BUSY [00:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_REPEATER_BUSY_MASK     0x00000001
#define BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL_REPEATER_BUSY_SHIFT    0

/***************************************************************************
 *HDCP_KEY_0 - Key Load Register for HDCP authentication testing
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KEY_0 :: HDCP_RX_KEY [31:00] */
#define BCHP_HDMI_RX_0_HDCP_KEY_0_HDCP_RX_KEY_MASK                 0xffffffff
#define BCHP_HDMI_RX_0_HDCP_KEY_0_HDCP_RX_KEY_SHIFT                0
#define BCHP_HDMI_RX_0_HDCP_KEY_0_HDCP_RX_KEY_DEFAULT              0

/***************************************************************************
 *HDCP_KEY_1 - Key Load Register for HDCP authentication testing
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_ENABLE_LOCAL_KEY_LOAD [31:31] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_ENABLE_LOCAL_KEY_LOAD_MASK 0x80000000
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_ENABLE_LOCAL_KEY_LOAD_SHIFT 31
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_ENABLE_LOCAL_KEY_LOAD_DEFAULT 0

/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_KEY_LOAD_P [30:30] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_LOAD_P_MASK          0x40000000
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_LOAD_P_SHIFT         30
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_LOAD_P_DEFAULT       0

/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_KEY_NUMBER [29:24] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_NUMBER_MASK          0x3f000000
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_NUMBER_SHIFT         24
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_NUMBER_DEFAULT       0

/* HDMI_RX_0 :: HDCP_KEY_1 :: HDCP_RX_KEY [23:00] */
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_MASK                 0x00ffffff
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_SHIFT                0
#define BCHP_HDMI_RX_0_HDCP_KEY_1_HDCP_RX_KEY_DEFAULT              0

/***************************************************************************
 *HDCP_INTEGRITY_CFG - HDCP INTEGRITY Check Configuration Parameters.
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_INTEGRITY_CFG :: reserved0 [31:15] */
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_reserved0_MASK           0xffff8000
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_reserved0_SHIFT          15

/* HDMI_RX_0 :: HDCP_INTEGRITY_CFG :: J_RATE_6_0 [14:08] */
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_J_RATE_6_0_MASK          0x00007f00
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_J_RATE_6_0_SHIFT         8
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_J_RATE_6_0_DEFAULT       16

/* HDMI_RX_0 :: HDCP_INTEGRITY_CFG :: reserved1 [07:07] */
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_reserved1_MASK           0x00000080
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_reserved1_SHIFT          7

/* HDMI_RX_0 :: HDCP_INTEGRITY_CFG :: I_RATE_6_0 [06:00] */
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_I_RATE_6_0_MASK          0x0000007f
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_I_RATE_6_0_SHIFT         0
#define BCHP_HDMI_RX_0_HDCP_INTEGRITY_CFG_I_RATE_6_0_DEFAULT       0

/***************************************************************************
 *HDCP_DEBUG - HDCP Debug Registers
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_DEBUG :: reserved0 [31:06] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_reserved0_MASK                   0xffffffc0
#define BCHP_HDMI_RX_0_HDCP_DEBUG_reserved0_SHIFT                  6

/* HDMI_RX_0 :: HDCP_DEBUG :: CLEAR_AUTHENTICATED_ON_HOTPLUG [05:05] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_AUTHENTICATED_ON_HOTPLUG_MASK 0x00000020
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_AUTHENTICATED_ON_HOTPLUG_SHIFT 5
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_AUTHENTICATED_ON_HOTPLUG_DEFAULT 1

/* HDMI_RX_0 :: HDCP_DEBUG :: CLEAR_RX_AUTHENTICATED_P [04:04] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_RX_AUTHENTICATED_P_MASK    0x00000010
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_RX_AUTHENTICATED_P_SHIFT   4
#define BCHP_HDMI_RX_0_HDCP_DEBUG_CLEAR_RX_AUTHENTICATED_P_DEFAULT 0

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_VIDEO_ALL_ONES [03:03] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ONES_MASK    0x00000008
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ONES_SHIFT   3
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ONES_DEFAULT 0

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_ISLAND_ALL_ONES [02:02] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ONES_MASK   0x00000004
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ONES_SHIFT  2
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ONES_DEFAULT 0

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_VIDEO_ALL_ZEROS [01:01] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ZEROS_MASK   0x00000002
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ZEROS_SHIFT  1
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_VIDEO_ALL_ZEROS_DEFAULT 0

/* HDMI_RX_0 :: HDCP_DEBUG :: TST_FORCE_ISLAND_ALL_ZEROS [00:00] */
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ZEROS_MASK  0x00000001
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ZEROS_SHIFT 0
#define BCHP_HDMI_RX_0_HDCP_DEBUG_TST_FORCE_ISLAND_ALL_ZEROS_DEFAULT 0

/***************************************************************************
 *HDCP_STATUS - HDCP Status information
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_STATUS :: RX_RI [31:16] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_RI_MASK                      0xffff0000
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_RI_SHIFT                     16

/* HDMI_RX_0 :: HDCP_STATUS :: RX_PJ [15:08] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_PJ_MASK                      0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_PJ_SHIFT                     8

/* HDMI_RX_0 :: HDCP_STATUS :: reserved0 [07:05] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_reserved0_MASK                  0x000000e0
#define BCHP_HDMI_RX_0_HDCP_STATUS_reserved0_SHIFT                 5

/* HDMI_RX_0 :: HDCP_STATUS :: HDCP_UNAVAILABLE [04:04] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_HDCP_UNAVAILABLE_MASK           0x00000010
#define BCHP_HDMI_RX_0_HDCP_STATUS_HDCP_UNAVAILABLE_SHIFT          4

/* HDMI_RX_0 :: HDCP_STATUS :: RX_AUTH [03:03] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_AUTH_MASK                    0x00000008
#define BCHP_HDMI_RX_0_HDCP_STATUS_RX_AUTH_SHIFT                   3

/* HDMI_RX_0 :: HDCP_STATUS :: REPEATER_IS_BUSY [02:02] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_REPEATER_IS_BUSY_MASK           0x00000004
#define BCHP_HDMI_RX_0_HDCP_STATUS_REPEATER_IS_BUSY_SHIFT          2

/* HDMI_RX_0 :: HDCP_STATUS :: ALWAYS_REKEY [01:01] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_ALWAYS_REKEY_MASK               0x00000002
#define BCHP_HDMI_RX_0_HDCP_STATUS_ALWAYS_REKEY_SHIFT              1

/* HDMI_RX_0 :: HDCP_STATUS :: AKSV_VALID [00:00] */
#define BCHP_HDMI_RX_0_HDCP_STATUS_AKSV_VALID_MASK                 0x00000001
#define BCHP_HDMI_RX_0_HDCP_STATUS_AKSV_VALID_SHIFT                0

/***************************************************************************
 *MISC_CONTROL - Miscellaneous General Control Bits for the HDMI Rx Core
 ***************************************************************************/
/* HDMI_RX_0 :: MISC_CONTROL :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_MISC_CONTROL_reserved0_MASK                 0xfffffffe
#define BCHP_HDMI_RX_0_MISC_CONTROL_reserved0_SHIFT                1

/* HDMI_RX_0 :: MISC_CONTROL :: FORMAT_DETECT_INPUT_SELECT [00:00] */
#define BCHP_HDMI_RX_0_MISC_CONTROL_FORMAT_DETECT_INPUT_SELECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_MISC_CONTROL_FORMAT_DETECT_INPUT_SELECT_SHIFT 0
#define BCHP_HDMI_RX_0_MISC_CONTROL_FORMAT_DETECT_INPUT_SELECT_DEFAULT 0

/***************************************************************************
 *HDCP_I2C_DELAY_CFG - HDCP I<sup><small>2</sup></small>C Configuration
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_I2C_DELAY_CFG :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_reserved0_MASK           0xff000000
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_reserved0_SHIFT          24

/* HDMI_RX_0 :: HDCP_I2C_DELAY_CFG :: I2C_WRITE_DELAY [23:16] */
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_WRITE_DELAY_MASK     0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_WRITE_DELAY_SHIFT    16
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_WRITE_DELAY_DEFAULT  8

/* HDMI_RX_0 :: HDCP_I2C_DELAY_CFG :: I2C_HOLD_DELAY [15:08] */
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_HOLD_DELAY_MASK      0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_HOLD_DELAY_SHIFT     8
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_HOLD_DELAY_DEFAULT   8

/* HDMI_RX_0 :: HDCP_I2C_DELAY_CFG :: I2C_SAMPLE_DELAY [07:00] */
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_SAMPLE_DELAY_MASK    0x000000ff
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_SAMPLE_DELAY_SHIFT   0
#define BCHP_HDMI_RX_0_HDCP_I2C_DELAY_CFG_I2C_SAMPLE_DELAY_DEFAULT 8

/***************************************************************************
 *HDCP_I2C_MISC_CFG - HDCP I<sup><small>2</sup></small>C Configuration
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_I2C_MISC_CFG :: I2C_LPF_FILTER_THRESHOLD [31:24] */
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_LPF_FILTER_THRESHOLD_MASK 0xff000000
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_LPF_FILTER_THRESHOLD_SHIFT 24
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_LPF_FILTER_THRESHOLD_DEFAULT 8

/* HDMI_RX_0 :: HDCP_I2C_MISC_CFG :: I2C_FAST_ADDRESS [23:16] */
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_FAST_ADDRESS_MASK     0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_FAST_ADDRESS_SHIFT    16
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_FAST_ADDRESS_DEFAULT  8

/* HDMI_RX_0 :: HDCP_I2C_MISC_CFG :: I2C_NO_INCREMENT_OFFSET [15:08] */
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_NO_INCREMENT_OFFSET_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_NO_INCREMENT_OFFSET_SHIFT 8
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_NO_INCREMENT_OFFSET_DEFAULT 67

/* HDMI_RX_0 :: HDCP_I2C_MISC_CFG :: I2C_NO_INCREMENT_ENABLE [07:07] */
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_NO_INCREMENT_ENABLE_MASK 0x00000080
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_NO_INCREMENT_ENABLE_SHIFT 7
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_NO_INCREMENT_ENABLE_DEFAULT 1

/* HDMI_RX_0 :: HDCP_I2C_MISC_CFG :: I2C_ADDRESS [06:00] */
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_ADDRESS_MASK          0x0000007f
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_ADDRESS_SHIFT         0
#define BCHP_HDMI_RX_0_HDCP_I2C_MISC_CFG_I2C_ADDRESS_DEFAULT       58

/***************************************************************************
 *HDCP_RX_I2C_MISC_CFG_2 - HDCP I<sup><small>2</sup></small>C Configuration
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: reserved0 [31:02] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved0_MASK       0xfffffffc
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_reserved0_SHIFT      2

/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: OFFSET_INC_MODE [01:01] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_OFFSET_INC_MODE_MASK 0x00000002
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_OFFSET_INC_MODE_SHIFT 1
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_OFFSET_INC_MODE_DEFAULT 1

/* HDMI_RX_0 :: HDCP_RX_I2C_MISC_CFG_2 :: I2C_ENABLE [00:00] */
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_ENABLE_MASK      0x00000001
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_ENABLE_SHIFT     0
#define BCHP_HDMI_RX_0_HDCP_RX_I2C_MISC_CFG_2_I2C_ENABLE_DEFAULT   0

/***************************************************************************
 *HDCP_I2C_PEEK_POKE - HDCP I<sup><small>2</sup></small>C Initialization and Monitoring
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_READ_DATA [31:24] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_READ_DATA_MASK       0xff000000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_READ_DATA_SHIFT      24
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_READ_DATA_DEFAULT    0

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: reserved0 [23:21] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_reserved0_MASK           0x00e00000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_reserved0_SHIFT          21

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_BKSV_PEEK_POKE_ENABLE [20:20] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_BKSV_PEEK_POKE_ENABLE_MASK 0x00100000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_BKSV_PEEK_POKE_ENABLE_SHIFT 20
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_BKSV_PEEK_POKE_ENABLE_DEFAULT 0

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_PEEK_POKE_BUSY [19:19] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_PEEK_POKE_BUSY_MASK  0x00080000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_PEEK_POKE_BUSY_SHIFT 19
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_PEEK_POKE_BUSY_DEFAULT 0

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_SIMULATED_TRANSACTION_END_P [18:18] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_END_P_MASK 0x00040000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_END_P_SHIFT 18
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_END_P_DEFAULT 0

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_SIMULATED_TRANSACTION_START_P [17:17] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_START_P_MASK 0x00020000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_START_P_SHIFT 17
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_SIMULATED_TRANSACTION_START_P_DEFAULT 0

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_WRITE_DATA_P [16:16] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_P_MASK    0x00010000
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_P_SHIFT   16
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_P_DEFAULT 0

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_WRITE_DATA [15:08] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_MASK      0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_SHIFT     8
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_WRITE_DATA_DEFAULT   0

/* HDMI_RX_0 :: HDCP_I2C_PEEK_POKE :: I2C_OFFSET [07:00] */
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_OFFSET_MASK          0x000000ff
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_OFFSET_SHIFT         0
#define BCHP_HDMI_RX_0_HDCP_I2C_PEEK_POKE_I2C_OFFSET_DEFAULT       0

/***************************************************************************
 *HDCP_GCP_WINDOW_CFG_0 - Defines the window position to capture the general control packet
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_GCP_WINDOW_CFG_0 :: reserved0 [31:26] */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_reserved0_MASK        0xfc000000
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_reserved0_SHIFT       26

/* HDMI_RX_0 :: HDCP_GCP_WINDOW_CFG_0 :: END_GCP_WINDOW [25:16] */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_END_GCP_WINDOW_MASK   0x03ff0000
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_END_GCP_WINDOW_SHIFT  16
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_END_GCP_WINDOW_DEFAULT 383

/* HDMI_RX_0 :: HDCP_GCP_WINDOW_CFG_0 :: reserved1 [15:10] */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_reserved1_MASK        0x0000fc00
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_reserved1_SHIFT       10

/* HDMI_RX_0 :: HDCP_GCP_WINDOW_CFG_0 :: START_GCP_WINDOW [09:00] */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_START_GCP_WINDOW_MASK 0x000003ff
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_START_GCP_WINDOW_SHIFT 0
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_0_START_GCP_WINDOW_DEFAULT 31

/***************************************************************************
 *HDCP_GCP_WINDOW_CFG_1 - Defines the window latency delay through BCH block
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_GCP_WINDOW_CFG_1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_reserved0_MASK        0xffff0000
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_reserved0_SHIFT       16

/* HDMI_RX_0 :: HDCP_GCP_WINDOW_CFG_1 :: DELAY_GCP_WINDOW_BCH_ENABLED [15:08] */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_DELAY_GCP_WINDOW_BCH_ENABLED_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_DELAY_GCP_WINDOW_BCH_ENABLED_SHIFT 8
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_DELAY_GCP_WINDOW_BCH_ENABLED_DEFAULT 80

/* HDMI_RX_0 :: HDCP_GCP_WINDOW_CFG_1 :: DELAY_GCP_WINDOW_BCH_DISABLED [07:00] */
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_DELAY_GCP_WINDOW_BCH_DISABLED_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_DELAY_GCP_WINDOW_BCH_DISABLED_SHIFT 0
#define BCHP_HDMI_RX_0_HDCP_GCP_WINDOW_CFG_1_DELAY_GCP_WINDOW_BCH_DISABLED_DEFAULT 35

/***************************************************************************
 *HDCP_I2C_TRANSACTION_MONITOR - Debug visibility into HDCP I<sup><small>2</sup></small>C transactions
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_reserved0_MASK 0xff000000
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_reserved0_SHIFT 24

/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_OFFSET [23:16] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_OFFSET_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_OFFSET_SHIFT 16

/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_READ_DATA [15:08] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_READ_DATA_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_READ_DATA_SHIFT 8

/* HDMI_RX_0 :: HDCP_I2C_TRANSACTION_MONITOR :: I2C_DEBUG_WRITE_DATA [07:00] */
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_WRITE_DATA_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR_I2C_DEBUG_WRITE_DATA_SHIFT 0

/***************************************************************************
 *HDCP_MON_BKSV_0 - Debug visibility into HDCP receiver KSV 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_BKSV_0 :: HDCP_RX_MON_BKSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_0_HDCP_RX_MON_BKSV_MASK       0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_0_HDCP_RX_MON_BKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_BKSV_1 - Debug visibility into HDCP receiver KSV 39:32
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_BKSV_1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_reserved0_MASK              0xffffff00
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_reserved0_SHIFT             8

/* HDMI_RX_0 :: HDCP_MON_BKSV_1 :: HDCP_RX_MON_BKSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_HDCP_RX_MON_BKSV_MASK       0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_BKSV_1_HDCP_RX_MON_BKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_RI_PJ - Debug visibility into HDCP link verification RI and PJ values
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RI_PJ :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_reserved0_MASK               0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_reserved0_SHIFT              24

/* HDMI_RX_0 :: HDCP_MON_RI_PJ :: HDCP_RX_MON_PJ [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_PJ_MASK          0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_PJ_SHIFT         16

/* HDMI_RX_0 :: HDCP_MON_RI_PJ :: HDCP_RX_MON_RI [15:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_RI_MASK          0x0000ffff
#define BCHP_HDMI_RX_0_HDCP_MON_RI_PJ_HDCP_RX_MON_RI_SHIFT         0

/***************************************************************************
 *HDCP_MON_AKSV_0 - Debug visibility into HDCP transmitter KSV 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AKSV_0 :: HDCP_RX_MON_AKSV [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_0_HDCP_RX_MON_AKSV_MASK       0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_0_HDCP_RX_MON_AKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_AKSV_1 - Debug visibility into HDCP transmitter KSV 39:32
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AKSV_1 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_reserved0_MASK              0xffffff00
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_reserved0_SHIFT             8

/* HDMI_RX_0 :: HDCP_MON_AKSV_1 :: HDCP_RX_MON_AKSV [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_HDCP_RX_MON_AKSV_MASK       0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_AKSV_1_HDCP_RX_MON_AKSV_SHIFT      0

/***************************************************************************
 *HDCP_MON_AINFO - Debug visibility into HDCP transmitter AINFO
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AINFO :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_reserved0_MASK               0xffff0000
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_reserved0_SHIFT              16

/* HDMI_RX_0 :: HDCP_MON_AINFO :: HDCP_RX_MON_NEXT_AINFO [15:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_NEXT_AINFO_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_NEXT_AINFO_SHIFT 8

/* HDMI_RX_0 :: HDCP_MON_AINFO :: HDCP_RX_MON_CURRENT_AINFO [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_CURRENT_AINFO_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_AINFO_HDCP_RX_MON_CURRENT_AINFO_SHIFT 0

/***************************************************************************
 *HDCP_MON_AN_0 - Debug visibility into HDCP transmitter session random number - AN 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AN_0 :: HDCP_RX_MON_AN [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_0_HDCP_RX_MON_AN_MASK           0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_AN_0_HDCP_RX_MON_AN_SHIFT          0

/***************************************************************************
 *HDCP_MON_AN_1 - Debug visibility into HDCP transmitter session random number - AN 63:32
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_AN_1 :: HDCP_RX_MON_AN [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_AN_1_HDCP_RX_MON_AN_MASK           0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_AN_1_HDCP_RX_MON_AN_SHIFT          0

/***************************************************************************
 *HDCP_MON_RX_V_0 - Debug visibility into HDCP Verification Value Bits 31:0 - H0
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_0 :: REPEATER_MON_V_31_0 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_0_REPEATER_MON_V_31_0_MASK    0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_0_REPEATER_MON_V_31_0_SHIFT   0

/***************************************************************************
 *HDCP_MON_RX_V_1 - Debug visibility into HDCP Verification Value Bits 63:32 - H1
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_1 :: REPEATER_MON_V_63_32 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_1_REPEATER_MON_V_63_32_MASK   0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_1_REPEATER_MON_V_63_32_SHIFT  0

/***************************************************************************
 *HDCP_MON_RX_V_2 - Debug visibility into HDCP Verification Value Bits 95:64 - H2
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_2 :: REPEATER_MON_V_95_64 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_2_REPEATER_MON_V_95_64_MASK   0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_2_REPEATER_MON_V_95_64_SHIFT  0

/***************************************************************************
 *HDCP_MON_RX_V_3 - Debug visibility into HDCP Verification Value Bits 127:96 - H3
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_3 :: REPEATER_MON_V_127_96 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_3_REPEATER_MON_V_127_96_MASK  0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_3_REPEATER_MON_V_127_96_SHIFT 0

/***************************************************************************
 *HDCP_MON_RX_V_4 - Debug visibility into HDCP Verification Value Bits 159:128 - H4
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_V_4 :: REPEATER_MON_V_159_128 [31:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_4_REPEATER_MON_V_159_128_MASK 0xffffffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_V_4_REPEATER_MON_V_159_128_SHIFT 0

/***************************************************************************
 *HDCP_MON_RX_BSTATUS__BCAPS - Debug visibility into HDCP Bcaps and Bstatus
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_RX_BSTATUS__BCAPS :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_reserved0_MASK   0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_reserved0_SHIFT  24

/* HDMI_RX_0 :: HDCP_MON_RX_BSTATUS__BCAPS :: I2C_MON_BCAPS [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BCAPS_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BCAPS_SHIFT 16

/* HDMI_RX_0 :: HDCP_MON_RX_BSTATUS__BCAPS :: I2C_MON_BSTATUS [15:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BSTATUS_MASK 0x0000ffff
#define BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS_I2C_MON_BSTATUS_SHIFT 0

/***************************************************************************
 *HDCP_MON_I2C_DEBUG_REG_0 - I<sup><small>2</sup></small>C debug register space address E0 to E3
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_0 :: I2C_MON_REG_E3 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E3_MASK 0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E3_SHIFT 24

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_0 :: I2C_MON_REG_E2 [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E2_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E2_SHIFT 16

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_0 :: I2C_MON_REG_E1 [15:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E1_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E1_SHIFT 8

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_0 :: I2C_MON_REG_E0 [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E0_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_0_I2C_MON_REG_E0_SHIFT 0

/***************************************************************************
 *HDCP_MON_I2C_DEBUG_REG_1 - I<sup><small>2</sup></small>C debug register space address E4 to E7
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_1 :: I2C_MON_REG_E7 [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E7_MASK 0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E7_SHIFT 24

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_1 :: I2C_MON_REG_E6 [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E6_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E6_SHIFT 16

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_1 :: I2C_MON_REG_E5 [15:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E5_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E5_SHIFT 8

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_1 :: I2C_MON_REG_E4 [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E4_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_1_I2C_MON_REG_E4_SHIFT 0

/***************************************************************************
 *HDCP_MON_I2C_DEBUG_REG_2 - I<sup><small>2</sup></small>C debug register space address E8 to EB
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_2 :: I2C_MON_REG_EB [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_EB_MASK 0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_EB_SHIFT 24

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_2 :: I2C_MON_REG_EA [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_EA_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_EA_SHIFT 16

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_2 :: I2C_MON_REG_E9 [15:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_E9_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_E9_SHIFT 8

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_2 :: I2C_MON_REG_E8 [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_E8_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_2_I2C_MON_REG_E8_SHIFT 0

/***************************************************************************
 *HDCP_MON_I2C_DEBUG_REG_3 - I<sup><small>2</sup></small>C debug register space address EC to EF
 ***************************************************************************/
/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_3 :: I2C_MON_REG_EF [31:24] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_EF_MASK 0xff000000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_EF_SHIFT 24

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_3 :: I2C_MON_REG_EE [23:16] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_EE_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_EE_SHIFT 16

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_3 :: I2C_MON_REG_ED [15:08] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_ED_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_ED_SHIFT 8

/* HDMI_RX_0 :: HDCP_MON_I2C_DEBUG_REG_3 :: I2C_MON_REG_EC [07:00] */
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_EC_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDCP_MON_I2C_DEBUG_REG_3_I2C_MON_REG_EC_SHIFT 0

/***************************************************************************
 *BCH_ECC_CFG - Data Island Error Correction Control Register
 ***************************************************************************/
/* HDMI_RX_0 :: BCH_ECC_CFG :: BCH_PACKET_ERRORS [31:24] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_PACKET_ERRORS_MASK          0xff000000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_PACKET_ERRORS_SHIFT         24

/* HDMI_RX_0 :: BCH_ECC_CFG :: PACKET_ERR_THRESHOLD [23:16] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_PACKET_ERR_THRESHOLD_MASK       0x00ff0000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_PACKET_ERR_THRESHOLD_SHIFT      16
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_PACKET_ERR_THRESHOLD_DEFAULT    0

/* HDMI_RX_0 :: BCH_ECC_CFG :: RDB_CLEAR_PACKET_ERRORS [15:15] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_RDB_CLEAR_PACKET_ERRORS_MASK    0x00008000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_RDB_CLEAR_PACKET_ERRORS_SHIFT   15
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_RDB_CLEAR_PACKET_ERRORS_DEFAULT 0

/* HDMI_RX_0 :: BCH_ECC_CFG :: ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC [14:14] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC_MASK 0x00004000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC_SHIFT 14
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_VSYNC_DEFAULT 1

/* HDMI_RX_0 :: BCH_ECC_CFG :: ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT [13:13] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT_MASK 0x00002000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT_SHIFT 13
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_CLEAR_PACKET_ERRORS_ON_INTERRUPT_DEFAULT 0

/* HDMI_RX_0 :: BCH_ECC_CFG :: COUNT_CORRECTABLE_ERRORS [12:12] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_COUNT_CORRECTABLE_ERRORS_MASK   0x00001000
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_COUNT_CORRECTABLE_ERRORS_SHIFT  12
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_COUNT_CORRECTABLE_ERRORS_DEFAULT 0

/* HDMI_RX_0 :: BCH_ECC_CFG :: reserved0 [11:06] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_reserved0_MASK                  0x00000fc0
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_reserved0_SHIFT                 6

/* HDMI_RX_0 :: BCH_ECC_CFG :: BCH_BLOCK_SELECT [05:03] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_BLOCK_SELECT_MASK           0x00000038
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_BLOCK_SELECT_SHIFT          3
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_BLOCK_SELECT_DEFAULT        0

/* HDMI_RX_0 :: BCH_ECC_CFG :: BCH_INT_SEL [02:02] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_INT_SEL_MASK                0x00000004
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_INT_SEL_SHIFT               2
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_BCH_INT_SEL_DEFAULT             0

/* HDMI_RX_0 :: BCH_ECC_CFG :: ENABLE_ECC_TP_INPUT [01:01] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_ECC_TP_INPUT_MASK        0x00000002
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_ECC_TP_INPUT_SHIFT       1
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_ENABLE_ECC_TP_INPUT_DEFAULT     0

/* HDMI_RX_0 :: BCH_ECC_CFG :: DISABLE_ECC [00:00] */
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_DISABLE_ECC_MASK                0x00000001
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_DISABLE_ECC_SHIFT               0
#define BCHP_HDMI_RX_0_BCH_ECC_CFG_DISABLE_ECC_DEFAULT             0

/***************************************************************************
 *PACKET_PROCESSOR_STATUS - Monitor which Packets Updated
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_reserved0_MASK      0xc0000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_reserved0_SHIFT     30

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: AUDIO_FIFO_EMPTY [29:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_EMPTY_MASK 0x20000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_EMPTY_SHIFT 29

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: AUDIO_FIFO_FULL [28:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_FULL_MASK 0x10000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_AUDIO_FIFO_FULL_SHIFT 28

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_27_LOCKED [27:27] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_27_LOCKED_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_27_LOCKED_SHIFT 27

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_26_LOCKED [26:26] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_26_LOCKED_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_26_LOCKED_SHIFT 26

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_25_LOCKED [25:25] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_25_LOCKED_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_25_LOCKED_SHIFT 25

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_24_LOCKED [24:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_24_LOCKED_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_24_LOCKED_SHIFT 24

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_23_LOCKED [23:23] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_23_LOCKED_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_23_LOCKED_SHIFT 23

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_22_LOCKED [22:22] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_22_LOCKED_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_22_LOCKED_SHIFT 22

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_21_LOCKED [21:21] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_21_LOCKED_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_21_LOCKED_SHIFT 21

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_20_LOCKED [20:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_20_LOCKED_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_20_LOCKED_SHIFT 20

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_19_LOCKED [19:19] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_19_LOCKED_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_19_LOCKED_SHIFT 19

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_18_LOCKED [18:18] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_18_LOCKED_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_18_LOCKED_SHIFT 18

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_17_LOCKED [17:17] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_17_LOCKED_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_17_LOCKED_SHIFT 17

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_16_LOCKED [16:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_16_LOCKED_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_16_LOCKED_SHIFT 16

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_15_LOCKED [15:15] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_15_LOCKED_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_15_LOCKED_SHIFT 15

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_14_LOCKED [14:14] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_14_LOCKED_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_14_LOCKED_SHIFT 14

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_13_LOCKED [13:13] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_13_LOCKED_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_13_LOCKED_SHIFT 13

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_12_LOCKED [12:12] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_12_LOCKED_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_12_LOCKED_SHIFT 12

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_11_LOCKED [11:11] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_11_LOCKED_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_11_LOCKED_SHIFT 11

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_10_LOCKED [10:10] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_10_LOCKED_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_10_LOCKED_SHIFT 10

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_9_LOCKED [09:09] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_9_LOCKED_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_9_LOCKED_SHIFT 9

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_8_LOCKED [08:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_8_LOCKED_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_8_LOCKED_SHIFT 8

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_7_LOCKED [07:07] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_7_LOCKED_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_7_LOCKED_SHIFT 7

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_6_LOCKED [06:06] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_6_LOCKED_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_6_LOCKED_SHIFT 6

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_5_LOCKED [05:05] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_5_LOCKED_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_5_LOCKED_SHIFT 5

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_4_LOCKED [04:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_4_LOCKED_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_4_LOCKED_SHIFT 4

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_3_LOCKED [03:03] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_3_LOCKED_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_3_LOCKED_SHIFT 3

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_2_LOCKED [02:02] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_2_LOCKED_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_2_LOCKED_SHIFT 2

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_1_LOCKED [01:01] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_1_LOCKED_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_1_LOCKED_SHIFT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_STATUS :: RAM_PACKET_0_LOCKED [00:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_0_LOCKED_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS_RAM_PACKET_0_LOCKED_SHIFT 0

/***************************************************************************
 *PACKET_PROCESSOR_CONTROL - Control the Packet RAM
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: ENABLE_RAM_PACKET_WRITES [31:31] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_RAM_PACKET_WRITES_MASK 0x80000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_RAM_PACKET_WRITES_SHIFT 31
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_RAM_PACKET_WRITES_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: reserved0 [30:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_reserved0_MASK     0x60000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_reserved0_SHIFT    29

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: ENABLE_GCP_WINDOW [28:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_GCP_WINDOW_MASK 0x10000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_GCP_WINDOW_SHIFT 28
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_ENABLE_GCP_WINDOW_DEFAULT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_27_LOCKED [27:27] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_27_LOCKED_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_27_LOCKED_SHIFT 27
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_27_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_26_LOCKED [26:26] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_26_LOCKED_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_26_LOCKED_SHIFT 26
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_26_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_25_LOCKED [25:25] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_25_LOCKED_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_25_LOCKED_SHIFT 25
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_25_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_24_LOCKED [24:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_24_LOCKED_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_24_LOCKED_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_24_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_23_LOCKED [23:23] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_23_LOCKED_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_23_LOCKED_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_23_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_22_LOCKED [22:22] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_22_LOCKED_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_22_LOCKED_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_22_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_21_LOCKED [21:21] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_21_LOCKED_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_21_LOCKED_SHIFT 21
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_21_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_20_LOCKED [20:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_20_LOCKED_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_20_LOCKED_SHIFT 20
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_20_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_19_LOCKED [19:19] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_19_LOCKED_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_19_LOCKED_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_19_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_18_LOCKED [18:18] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_18_LOCKED_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_18_LOCKED_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_18_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_17_LOCKED [17:17] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_17_LOCKED_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_17_LOCKED_SHIFT 17
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_17_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_16_LOCKED [16:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_16_LOCKED_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_16_LOCKED_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_16_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_15_LOCKED [15:15] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_15_LOCKED_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_15_LOCKED_SHIFT 15
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_15_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_14_LOCKED [14:14] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_14_LOCKED_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_14_LOCKED_SHIFT 14
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_14_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_13_LOCKED [13:13] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_13_LOCKED_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_13_LOCKED_SHIFT 13
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_13_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_12_LOCKED [12:12] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_12_LOCKED_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_12_LOCKED_SHIFT 12
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_12_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_11_LOCKED [11:11] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_11_LOCKED_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_11_LOCKED_SHIFT 11
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_11_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_10_LOCKED [10:10] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_10_LOCKED_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_10_LOCKED_SHIFT 10
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_10_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_9_LOCKED [09:09] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_9_LOCKED_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_9_LOCKED_SHIFT 9
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_9_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_8_LOCKED [08:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_8_LOCKED_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_8_LOCKED_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_8_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_7_LOCKED [07:07] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_7_LOCKED_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_7_LOCKED_SHIFT 7
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_7_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_6_LOCKED [06:06] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_6_LOCKED_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_6_LOCKED_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_6_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_5_LOCKED [05:05] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_5_LOCKED_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_5_LOCKED_SHIFT 5
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_5_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_4_LOCKED [04:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_4_LOCKED_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_4_LOCKED_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_4_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_3_LOCKED [03:03] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_3_LOCKED_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_3_LOCKED_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_3_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_2_LOCKED [02:02] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_2_LOCKED_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_2_LOCKED_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_2_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_1_LOCKED [01:01] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_1_LOCKED_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_1_LOCKED_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_1_LOCKED_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CONTROL :: CLEAR_RAM_PACKET_0_LOCKED [00:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_0_LOCKED_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_0_LOCKED_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CONTROL_CLEAR_RAM_PACKET_0_LOCKED_DEFAULT 0

/***************************************************************************
 *RAM_PACKET_UPDATE_CONFIG - Enable the  PACKET_UPDATE
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_reserved0_MASK     0xf0000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_reserved0_SHIFT    28

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_27 [27:27] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_27_MASK 0x08000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_27_SHIFT 27
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_27_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_26 [26:26] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_26_MASK 0x04000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_26_SHIFT 26
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_26_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_25 [25:25] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_25_MASK 0x02000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_25_SHIFT 25
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_25_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_24 [24:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_24_MASK 0x01000000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_24_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_24_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_23 [23:23] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_23_MASK 0x00800000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_23_SHIFT 23
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_23_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_22 [22:22] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_22_MASK 0x00400000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_22_SHIFT 22
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_22_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_21 [21:21] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_21_MASK 0x00200000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_21_SHIFT 21
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_21_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_20 [20:20] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_20_MASK 0x00100000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_20_SHIFT 20
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_20_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_19 [19:19] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_19_MASK 0x00080000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_19_SHIFT 19
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_19_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_18 [18:18] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_18_MASK 0x00040000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_18_SHIFT 18
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_18_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_17 [17:17] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_17_MASK 0x00020000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_17_SHIFT 17
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_17_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_16 [16:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_16_MASK 0x00010000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_16_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_16_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_15 [15:15] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_15_MASK 0x00008000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_15_SHIFT 15
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_15_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_14 [14:14] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_14_MASK 0x00004000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_14_SHIFT 14
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_14_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_13 [13:13] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_13_MASK 0x00002000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_13_SHIFT 13
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_13_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_12 [12:12] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_12_MASK 0x00001000
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_12_SHIFT 12
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_12_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_11 [11:11] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_11_MASK 0x00000800
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_11_SHIFT 11
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_11_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_10 [10:10] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_10_MASK 0x00000400
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_10_SHIFT 10
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_10_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_9 [09:09] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_9_MASK 0x00000200
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_9_SHIFT 9
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_9_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_8 [08:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_8_MASK 0x00000100
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_8_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_8_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_7 [07:07] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_7_MASK 0x00000080
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_7_SHIFT 7
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_7_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_6 [06:06] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_6_MASK 0x00000040
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_6_SHIFT 6
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_6_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_5 [05:05] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_5_MASK 0x00000020
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_5_SHIFT 5
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_5_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_4 [04:04] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_4_MASK 0x00000010
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_4_SHIFT 4
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_4_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_3 [03:03] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_3_MASK 0x00000008
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_3_SHIFT 3
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_3_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_2 [02:02] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_2_SHIFT 2
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_2_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_1 [01:01] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_1_MASK 0x00000002
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_1_SHIFT 1
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_1_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_UPDATE_CONFIG :: ENABLE_RAM_PACKET_UPDATE_0 [00:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_0_MASK 0x00000001
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_0_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_UPDATE_CONFIG_ENABLE_RAM_PACKET_UPDATE_0_DEFAULT 0

/***************************************************************************
 *RAM_PACKET_IRQ_ENABLE - Enable the  PACKET_UPDATE Interrupt
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_reserved0_MASK        0xf0000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_reserved0_SHIFT       28

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_27 [27:27] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_27_MASK 0x08000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_27_SHIFT 27
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_27_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_26 [26:26] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_26_MASK 0x04000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_26_SHIFT 26
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_26_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_25 [25:25] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_25_MASK 0x02000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_25_SHIFT 25
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_25_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_24 [24:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_24_MASK 0x01000000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_24_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_24_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_23 [23:23] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_23_MASK 0x00800000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_23_SHIFT 23
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_23_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_22 [22:22] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_22_MASK 0x00400000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_22_SHIFT 22
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_22_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_21 [21:21] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_21_MASK 0x00200000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_21_SHIFT 21
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_21_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_20 [20:20] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_20_MASK 0x00100000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_20_SHIFT 20
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_20_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_19 [19:19] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_19_MASK 0x00080000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_19_SHIFT 19
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_19_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_18 [18:18] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_18_MASK 0x00040000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_18_SHIFT 18
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_18_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_17 [17:17] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_17_MASK 0x00020000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_17_SHIFT 17
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_17_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_16 [16:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_16_MASK 0x00010000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_16_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_16_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_15 [15:15] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_15_MASK 0x00008000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_15_SHIFT 15
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_15_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_14 [14:14] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_14_MASK 0x00004000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_14_SHIFT 14
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_14_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_13 [13:13] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_13_MASK 0x00002000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_13_SHIFT 13
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_13_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_12 [12:12] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_12_MASK 0x00001000
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_12_SHIFT 12
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_12_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_11 [11:11] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_11_MASK 0x00000800
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_11_SHIFT 11
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_11_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_10 [10:10] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_10_MASK 0x00000400
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_10_SHIFT 10
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_10_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_9 [09:09] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_9_MASK 0x00000200
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_9_SHIFT 9
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_9_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_8 [08:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_8_MASK 0x00000100
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_8_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_8_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_7 [07:07] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_7_MASK 0x00000080
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_7_SHIFT 7
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_7_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_6 [06:06] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_6_MASK 0x00000040
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_6_SHIFT 6
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_6_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_5 [05:05] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_5_MASK 0x00000020
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_5_SHIFT 5
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_5_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_4 [04:04] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_4_MASK 0x00000010
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_4_SHIFT 4
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_4_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_3 [03:03] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_3_MASK 0x00000008
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_3_SHIFT 3
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_3_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_2 [02:02] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_2_SHIFT 2
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_2_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_1 [01:01] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_1_MASK 0x00000002
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_1_SHIFT 1
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_1_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_IRQ_ENABLE :: ENABLE_RAM_PACKET_UPDATE_IRQ_0 [00:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_0_MASK 0x00000001
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_0_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_IRQ_ENABLE_ENABLE_RAM_PACKET_UPDATE_IRQ_0_DEFAULT 0

/***************************************************************************
 *PACKET_STOP_SYNC_SELECT - Control Register for Packet Stop Sync Selection
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_reserved0_MASK      0xf0000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_reserved0_SHIFT     28

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_28_SYNC_SELECT [27:27] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_28_SYNC_SELECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_28_SYNC_SELECT_SHIFT 27
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_28_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_26_SYNC_SELECT [26:26] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_26_SYNC_SELECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_26_SYNC_SELECT_SHIFT 26
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_26_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_25_SYNC_SELECT [25:25] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_25_SYNC_SELECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_25_SYNC_SELECT_SHIFT 25
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_25_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_24_SYNC_SELECT [24:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_24_SYNC_SELECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_24_SYNC_SELECT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_24_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_23_SYNC_SELECT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_23_SYNC_SELECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_23_SYNC_SELECT_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_23_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_22_SYNC_SELECT [22:22] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_22_SYNC_SELECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_22_SYNC_SELECT_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_22_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_21_SYNC_SELECT [21:21] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_21_SYNC_SELECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_21_SYNC_SELECT_SHIFT 21
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_21_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_20_SYNC_SELECT [20:20] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_20_SYNC_SELECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_20_SYNC_SELECT_SHIFT 20
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_20_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_19_SYNC_SELECT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_19_SYNC_SELECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_19_SYNC_SELECT_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_19_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_18_SYNC_SELECT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_18_SYNC_SELECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_18_SYNC_SELECT_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_18_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_17_SYNC_SELECT [17:17] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_17_SYNC_SELECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_17_SYNC_SELECT_SHIFT 17
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_17_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_16_SYNC_SELECT [16:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_16_SYNC_SELECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_16_SYNC_SELECT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_16_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_15_SYNC_SELECT [15:15] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_15_SYNC_SELECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_15_SYNC_SELECT_SHIFT 15
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_15_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_14_SYNC_SELECT [14:14] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_14_SYNC_SELECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_14_SYNC_SELECT_SHIFT 14
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_14_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_13_SYNC_SELECT [13:13] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_13_SYNC_SELECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_13_SYNC_SELECT_SHIFT 13
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_13_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_12_SYNC_SELECT [12:12] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_12_SYNC_SELECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_12_SYNC_SELECT_SHIFT 12
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_12_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_11_SYNC_SELECT [11:11] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_11_SYNC_SELECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_11_SYNC_SELECT_SHIFT 11
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_11_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_10_SYNC_SELECT [10:10] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_10_SYNC_SELECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_10_SYNC_SELECT_SHIFT 10
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_10_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_9_SYNC_SELECT [09:09] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_9_SYNC_SELECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_9_SYNC_SELECT_SHIFT 9
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_9_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_8_SYNC_SELECT [08:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_8_SYNC_SELECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_8_SYNC_SELECT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_8_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_7_SYNC_SELECT [07:07] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_7_SYNC_SELECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_7_SYNC_SELECT_SHIFT 7
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_7_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_6_SYNC_SELECT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_6_SYNC_SELECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_6_SYNC_SELECT_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_6_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_5_SYNC_SELECT [05:05] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_5_SYNC_SELECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_5_SYNC_SELECT_SHIFT 5
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_5_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_4_SYNC_SELECT [04:04] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_4_SYNC_SELECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_4_SYNC_SELECT_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_4_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_3_SYNC_SELECT [03:03] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_3_SYNC_SELECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_3_SYNC_SELECT_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_3_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_2_SYNC_SELECT [02:02] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_2_SYNC_SELECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_2_SYNC_SELECT_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_2_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_1_SYNC_SELECT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_1_SYNC_SELECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_1_SYNC_SELECT_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_1_SYNC_SELECT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_STOP_SYNC_SELECT :: RAM_PACKET_0_SYNC_SELECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_0_SYNC_SELECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_0_SYNC_SELECT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_SELECT_RAM_PACKET_0_SYNC_SELECT_DEFAULT 1

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_0 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_3_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_3_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_3_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_3_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_2_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_2_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_2_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_2_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_1_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_1_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_1_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_1_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_0 :: RAM_PACKET_0_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_0_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_0_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_0_RAM_PACKET_0_MAX_SYNC_COUNT_DEFAULT 9

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_1 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_7_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_7_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_7_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_7_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_6_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_6_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_6_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_6_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_5_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_5_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_5_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_5_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_1 :: RAM_PACKET_4_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_4_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_4_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_1_RAM_PACKET_4_MAX_SYNC_COUNT_DEFAULT 9

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_2 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_11_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_11_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_11_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_11_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_10_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_10_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_10_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_10_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_9_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_9_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_9_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_9_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_2 :: RAM_PACKET_8_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_8_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_8_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_2_RAM_PACKET_8_MAX_SYNC_COUNT_DEFAULT 9

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_3 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_15_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_15_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_15_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_15_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_14_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_14_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_14_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_14_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_13_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_13_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_13_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_13_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_3 :: RAM_PACKET_12_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_12_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_12_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_3_RAM_PACKET_12_MAX_SYNC_COUNT_DEFAULT 9

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_4 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_19_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_19_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_19_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_19_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_18_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_18_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_18_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_18_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_17_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_17_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_17_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_17_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_4 :: RAM_PACKET_16_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_16_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_16_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_4_RAM_PACKET_16_MAX_SYNC_COUNT_DEFAULT 9

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_5 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_23_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_23_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_23_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_23_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_22_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_22_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_22_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_22_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_21_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_21_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_21_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_21_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_5 :: RAM_PACKET_20_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_20_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_20_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_5_RAM_PACKET_20_MAX_SYNC_COUNT_DEFAULT 9

/***************************************************************************
 *PACKET_STOP_SYNC_COUNT_CONTROL_6 - Control register for Packet Stop Detect Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_27_MAX_SYNC_COUNT [31:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_27_MAX_SYNC_COUNT_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_27_MAX_SYNC_COUNT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_27_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_26_MAX_SYNC_COUNT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_26_MAX_SYNC_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_26_MAX_SYNC_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_26_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_25_MAX_SYNC_COUNT [15:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_25_MAX_SYNC_COUNT_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_25_MAX_SYNC_COUNT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_25_MAX_SYNC_COUNT_DEFAULT 9

/* HDMI_RX_0 :: PACKET_STOP_SYNC_COUNT_CONTROL_6 :: RAM_PACKET_24_MAX_SYNC_COUNT [07:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_24_MAX_SYNC_COUNT_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_24_MAX_SYNC_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_SYNC_COUNT_CONTROL_6_RAM_PACKET_24_MAX_SYNC_COUNT_DEFAULT 9

/***************************************************************************
 *ENABLE_PACKET_STOP_DETECT - Control register to enable the Packet Stop Detection Circuit for each type of packet
 ***************************************************************************/
/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_reserved0_MASK    0xf0000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_reserved0_SHIFT   28

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_27_STOP_DETECT [27:27] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_27_STOP_DETECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_27_STOP_DETECT_SHIFT 27
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_27_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_26_STOP_DETECT [26:26] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_26_STOP_DETECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_26_STOP_DETECT_SHIFT 26
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_26_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_25_STOP_DETECT [25:25] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_25_STOP_DETECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_25_STOP_DETECT_SHIFT 25
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_25_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_24_STOP_DETECT [24:24] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_24_STOP_DETECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_24_STOP_DETECT_SHIFT 24
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_24_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_23_STOP_DETECT [23:23] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_23_STOP_DETECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_23_STOP_DETECT_SHIFT 23
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_23_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_22_STOP_DETECT [22:22] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_22_STOP_DETECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_22_STOP_DETECT_SHIFT 22
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_22_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_21_STOP_DETECT [21:21] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_21_STOP_DETECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_21_STOP_DETECT_SHIFT 21
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_21_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_20_STOP_DETECT [20:20] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_20_STOP_DETECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_20_STOP_DETECT_SHIFT 20
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_20_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_19_STOP_DETECT [19:19] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_19_STOP_DETECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_19_STOP_DETECT_SHIFT 19
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_19_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_18_STOP_DETECT [18:18] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_18_STOP_DETECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_18_STOP_DETECT_SHIFT 18
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_18_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_17_STOP_DETECT [17:17] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_17_STOP_DETECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_17_STOP_DETECT_SHIFT 17
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_17_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_16_STOP_DETECT [16:16] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_16_STOP_DETECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_16_STOP_DETECT_SHIFT 16
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_16_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_15_STOP_DETECT [15:15] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_15_STOP_DETECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_15_STOP_DETECT_SHIFT 15
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_15_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_14_STOP_DETECT [14:14] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_14_STOP_DETECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_14_STOP_DETECT_SHIFT 14
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_14_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_13_STOP_DETECT [13:13] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_13_STOP_DETECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_13_STOP_DETECT_SHIFT 13
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_13_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_12_STOP_DETECT [12:12] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_12_STOP_DETECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_12_STOP_DETECT_SHIFT 12
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_12_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_11_STOP_DETECT [11:11] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_11_STOP_DETECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_11_STOP_DETECT_SHIFT 11
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_11_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_10_STOP_DETECT [10:10] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_10_STOP_DETECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_10_STOP_DETECT_SHIFT 10
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_10_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_9_STOP_DETECT [09:09] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_9_STOP_DETECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_9_STOP_DETECT_SHIFT 9
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_9_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_8_STOP_DETECT [08:08] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_8_STOP_DETECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_8_STOP_DETECT_SHIFT 8
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_8_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_7_STOP_DETECT [07:07] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_7_STOP_DETECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_7_STOP_DETECT_SHIFT 7
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_7_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_6_STOP_DETECT [06:06] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_6_STOP_DETECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_6_STOP_DETECT_SHIFT 6
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_6_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_5_STOP_DETECT [05:05] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_5_STOP_DETECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_5_STOP_DETECT_SHIFT 5
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_5_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_4_STOP_DETECT [04:04] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_4_STOP_DETECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_4_STOP_DETECT_SHIFT 4
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_4_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_3_STOP_DETECT [03:03] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_3_STOP_DETECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_3_STOP_DETECT_SHIFT 3
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_3_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_2_STOP_DETECT [02:02] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_2_STOP_DETECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_2_STOP_DETECT_SHIFT 2
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_2_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_1_STOP_DETECT [01:01] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_1_STOP_DETECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_1_STOP_DETECT_SHIFT 1
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_1_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: ENABLE_PACKET_STOP_DETECT :: ENABLE_PACKET_0_STOP_DETECT [00:00] */
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_0_STOP_DETECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_0_STOP_DETECT_SHIFT 0
#define BCHP_HDMI_RX_0_ENABLE_PACKET_STOP_DETECT_ENABLE_PACKET_0_STOP_DETECT_DEFAULT 0

/***************************************************************************
 *PACKET_STOP_DETECT_STATUS - Status of Packet Stop Detection Circuit
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_reserved0_MASK    0xf0000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_reserved0_SHIFT   28

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_27_STOP_DETECT [27:27] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_27_STOP_DETECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_27_STOP_DETECT_SHIFT 27

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_26_STOP_DETECT [26:26] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_26_STOP_DETECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_26_STOP_DETECT_SHIFT 26

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_25_STOP_DETECT [25:25] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_25_STOP_DETECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_25_STOP_DETECT_SHIFT 25

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_24_STOP_DETECT [24:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_24_STOP_DETECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_24_STOP_DETECT_SHIFT 24

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_23_STOP_DETECT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_23_STOP_DETECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_23_STOP_DETECT_SHIFT 23

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_22_STOP_DETECT [22:22] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_22_STOP_DETECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_22_STOP_DETECT_SHIFT 22

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_21_STOP_DETECT [21:21] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_21_STOP_DETECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_21_STOP_DETECT_SHIFT 21

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_20_STOP_DETECT [20:20] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_20_STOP_DETECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_20_STOP_DETECT_SHIFT 20

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_19_STOP_DETECT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_19_STOP_DETECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_19_STOP_DETECT_SHIFT 19

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_18_STOP_DETECT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_18_STOP_DETECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_18_STOP_DETECT_SHIFT 18

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_17_STOP_DETECT [17:17] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_17_STOP_DETECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_17_STOP_DETECT_SHIFT 17

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_16_STOP_DETECT [16:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_16_STOP_DETECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_16_STOP_DETECT_SHIFT 16

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_15_STOP_DETECT [15:15] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_15_STOP_DETECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_15_STOP_DETECT_SHIFT 15

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_14_STOP_DETECT [14:14] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_14_STOP_DETECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_14_STOP_DETECT_SHIFT 14

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_13_STOP_DETECT [13:13] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_13_STOP_DETECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_13_STOP_DETECT_SHIFT 13

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_12_STOP_DETECT [12:12] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_12_STOP_DETECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_12_STOP_DETECT_SHIFT 12

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_11_STOP_DETECT [11:11] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_11_STOP_DETECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_11_STOP_DETECT_SHIFT 11

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_10_STOP_DETECT [10:10] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_10_STOP_DETECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_10_STOP_DETECT_SHIFT 10

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_9_STOP_DETECT [09:09] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_9_STOP_DETECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_9_STOP_DETECT_SHIFT 9

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_8_STOP_DETECT [08:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_8_STOP_DETECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_8_STOP_DETECT_SHIFT 8

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_7_STOP_DETECT [07:07] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_7_STOP_DETECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_7_STOP_DETECT_SHIFT 7

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_6_STOP_DETECT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_6_STOP_DETECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_6_STOP_DETECT_SHIFT 6

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_5_STOP_DETECT [05:05] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_5_STOP_DETECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_5_STOP_DETECT_SHIFT 5

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_4_STOP_DETECT [04:04] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_4_STOP_DETECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_4_STOP_DETECT_SHIFT 4

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_3_STOP_DETECT [03:03] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_3_STOP_DETECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_3_STOP_DETECT_SHIFT 3

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_2_STOP_DETECT [02:02] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_2_STOP_DETECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_2_STOP_DETECT_SHIFT 2

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_1_STOP_DETECT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_1_STOP_DETECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_1_STOP_DETECT_SHIFT 1

/* HDMI_RX_0 :: PACKET_STOP_DETECT_STATUS :: RAM_PACKET_0_STOP_DETECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_0_STOP_DETECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS_RAM_PACKET_0_STOP_DETECT_SHIFT 0

/***************************************************************************
 *PACKET_STOP_CLEAR_DETECT - Control to Clear the Stop Detected Bits
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_reserved0_MASK     0xf0000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_reserved0_SHIFT    28

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_27_STOP_DETECT [27:27] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_27_STOP_DETECT_MASK 0x08000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_27_STOP_DETECT_SHIFT 27
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_27_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_26_STOP_DETECT [26:26] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_26_STOP_DETECT_MASK 0x04000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_26_STOP_DETECT_SHIFT 26
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_26_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_25_STOP_DETECT [25:25] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_25_STOP_DETECT_MASK 0x02000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_25_STOP_DETECT_SHIFT 25
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_25_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_24_STOP_DETECT [24:24] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_24_STOP_DETECT_MASK 0x01000000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_24_STOP_DETECT_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_24_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_23_STOP_DETECT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_23_STOP_DETECT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_23_STOP_DETECT_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_23_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_22_STOP_DETECT [22:22] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_22_STOP_DETECT_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_22_STOP_DETECT_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_22_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_21_STOP_DETECT [21:21] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_21_STOP_DETECT_MASK 0x00200000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_21_STOP_DETECT_SHIFT 21
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_21_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_20_STOP_DETECT [20:20] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_20_STOP_DETECT_MASK 0x00100000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_20_STOP_DETECT_SHIFT 20
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_20_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_19_STOP_DETECT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_19_STOP_DETECT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_19_STOP_DETECT_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_19_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_18_STOP_DETECT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_18_STOP_DETECT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_18_STOP_DETECT_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_18_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_17_STOP_DETECT [17:17] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_17_STOP_DETECT_MASK 0x00020000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_17_STOP_DETECT_SHIFT 17
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_17_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_16_STOP_DETECT [16:16] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_16_STOP_DETECT_MASK 0x00010000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_16_STOP_DETECT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_16_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_15_STOP_DETECT [15:15] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_15_STOP_DETECT_MASK 0x00008000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_15_STOP_DETECT_SHIFT 15
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_15_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_14_STOP_DETECT [14:14] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_14_STOP_DETECT_MASK 0x00004000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_14_STOP_DETECT_SHIFT 14
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_14_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_13_STOP_DETECT [13:13] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_13_STOP_DETECT_MASK 0x00002000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_13_STOP_DETECT_SHIFT 13
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_13_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_12_STOP_DETECT [12:12] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_12_STOP_DETECT_MASK 0x00001000
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_12_STOP_DETECT_SHIFT 12
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_12_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_11_STOP_DETECT [11:11] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_11_STOP_DETECT_MASK 0x00000800
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_11_STOP_DETECT_SHIFT 11
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_11_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_10_STOP_DETECT [10:10] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_10_STOP_DETECT_MASK 0x00000400
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_10_STOP_DETECT_SHIFT 10
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_10_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_9_STOP_DETECT [09:09] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_9_STOP_DETECT_MASK 0x00000200
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_9_STOP_DETECT_SHIFT 9
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_9_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_8_STOP_DETECT [08:08] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_8_STOP_DETECT_MASK 0x00000100
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_8_STOP_DETECT_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_8_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_7_STOP_DETECT [07:07] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_7_STOP_DETECT_MASK 0x00000080
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_7_STOP_DETECT_SHIFT 7
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_7_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_6_STOP_DETECT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_6_STOP_DETECT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_6_STOP_DETECT_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_6_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_5_STOP_DETECT [05:05] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_5_STOP_DETECT_MASK 0x00000020
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_5_STOP_DETECT_SHIFT 5
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_5_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_4_STOP_DETECT [04:04] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_4_STOP_DETECT_MASK 0x00000010
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_4_STOP_DETECT_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_4_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_3_STOP_DETECT [03:03] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_3_STOP_DETECT_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_3_STOP_DETECT_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_3_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_2_STOP_DETECT [02:02] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_2_STOP_DETECT_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_2_STOP_DETECT_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_2_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_1_STOP_DETECT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_1_STOP_DETECT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_1_STOP_DETECT_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_1_STOP_DETECT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_STOP_CLEAR_DETECT :: CLEAR_RAM_PACKET_0_STOP_DETECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_0_STOP_DETECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_0_STOP_DETECT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_STOP_CLEAR_DETECT_CLEAR_RAM_PACKET_0_STOP_DETECT_DEFAULT 0

/***************************************************************************
 *MASK_PACKET_STOP_DETECT - Packet Processor: Mask the packet stop detection
 ***************************************************************************/
/* HDMI_RX_0 :: MASK_PACKET_STOP_DETECT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_MASK_PACKET_STOP_DETECT_reserved0_MASK      0xf0000000
#define BCHP_HDMI_RX_0_MASK_PACKET_STOP_DETECT_reserved0_SHIFT     28

/* HDMI_RX_0 :: MASK_PACKET_STOP_DETECT :: MASK_PACKET_STOP_DETECT [27:00] */
#define BCHP_HDMI_RX_0_MASK_PACKET_STOP_DETECT_MASK_PACKET_STOP_DETECT_MASK 0x0fffffff
#define BCHP_HDMI_RX_0_MASK_PACKET_STOP_DETECT_MASK_PACKET_STOP_DETECT_SHIFT 0
#define BCHP_HDMI_RX_0_MASK_PACKET_STOP_DETECT_MASK_PACKET_STOP_DETECT_DEFAULT 268435455

/***************************************************************************
 *PACKET_PROCESSOR_AUDIO_CTS - HDMI Cyclic Time Stamp
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_CTS :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_reserved0_MASK   0xfff00000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_reserved0_SHIFT  20

/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_CTS :: CTS [19:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_CTS_MASK         0x000fffff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_CTS_SHIFT        0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS_CTS_DEFAULT      0

/***************************************************************************
 *PACKET_PROCESSOR_AUDIO_N - HDMI N Value for Computing the Cyclic Time Stamp
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_N :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_reserved0_MASK     0xfff00000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_reserved0_SHIFT    20

/* HDMI_RX_0 :: PACKET_PROCESSOR_AUDIO_N :: N [19:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_N_MASK             0x000fffff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_N_SHIFT            0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N_N_DEFAULT          0

/***************************************************************************
 *PACKET_PROCESSOR_CHN_STAT_3_0 - Packet Processor: Audio Channel Status Bits 31:0
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_31_28 [31:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_31_28_MASK 0xf0000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_31_28_SHIFT 28

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_27_24_AUDIO_FREQ [27:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_27_24_AUDIO_FREQ_MASK 0x0f000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_27_24_AUDIO_FREQ_SHIFT 24

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_23_16 [23:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_23_16_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_23_16_SHIFT 16

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_15_8 [15:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_15_8_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_15_8_SHIFT 8

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_3_0 :: CHANNEL_STATUS_7_0 [07:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_7_0_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0_CHANNEL_STATUS_7_0_SHIFT 0

/***************************************************************************
 *PACKET_PROCESSOR_CHN_STAT_7_4 - Packet Processor: Audio Channel Status Bits 63:32
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_63_56 [31:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_63_56_MASK 0xff000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_63_56_SHIFT 24

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_55_48 [23:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_55_48_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_55_48_SHIFT 16

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_47_40 [15:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_47_40_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_47_40_SHIFT 8

/* HDMI_RX_0 :: PACKET_PROCESSOR_CHN_STAT_7_4 :: CHANNEL_STATUS_39_32 [07:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_39_32_MASK 0x000000ff
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4_CHANNEL_STATUS_39_32_SHIFT 0

/***************************************************************************
 *PACKET_PROCESSOR_CFG - Packet Processor Configuration register
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: INIT_RAM_PACKET [31:31] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_MASK   0x80000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_SHIFT  31
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: INIT_RAM_PACKET_ON_HOTPLUG [30:30] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HOTPLUG_MASK 0x40000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HOTPLUG_SHIFT 30
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HOTPLUG_DEFAULT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION [29:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION_MASK 0x20000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION_SHIFT 29
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_INIT_RAM_PACKET_ON_HDMI_TO_DVI_TRANSITION_DEFAULT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR [28:28] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR_MASK 0x10000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR_SHIFT 28
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_DATA_ON_SAMPLE_PRESENT_ERROR_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SAMPLE_FLAT [27:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAMPLE_FLAT_MASK       0x0f000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAMPLE_FLAT_SHIFT      24
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAMPLE_FLAT_DEFAULT    0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_SAMPLE_FLAT [23:23] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_FLAT_MASK 0x00800000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_FLAT_SHIFT 23
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_FLAT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: USE_AVMUTE_FOR_MAI_FORMAT_MUTE [22:22] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_USE_AVMUTE_FOR_MAI_FORMAT_MUTE_MASK 0x00400000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_USE_AVMUTE_FOR_MAI_FORMAT_MUTE_SHIFT 22
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_USE_AVMUTE_FOR_MAI_FORMAT_MUTE_DEFAULT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SMOOTH_MODE [21:21] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SMOOTH_MODE_MASK       0x00200000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SMOOTH_MODE_SHIFT      21
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SMOOTH_MODE_DEFAULT    0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: DISABLE_MAI_BUS [20:20] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_DISABLE_MAI_BUS_MASK   0x00100000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_DISABLE_MAI_BUS_SHIFT  20
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_DISABLE_MAI_BUS_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: REVERSE_MAI_FORMAT [19:19] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_REVERSE_MAI_FORMAT_MASK 0x00080000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_REVERSE_MAI_FORMAT_SHIFT 19
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_REVERSE_MAI_FORMAT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_SAMPLE_PRESENT [18:18] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_PRESENT_MASK 0x00040000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_PRESENT_SHIFT 18
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_SAMPLE_PRESENT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SPEAKER_ACTIVE [17:10] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SPEAKER_ACTIVE_MASK    0x0003fc00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SPEAKER_ACTIVE_SHIFT   10
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SPEAKER_ACTIVE_DEFAULT 3

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: reserved0 [09:07] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_reserved0_MASK         0x00000380
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_reserved0_SHIFT        7

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: CONFIG_VALIDITY_BIT [06:06] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CONFIG_VALIDITY_BIT_MASK 0x00000040
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CONFIG_VALIDITY_BIT_SHIFT 6
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CONFIG_VALIDITY_BIT_DEFAULT 1

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_LAYOUT_1 [05:05] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_1_MASK    0x00000020
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_1_SHIFT   5
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_1_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: FORCE_LAYOUT_0 [04:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_0_MASK    0x00000010
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_0_SHIFT   4
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_FORCE_LAYOUT_0_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SAVE_CHNL_STAT_EVEN_IF_ERROR [03:03] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_CHNL_STAT_EVEN_IF_ERROR_MASK 0x00000008
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_CHNL_STAT_EVEN_IF_ERROR_SHIFT 3
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_CHNL_STAT_EVEN_IF_ERROR_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: SAVE_PACKETS_EVEN_IF_ERROR [02:02] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_PACKETS_EVEN_IF_ERROR_MASK 0x00000004
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_PACKETS_EVEN_IF_ERROR_SHIFT 2
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_SAVE_PACKETS_EVEN_IF_ERROR_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: ZERO_AUDIO_ON_SAMPLE_FLAT [01:01] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_ON_SAMPLE_FLAT_MASK 0x00000002
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_ON_SAMPLE_FLAT_SHIFT 1
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_ZERO_AUDIO_ON_SAMPLE_FLAT_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_CFG :: CHANNEL_STATUS_SELECT [00:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CHANNEL_STATUS_SELECT_MASK 0x00000001
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CHANNEL_STATUS_SELECT_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_CFG_CHANNEL_STATUS_SELECT_DEFAULT 0

/***************************************************************************
 *PKT_ACR_CFG_1 - Audio Packet Clock Recovery PKT_ACR_CFG_1
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_reserved0_MASK                0xff000000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_reserved0_SHIFT               24

/* HDMI_RX_0 :: PKT_ACR_CFG_1 :: ACQ_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_ACQ_COUNT_MASK                0x00ffffff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_ACQ_COUNT_SHIFT               0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_1_ACQ_COUNT_DEFAULT             524288

/***************************************************************************
 *PKT_ACR_CFG_2 - Audio Packet Clock Recovery PKT_ACR_CFG_2
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_2 :: NCO_OFFSET [31:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2_NCO_OFFSET_MASK               0xffffffff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2_NCO_OFFSET_SHIFT              0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_2_NCO_OFFSET_DEFAULT            0

/***************************************************************************
 *PKT_ACR_CFG_3 - Audio Packet Clock Recovery PKT_ACR_CFG_3
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: reserved0 [31:20] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_reserved0_MASK                0xfff00000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_reserved0_SHIFT               20

/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: LAYOUT1_SUB_MASK [19:16] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_LAYOUT1_SUB_MASK_MASK         0x000f0000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_LAYOUT1_SUB_MASK_SHIFT        16
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_LAYOUT1_SUB_MASK_DEFAULT      1

/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: FIFO_INIT_LIMIT [15:08] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_INIT_LIMIT_MASK          0x0000ff00
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_INIT_LIMIT_SHIFT         8
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_INIT_LIMIT_DEFAULT       128

/* HDMI_RX_0 :: PKT_ACR_CFG_3 :: FIFO_OFFSET [07:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_OFFSET_MASK              0x000000ff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_OFFSET_SHIFT             0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_3_FIFO_OFFSET_DEFAULT           128

/***************************************************************************
 *PKT_ACR_CFG_4 - Audio Packet Clock Recovery PKT_ACR_CFG_4
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_4 :: reserved0 [31:15] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_reserved0_MASK                0xffff8000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_reserved0_SHIFT               15

/* HDMI_RX_0 :: PKT_ACR_CFG_4 :: EST_COUNT [14:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_EST_COUNT_MASK                0x00007fff
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_EST_COUNT_SHIFT               0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_4_EST_COUNT_DEFAULT             4096

/***************************************************************************
 *PKT_ACR_CFG_5 - Audio Packet Clock Recovery PKT_ACR_CFG_5
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: reserved0 [31:21] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved0_MASK                0xffe00000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved0_SHIFT               21

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: EST_COUNT_SHIFT [20:16] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_EST_COUNT_SHIFT_MASK          0x001f0000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_EST_COUNT_SHIFT_SHIFT         16
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_EST_COUNT_SHIFT_DEFAULT       13

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved1_MASK                0x0000e000
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved1_SHIFT               13

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: ACC_ACQ_COEF [12:08] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_ACQ_COEF_MASK             0x00001f00
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_ACQ_COEF_SHIFT            8
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_ACQ_COEF_DEFAULT          8

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: reserved2 [07:05] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved2_MASK                0x000000e0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_reserved2_SHIFT               5

/* HDMI_RX_0 :: PKT_ACR_CFG_5 :: ACC_TRACK_COEF [04:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_TRACK_COEF_MASK           0x0000001f
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_TRACK_COEF_SHIFT          0
#define BCHP_HDMI_RX_0_PKT_ACR_CFG_5_ACC_TRACK_COEF_DEFAULT        8

/***************************************************************************
 *PKT_ACR_STATUS_0 - Audio Packet Clock Recovery PKT_ACR_STATUS_0
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_0 :: FCW_EST [31:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_0_FCW_EST_MASK               0xffffffff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_0_FCW_EST_SHIFT              0

/***************************************************************************
 *PKT_ACR_STATUS_1 - Audio Packet Clock Recovery PKT_ACR_STATUS_1
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_1 :: ACC_ERROR [31:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_1_ACC_ERROR_MASK             0xffffffff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_1_ACC_ERROR_SHIFT            0

/***************************************************************************
 *PKT_ACR_STATUS_2 - Audio Packet Clock Recovery PKT_ACR_STATUS_2
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_2 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_reserved0_MASK             0xffff0000
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_reserved0_SHIFT            16

/* HDMI_RX_0 :: PKT_ACR_STATUS_2 :: AUDIO_RATE [15:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_AUDIO_RATE_MASK            0x0000ffff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_2_AUDIO_RATE_SHIFT           0

/***************************************************************************
 *PKT_ACR_STATUS_3 - Audio Packet Clock Recovery PKT_ACR_STATUS_3
 ***************************************************************************/
/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: AUDIO_RATE_LOCK [31:31] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_RATE_LOCK_MASK       0x80000000
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_RATE_LOCK_SHIFT      31

/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: AUDIO_ACTIVE [30:30] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_ACTIVE_MASK          0x40000000
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_AUDIO_ACTIVE_SHIFT         30

/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: reserved0 [29:09] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_reserved0_MASK             0x3ffffe00
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_reserved0_SHIFT            9

/* HDMI_RX_0 :: PKT_ACR_STATUS_3 :: FIFO_ERROR [08:00] */
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_FIFO_ERROR_MASK            0x000001ff
#define BCHP_HDMI_RX_0_PKT_ACR_STATUS_3_FIFO_ERROR_SHIFT           0

/***************************************************************************
 *PACKET_PROCESSOR_MAI_FORMAT - Packet Processor: Configure MAI Bus output format word
 ***************************************************************************/
/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_reserved0_MASK  0xc0000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_reserved0_SHIFT 30

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: MAI_FORMAT_MUTE [29:29] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_FORMAT_MUTE_MASK 0x20000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_FORMAT_MUTE_SHIFT 29
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_FORMAT_MUTE_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: SAMPLE_WIDTH [28:24] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_WIDTH_MASK 0x1f000000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_WIDTH_SHIFT 24
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_WIDTH_DEFAULT 16

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: AUDIO_FORMAT [23:16] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_AUDIO_FORMAT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_AUDIO_FORMAT_SHIFT 16
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_AUDIO_FORMAT_DEFAULT 254

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: SAMPLE_RATE [15:08] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_RATE_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_RATE_SHIFT 8
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_SAMPLE_RATE_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: STREAM_ID [07:04] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_STREAM_ID_MASK  0x000000f0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_STREAM_ID_SHIFT 4
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_STREAM_ID_DEFAULT 0

/* HDMI_RX_0 :: PACKET_PROCESSOR_MAI_FORMAT :: MAI_VERSION [03:00] */
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_VERSION_MASK 0x0000000f
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_VERSION_SHIFT 0
#define BCHP_HDMI_RX_0_PACKET_PROCESSOR_MAI_FORMAT_MAI_VERSION_DEFAULT 0

/***************************************************************************
 *RAM_PACKET_TYPES_0 - Ram Packet Type Definitions for 0 - 3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_3_SHIFT  24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_3_DEFAULT 3

/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_2_SHIFT  16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_2_DEFAULT 2

/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_1_SHIFT  8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_1_DEFAULT 1

/* HDMI_RX_0 :: RAM_PACKET_TYPES_0 :: RAM_PACKET_TYPE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_0_SHIFT  0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_0_RAM_PACKET_TYPE_0_DEFAULT 0

/***************************************************************************
 *RAM_PACKET_TYPES_1 - Ram Packet Type Definitions for 4 - 7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_7 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_7_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_7_SHIFT  24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_7_DEFAULT 133

/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_6_SHIFT  16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_6_DEFAULT 132

/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_5_SHIFT  8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_5_DEFAULT 131

/* HDMI_RX_0 :: RAM_PACKET_TYPES_1 :: RAM_PACKET_TYPE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_4_SHIFT  0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_1_RAM_PACKET_TYPE_4_DEFAULT 130

/***************************************************************************
 *RAM_PACKET_TYPES_2 - Ram Packet Type Definitions for 8 - 11
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_11 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_11_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_11_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_11_DEFAULT 7

/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_10 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_10_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_10_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_10_DEFAULT 6

/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_9 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_9_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_9_SHIFT  8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_9_DEFAULT 5

/* HDMI_RX_0 :: RAM_PACKET_TYPES_2 :: RAM_PACKET_TYPE_8 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_8_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_8_SHIFT  0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_2_RAM_PACKET_TYPE_8_DEFAULT 4

/***************************************************************************
 *RAM_PACKET_TYPES_3 - Ram Packet Type Definitions for 12 - 15 <FONT COLOR=red>NOTE: 2 NEW, packet 13 is not read only any more</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_15 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_15_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_15_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_15_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_14 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_14_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_14_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_14_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_13 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_13_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_13_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_13_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_3 :: RAM_PACKET_TYPE_12 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_12_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_12_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_3_RAM_PACKET_TYPE_12_DEFAULT 0

/***************************************************************************
 *RAM_PACKET_TYPES_4 - Ram Packet Type Definitions for 16 - 19 <FONT COLOR=red>NOTE: 4 NEW</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_19 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_19_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_19_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_19_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_18 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_18_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_18_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_18_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_17 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_17_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_17_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_17_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_4 :: RAM_PACKET_TYPE_16 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_16_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_16_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_4_RAM_PACKET_TYPE_16_DEFAULT 0

/***************************************************************************
 *RAM_PACKET_TYPES_5 - Ram Packet Type Definitions for 20 - 23 <FONT COLOR=red>NOTE: 4 NEW</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_23 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_23_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_23_SHIFT 24
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_23_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_22 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_22_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_22_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_22_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_21 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_21_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_21_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_21_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_5 :: RAM_PACKET_TYPE_20 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_20_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_20_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_5_RAM_PACKET_TYPE_20_DEFAULT 0

/***************************************************************************
 *RAM_PACKET_TYPES_6 - Ram Packet Type Definitions for 24 - 27 <FONT COLOR=red>NOTE: 4 NEW packet 27 replaces packet 13's functionality</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_27 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_27_MASK  0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_27_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_26 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_26_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_26_SHIFT 16
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_26_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_25 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_25_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_25_SHIFT 8
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_25_DEFAULT 0

/* HDMI_RX_0 :: RAM_PACKET_TYPES_6 :: RAM_PACKET_TYPE_24 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_24_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_24_SHIFT 0
#define BCHP_HDMI_RX_0_RAM_PACKET_TYPES_6_RAM_PACKET_TYPE_24_DEFAULT 0

/***************************************************************************
 *PERT_STATUS - General PERT Status Information
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_STATUS :: reserved0 [31:06] */
#define BCHP_HDMI_RX_0_PERT_STATUS_reserved0_MASK                  0xffffffc0
#define BCHP_HDMI_RX_0_PERT_STATUS_reserved0_SHIFT                 6

/* HDMI_RX_0 :: PERT_STATUS :: PERT_STATE [05:02] */
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_STATE_MASK                 0x0000003c
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_STATE_SHIFT                2

/* HDMI_RX_0 :: PERT_STATUS :: SERDES_STKY [01:01] */
#define BCHP_HDMI_RX_0_PERT_STATUS_SERDES_STKY_MASK                0x00000002
#define BCHP_HDMI_RX_0_PERT_STATUS_SERDES_STKY_SHIFT               1

/* HDMI_RX_0 :: PERT_STATUS :: PERT_LOCK [00:00] */
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_LOCK_MASK                  0x00000001
#define BCHP_HDMI_RX_0_PERT_STATUS_PERT_LOCK_SHIFT                 0

/***************************************************************************
 *PERT_CONFIG - PERT Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_CONFIG :: reserved0 [31:18] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved0_MASK                  0xfffc0000
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved0_SHIFT                 18

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_SYS_CLK_COUNTER [17:17] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_SYS_CLK_COUNTER_MASK 0x00020000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_SYS_CLK_COUNTER_SHIFT 17
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_SYS_CLK_COUNTER_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_5 [16:16] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_5_MASK 0x00010000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_5_SHIFT 16
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_5_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_4 [15:15] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_4_MASK 0x00008000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_4_SHIFT 15
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_4_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_3 [14:14] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_3_MASK 0x00004000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_3_SHIFT 14
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_3_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_2 [13:13] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_2_MASK 0x00002000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_2_SHIFT 13
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_2_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_1 [12:12] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_1_MASK 0x00001000
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_1_SHIFT 12
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_1_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTER_0 [11:11] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_0_MASK 0x00000800
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_0_SHIFT 11
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTER_0_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_EVENT_COUNTERS [10:10] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTERS_MASK 0x00000400
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTERS_SHIFT 10
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_EVENT_COUNTERS_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: REGISTER_AND_CLEAR_COUNTERS [09:09] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_COUNTERS_MASK 0x00000200
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_COUNTERS_SHIFT 9
#define BCHP_HDMI_RX_0_PERT_CONFIG_REGISTER_AND_CLEAR_COUNTERS_DEFAULT 0

/* HDMI_RX_0 :: PERT_CONFIG :: SERDES_ERROR_CLEAR [08:08] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ERROR_CLEAR_MASK         0x00000100
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ERROR_CLEAR_SHIFT        8
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ERROR_CLEAR_DEFAULT      0

/* HDMI_RX_0 :: PERT_CONFIG :: reserved1 [07:07] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved1_MASK                  0x00000080
#define BCHP_HDMI_RX_0_PERT_CONFIG_reserved1_SHIFT                 7

/* HDMI_RX_0 :: PERT_CONFIG :: PRBS_FEEDBACK_INVERT [06:06] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_PRBS_FEEDBACK_INVERT_MASK       0x00000040
#define BCHP_HDMI_RX_0_PERT_CONFIG_PRBS_FEEDBACK_INVERT_SHIFT      6
#define BCHP_HDMI_RX_0_PERT_CONFIG_PRBS_FEEDBACK_INVERT_DEFAULT    0

/* HDMI_RX_0 :: PERT_CONFIG :: SERDES_INVERT [05:05] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_INVERT_MASK              0x00000020
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_INVERT_SHIFT             5
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_INVERT_DEFAULT           0

/* HDMI_RX_0 :: PERT_CONFIG :: SERDES_ORDER [04:03] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ORDER_MASK               0x00000018
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ORDER_SHIFT              3
#define BCHP_HDMI_RX_0_PERT_CONFIG_SERDES_ORDER_DEFAULT            0

/* HDMI_RX_0 :: PERT_CONFIG :: MODE_2_0 [02:00] */
#define BCHP_HDMI_RX_0_PERT_CONFIG_MODE_2_0_MASK                   0x00000007
#define BCHP_HDMI_RX_0_PERT_CONFIG_MODE_2_0_SHIFT                  0
#define BCHP_HDMI_RX_0_PERT_CONFIG_MODE_2_0_DEFAULT                0

/***************************************************************************
 *PERT_LFSR_FEEDBACK_ENABLE - PERT LFSR Feedback Mask Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_LFSR_FEEDBACK_ENABLE :: LFSR_FEEDBACK_ENABLE_31_0 [31:00] */
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE_LFSR_FEEDBACK_ENABLE_31_0_MASK 0xffffffff
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE_LFSR_FEEDBACK_ENABLE_31_0_SHIFT 0
#define BCHP_HDMI_RX_0_PERT_LFSR_FEEDBACK_ENABLE_LFSR_FEEDBACK_ENABLE_31_0_DEFAULT 0

/***************************************************************************
 *PERT_BIT_TEST_ENABLE - PERT Test Bit Selection Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_reserved0_MASK         0xff000000
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_reserved0_SHIFT        24

/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: RED_CHANNEL [23:16] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_RED_CHANNEL_MASK       0x00ff0000
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_RED_CHANNEL_SHIFT      16
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_RED_CHANNEL_DEFAULT    255

/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: GREEN_CHANNEL [15:08] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_GREEN_CHANNEL_MASK     0x0000ff00
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_GREEN_CHANNEL_SHIFT    8
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_GREEN_CHANNEL_DEFAULT  255

/* HDMI_RX_0 :: PERT_BIT_TEST_ENABLE :: BLUE_CHANNEL [07:00] */
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_BLUE_CHANNEL_MASK      0x000000ff
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_BLUE_CHANNEL_SHIFT     0
#define BCHP_HDMI_RX_0_PERT_BIT_TEST_ENABLE_BLUE_CHANNEL_DEFAULT   255

/***************************************************************************
 *PERT_DATA - PERT Constant data Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_DATA :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_DATA_reserved0_MASK                    0xff000000
#define BCHP_HDMI_RX_0_PERT_DATA_reserved0_SHIFT                   24

/* HDMI_RX_0 :: PERT_DATA :: DATA_23_0 [23:00] */
#define BCHP_HDMI_RX_0_PERT_DATA_DATA_23_0_MASK                    0x00ffffff
#define BCHP_HDMI_RX_0_PERT_DATA_DATA_23_0_SHIFT                   0
#define BCHP_HDMI_RX_0_PERT_DATA_DATA_23_0_DEFAULT                 0

/***************************************************************************
 *PERT_PIXEL_COUNT - PERT Pixel Count Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_PIXEL_COUNT :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PERT_PIXEL_COUNT_PIXEL_COUNT_MASK           0xffffffff
#define BCHP_HDMI_RX_0_PERT_PIXEL_COUNT_PIXEL_COUNT_SHIFT          0

/***************************************************************************
 *PERT_PIXEL_ERROR_COUNT - PERT Pixel Error Count Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_reserved0_MASK       0xff000000
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_reserved0_SHIFT      24

/* HDMI_RX_0 :: PERT_PIXEL_ERROR_COUNT :: PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PERT_RED_PIXEL_ERROR_COUNT - PERT Red Pixel Error Count Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_RED_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_reserved0_MASK   0xff000000
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_reserved0_SHIFT  24

/* HDMI_RX_0 :: PERT_RED_PIXEL_ERROR_COUNT :: RED_PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_RED_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT_RED_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PERT_GREEN_PIXEL_ERROR_COUNT - PERT Green Pixel Error Count  Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_GREEN_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_reserved0_MASK 0xff000000
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_reserved0_SHIFT 24

/* HDMI_RX_0 :: PERT_GREEN_PIXEL_ERROR_COUNT :: GREEN_PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_GREEN_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT_GREEN_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PERT_BLUE_PIXEL_ERROR_COUNT - PERT Blue Pixel Error Count  Register
 ***************************************************************************/
/* HDMI_RX_0 :: PERT_BLUE_PIXEL_ERROR_COUNT :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_reserved0_MASK  0xff000000
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_reserved0_SHIFT 24

/* HDMI_RX_0 :: PERT_BLUE_PIXEL_ERROR_COUNT :: BLUE_PIXEL_ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_BLUE_PIXEL_ERROR_COUNT_MASK 0x00ffffff
#define BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT_BLUE_PIXEL_ERROR_COUNT_SHIFT 0

/***************************************************************************
 *PRBS_CH_0 - PRBS Channel 0 Pixel Count
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_0 :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_PIXEL_COUNT_MASK                  0xffffffff
#define BCHP_HDMI_RX_0_PRBS_CH_0_PIXEL_COUNT_SHIFT                 0

/***************************************************************************
 *PRBS_CH_1 - PRBS Channel 1 Pixel Count
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_1 :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_PIXEL_COUNT_MASK                  0xffffffff
#define BCHP_HDMI_RX_0_PRBS_CH_1_PIXEL_COUNT_SHIFT                 0

/***************************************************************************
 *PRBS_CH_2 - PRBS Channel 2 Pixel Count
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_2 :: PIXEL_COUNT [31:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_PIXEL_COUNT_MASK                  0xffffffff
#define BCHP_HDMI_RX_0_PRBS_CH_2_PIXEL_COUNT_SHIFT                 0

/***************************************************************************
 *PRBS_CH_0_STATUS - PRBS Channel 0 Status
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: LOCK [31:31] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOCK_MASK                  0x80000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOCK_SHIFT                 31

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: LOSS_OF_LOCK [30:30] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOSS_OF_LOCK_MASK          0x40000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_LOSS_OF_LOCK_SHIFT         30

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: reserved0 [29:28] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_reserved0_MASK             0x30000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_reserved0_SHIFT            28

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: STATE [27:24] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_STATE_MASK                 0x0f000000
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_STATE_SHIFT                24

/* HDMI_RX_0 :: PRBS_CH_0_STATUS :: ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_ERROR_COUNT_MASK           0x00ffffff
#define BCHP_HDMI_RX_0_PRBS_CH_0_STATUS_ERROR_COUNT_SHIFT          0

/***************************************************************************
 *PRBS_CH_1_STATUS - PRBS Channel 1 Status
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: LOCK [31:31] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOCK_MASK                  0x80000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOCK_SHIFT                 31

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: LOSS_OF_LOCK [30:30] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOSS_OF_LOCK_MASK          0x40000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_LOSS_OF_LOCK_SHIFT         30

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: reserved0 [29:28] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_reserved0_MASK             0x30000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_reserved0_SHIFT            28

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: STATE [27:24] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_STATE_MASK                 0x0f000000
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_STATE_SHIFT                24

/* HDMI_RX_0 :: PRBS_CH_1_STATUS :: ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_ERROR_COUNT_MASK           0x00ffffff
#define BCHP_HDMI_RX_0_PRBS_CH_1_STATUS_ERROR_COUNT_SHIFT          0

/***************************************************************************
 *PRBS_CH_2_STATUS - PRBS Channel 2 Status
 ***************************************************************************/
/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: LOCK [31:31] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOCK_MASK                  0x80000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOCK_SHIFT                 31

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: LOSS_OF_LOCK [30:30] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOSS_OF_LOCK_MASK          0x40000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_LOSS_OF_LOCK_SHIFT         30

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: reserved0 [29:28] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_reserved0_MASK             0x30000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_reserved0_SHIFT            28

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: STATE [27:24] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_STATE_MASK                 0x0f000000
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_STATE_SHIFT                24

/* HDMI_RX_0 :: PRBS_CH_2_STATUS :: ERROR_COUNT [23:00] */
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_ERROR_COUNT_MASK           0x00ffffff
#define BCHP_HDMI_RX_0_PRBS_CH_2_STATUS_ERROR_COUNT_SHIFT          0

/***************************************************************************
 *EVENT_STATS_CONFIG - Configure which events are available for counting
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_CONFIG :: reserved0 [31:02] */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_reserved0_MASK           0xfffffffc
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_reserved0_SHIFT          2

/* HDMI_RX_0 :: EVENT_STATS_CONFIG :: SEL_HIGH_UPDATE [01:01] */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SEL_HIGH_UPDATE_MASK     0x00000002
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SEL_HIGH_UPDATE_SHIFT    1
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SEL_HIGH_UPDATE_DEFAULT  0

/* HDMI_RX_0 :: EVENT_STATS_CONFIG :: SELECT_BCH_EVENTS [00:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_BCH_EVENTS_MASK   0x00000001
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_BCH_EVENTS_SHIFT  0
#define BCHP_HDMI_RX_0_EVENT_STATS_CONFIG_SELECT_BCH_EVENTS_DEFAULT 1

/***************************************************************************
 *EVENT_STATS_ENABLE_00 - Enable Event Counter 0 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_00 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_00_BITS_31_0_DEFAULT     0

/***************************************************************************
 *EVENT_STATS_ENABLE_01 - Enable Event Counter 0 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_01 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_01_BITS_63_32_DEFAULT    0

/***************************************************************************
 *EVENT_STATS_ENABLE_10 - Enable Event Counter 1 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_10 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_10_BITS_31_0_DEFAULT     0

/***************************************************************************
 *EVENT_STATS_ENABLE_11 - Enable Event Counter 1 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_11 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_11_BITS_63_32_DEFAULT    0

/***************************************************************************
 *EVENT_STATS_ENABLE_20 - Enable Event Counter 2 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_20 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_20_BITS_31_0_DEFAULT     0

/***************************************************************************
 *EVENT_STATS_ENABLE_21 - Enable Event Counter 2 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_21 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_21_BITS_63_32_DEFAULT    0

/***************************************************************************
 *EVENT_STATS_ENABLE_30 - Enable Event Counter 3 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_30 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_30_BITS_31_0_DEFAULT     0

/***************************************************************************
 *EVENT_STATS_ENABLE_31 - Enable Event Counter 3 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_31 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_31_BITS_63_32_DEFAULT    0

/***************************************************************************
 *EVENT_STATS_ENABLE_40 - Enable Event Counter 4 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_40 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_40_BITS_31_0_DEFAULT     0

/***************************************************************************
 *EVENT_STATS_ENABLE_41 - Enable Event Counter 4 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_41 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_41_BITS_63_32_DEFAULT    0

/***************************************************************************
 *EVENT_STATS_ENABLE_50 - Enable Event Counter 5 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_50 :: BITS_31_0 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50_BITS_31_0_MASK        0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50_BITS_31_0_SHIFT       0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_50_BITS_31_0_DEFAULT     0

/***************************************************************************
 *EVENT_STATS_ENABLE_51 - Enable Event Counter 5 Bits
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_STATS_ENABLE_51 :: BITS_63_32 [31:00] */
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51_BITS_63_32_MASK       0xffffffff
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51_BITS_63_32_SHIFT      0
#define BCHP_HDMI_RX_0_EVENT_STATS_ENABLE_51_BITS_63_32_DEFAULT    0

/***************************************************************************
 *EVENT_COUNTER_0_1_COUNT - Counters 0 and 1 to Monitor Events for Test and Debug
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_COUNTER_0_1_COUNT :: COUNT_1 [31:16] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_1_MASK        0xffff0000
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_1_SHIFT       16

/* HDMI_RX_0 :: EVENT_COUNTER_0_1_COUNT :: COUNT_0 [15:00] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_0_MASK        0x0000ffff
#define BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT_COUNT_0_SHIFT       0

/***************************************************************************
 *EVENT_COUNTER_2_3_COUNT - Counters 2 and 3 to Monitor Events for Test and Debug
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_COUNTER_2_3_COUNT :: COUNT_3 [31:16] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_3_MASK        0xffff0000
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_3_SHIFT       16

/* HDMI_RX_0 :: EVENT_COUNTER_2_3_COUNT :: COUNT_2 [15:00] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_2_MASK        0x0000ffff
#define BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT_COUNT_2_SHIFT       0

/***************************************************************************
 *EVENT_COUNTER_4_5_COUNT - Counters 4 and 5 to Monitor Events for Test and Debug
 ***************************************************************************/
/* HDMI_RX_0 :: EVENT_COUNTER_4_5_COUNT :: COUNT_5 [31:16] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_5_MASK        0xffff0000
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_5_SHIFT       16

/* HDMI_RX_0 :: EVENT_COUNTER_4_5_COUNT :: COUNT_4 [15:00] */
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_4_MASK        0x0000ffff
#define BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT_COUNT_4_SHIFT       0

/***************************************************************************
 *SYS_CLK_CNTR - Count system clocks to provide a test time base.
 ***************************************************************************/
/* HDMI_RX_0 :: SYS_CLK_CNTR :: SYS_CLK_CNTR [31:00] */
#define BCHP_HDMI_RX_0_SYS_CLK_CNTR_SYS_CLK_CNTR_MASK              0xffffffff
#define BCHP_HDMI_RX_0_SYS_CLK_CNTR_SYS_CLK_CNTR_SHIFT             0

/***************************************************************************
 *ERROR_INTERRUPT_STATUS - Used to determine which error triggered the error interrupt
 ***************************************************************************/
/* HDMI_RX_0 :: ERROR_INTERRUPT_STATUS :: reserved0 [31:01] */
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_reserved0_SHIFT      1

/* HDMI_RX_0 :: ERROR_INTERRUPT_STATUS :: ERROR_BITS [00:00] */
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_ERROR_BITS_MASK      0x00000001
#define BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS_ERROR_BITS_SHIFT     0

/***************************************************************************
 *MISC_STATUS - Miscellaneous Status Info about the HDMI RX Core
 ***************************************************************************/
/* HDMI_RX_0 :: MISC_STATUS :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved0_SHIFT                 8

/* HDMI_RX_0 :: MISC_STATUS :: LEFT_CHANNEL_VALIDITY [07:07] */
#define BCHP_HDMI_RX_0_MISC_STATUS_LEFT_CHANNEL_VALIDITY_MASK      0x00000080
#define BCHP_HDMI_RX_0_MISC_STATUS_LEFT_CHANNEL_VALIDITY_SHIFT     7

/* HDMI_RX_0 :: MISC_STATUS :: RIGHT_CHANNEL_VALIDITY [06:06] */
#define BCHP_HDMI_RX_0_MISC_STATUS_RIGHT_CHANNEL_VALIDITY_MASK     0x00000040
#define BCHP_HDMI_RX_0_MISC_STATUS_RIGHT_CHANNEL_VALIDITY_SHIFT    6

/* HDMI_RX_0 :: MISC_STATUS :: HDMI_DETECTED [05:05] */
#define BCHP_HDMI_RX_0_MISC_STATUS_HDMI_DETECTED_MASK              0x00000020
#define BCHP_HDMI_RX_0_MISC_STATUS_HDMI_DETECTED_SHIFT             5

/* HDMI_RX_0 :: MISC_STATUS :: AV_MUTE [04:04] */
#define BCHP_HDMI_RX_0_MISC_STATUS_AV_MUTE_MASK                    0x00000010
#define BCHP_HDMI_RX_0_MISC_STATUS_AV_MUTE_SHIFT                   4

/* HDMI_RX_0 :: MISC_STATUS :: PKT_PROCESSOR_AV_MUTE [03:03] */
#define BCHP_HDMI_RX_0_MISC_STATUS_PKT_PROCESSOR_AV_MUTE_MASK      0x00000008
#define BCHP_HDMI_RX_0_MISC_STATUS_PKT_PROCESSOR_AV_MUTE_SHIFT     3

/* HDMI_RX_0 :: MISC_STATUS :: AUDIO_LAYOUT [02:02] */
#define BCHP_HDMI_RX_0_MISC_STATUS_AUDIO_LAYOUT_MASK               0x00000004
#define BCHP_HDMI_RX_0_MISC_STATUS_AUDIO_LAYOUT_SHIFT              2

/* HDMI_RX_0 :: MISC_STATUS :: reserved1 [01:00] */
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved1_MASK                  0x00000003
#define BCHP_HDMI_RX_0_MISC_STATUS_reserved1_SHIFT                 0

/***************************************************************************
 *TEST_PORT_CONFIGURATION - Configure which data is output on the test port
 ***************************************************************************/
/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: ALWAYS_ACCEPT [31:31] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_ALWAYS_ACCEPT_MASK  0x80000000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_ALWAYS_ACCEPT_SHIFT 31
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_ALWAYS_ACCEPT_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS [30:30] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS_MASK 0x40000000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS_SHIFT 30
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_HD_DVI_CLK_INSTEAD_OF_CLK_SYS_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: reserved0 [29:18] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved0_MASK      0x3ffc0000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved0_SHIFT     18

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_CLK_ON_TP_BIT_31 [17:17] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_31_MASK 0x00020000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_31_SHIFT 17
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_31_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_TEST_PORT_CLOCKS [16:16] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_TEST_PORT_CLOCKS_MASK 0x00010000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_TEST_PORT_CLOCKS_SHIFT 16
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_TEST_PORT_CLOCKS_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_CLK_ON_TP_BIT_0 [15:15] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_0_MASK 0x00008000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_0_SHIFT 15
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CLK_ON_TP_BIT_0_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK [14:14] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK_MASK 0x00004000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK_SHIFT 14
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_TO_HD_DVI_CLOCK_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: LOCAL_TP_RECLOCK_ENABLE [13:13] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_ENABLE_MASK 0x00002000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_ENABLE_SHIFT 13
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_LOCAL_TP_RECLOCK_ENABLE_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: MUX_CTL_ON_DATA [12:12] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CTL_ON_DATA_MASK 0x00001000
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CTL_ON_DATA_SHIFT 12
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_MUX_CTL_ON_DATA_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: CTL2_IS_ENABLE [11:11] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_CTL2_IS_ENABLE_MASK 0x00000800
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_CTL2_IS_ENABLE_SHIFT 11
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_CTL2_IS_ENABLE_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TP_PIPELINE_STAGE [10:08] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_PIPELINE_STAGE_MASK 0x00000700
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_PIPELINE_STAGE_SHIFT 8
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_PIPELINE_STAGE_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TP_OUT_2_CFG [07:06] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_OUT_2_CFG_MASK   0x000000c0
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_OUT_2_CFG_SHIFT  6
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TP_OUT_2_CFG_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: INPUT_FIFO_SIGNALS_SEL [05:05] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_INPUT_FIFO_SIGNALS_SEL_MASK 0x00000020
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_INPUT_FIFO_SIGNALS_SEL_SHIFT 5
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_INPUT_FIFO_SIGNALS_SEL_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TEST_PORT_LOOPBACK_TYPE [04:04] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_TYPE_MASK 0x00000010
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_TYPE_SHIFT 4
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_TYPE_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: TEST_PORT_LOOPBACK_EN [03:03] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_EN_MASK 0x00000008
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_EN_SHIFT 3
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_TEST_PORT_LOOPBACK_EN_DEFAULT 0

/* HDMI_RX_0 :: TEST_PORT_CONFIGURATION :: reserved1 [02:00] */
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved1_MASK      0x00000007
#define BCHP_HDMI_RX_0_TEST_PORT_CONFIGURATION_reserved1_SHIFT     0

/***************************************************************************
 *FORMAT_DET_CFG - Video Format Detection Circuit Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_CFG :: reserved0 [31:09] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_reserved0_MASK               0xfffffe00
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_reserved0_SHIFT              9

/* HDMI_RX_0 :: FORMAT_DET_CFG :: VSYNC_AVERAGING [08:08] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VSYNC_AVERAGING_MASK         0x00000100
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VSYNC_AVERAGING_SHIFT        8
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VSYNC_AVERAGING_DEFAULT      1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: VBLANK_FIELD_DET_MODE [07:07] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VBLANK_FIELD_DET_MODE_MASK   0x00000080
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VBLANK_FIELD_DET_MODE_SHIFT  7
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_VBLANK_FIELD_DET_MODE_DEFAULT 1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_DE_COUNT_ROLLOVER [06:06] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_DE_COUNT_ROLLOVER_MASK 0x00000040
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_DE_COUNT_ROLLOVER_SHIFT 6
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_DE_COUNT_ROLLOVER_DEFAULT 1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_HSYNC_RISE_COUNT_ROLLOVER [05:05] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_MASK 0x00000020
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_SHIFT 5
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_DEFAULT 1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_HSYNC_FALL_COUNT_ROLLOVER [04:04] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_MASK 0x00000010
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_SHIFT 4
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_DEFAULT 1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_HSYNC_COUNT_ROLLOVER [03:03] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_MASK 0x00000008
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_SHIFT 3
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_DEFAULT 1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_VSYNC_COUNT_ROLLOVER [02:02] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_MASK 0x00000004
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_SHIFT 2
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_DEFAULT 1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER [01:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_MASK 0x00000002
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_SHIFT 1
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_DEFAULT 1

/* HDMI_RX_0 :: FORMAT_DET_CFG :: BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_SHIFT 0
#define BCHP_HDMI_RX_0_FORMAT_DET_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_DEFAULT 1

/***************************************************************************
 *FORMAT_DET_UPDATE_STATUS - Video Format Detection Circuit Update Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_SHIFT 31

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_DE [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_DE_MASK  0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_DE_SHIFT 30

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_RISE_SHIFT 29

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_FALL_SHIFT 28

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC [27:27] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_SHIFT 27

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VSYNC [26:26] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VSYNC_SHIFT 26

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VAL [25:25] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VAL_MASK 0x02000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VAL_SHIFT 25

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VFP [24:24] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VFP_MASK 0x01000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VFP_SHIFT 24

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_VBP [23:23] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VBP_MASK 0x00800000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_VBP_SHIFT 23

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_SATURATED_HSYNC_DELAY_SHIFT 22

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBLANK2 [21:21] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK2_MASK 0x00200000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK2_SHIFT 21

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBLANK1 [20:20] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK1_MASK 0x00100000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBLANK1_SHIFT 20

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HSYNC_HIGH [19:19] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_HIGH_MASK 0x00080000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_HIGH_SHIFT 19

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HSYNC_LOW [18:18] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_LOW_MASK 0x00040000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSYNC_LOW_SHIFT 18

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HPOL [17:17] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HPOL_MASK  0x00020000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HPOL_SHIFT 17

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HAP [16:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HAP_MASK   0x00010000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HAP_SHIFT  16

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HFP [15:15] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HFP_MASK   0x00008000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HFP_SHIFT  15

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HSP [14:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSP_MASK   0x00004000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HSP_SHIFT  14

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_HBP [13:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HBP_MASK   0x00002000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_HBP_SHIFT  13

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VPOL [12:12] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VPOL_MASK  0x00001000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VPOL_SHIFT 12

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VAL1 [11:11] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL1_MASK  0x00000800
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL1_SHIFT 11

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VFP_1 [10:10] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_1_MASK 0x00000400
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_1_SHIFT 10

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSP_1 [09:09] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_1_MASK 0x00000200
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_1_SHIFT 9

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBP_1 [08:08] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_1_MASK 0x00000100
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_1_SHIFT 8

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSPO_1 [07:07] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_1_SHIFT 7

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VAL2 [06:06] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL2_MASK  0x00000040
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VAL2_SHIFT 6

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VFP_2 [05:05] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_2_MASK 0x00000020
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VFP_2_SHIFT 5

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSP_2 [04:04] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_2_MASK 0x00000010
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSP_2_SHIFT 4

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VBP_2 [03:03] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_2_MASK 0x00000008
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VBP_2_SHIFT 3

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_VSPO_2 [02:02] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_VSPO_2_SHIFT 2

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_PROGRESSIVE_SHIFT 1

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_STATUS :: UPDATED_INTERLACED [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_UPDATED_INTERLACED_SHIFT 0

/***************************************************************************
 *FORMAT_DET_UPDATE_CLEAR - Video Format Detection Circuit Clear Update Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_SHIFT 31
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_DE [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_DE_MASK 0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_DE_SHIFT 30
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_DE_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_SHIFT 29
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_SHIFT 28
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC [27:27] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_SHIFT 27
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC [26:26] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_SHIFT 26
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VAL [25:25] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VAL_MASK 0x02000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VAL_SHIFT 25
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VAL_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VFP [24:24] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VFP_MASK 0x01000000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VFP_SHIFT 24
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VFP_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_VBP [23:23] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VBP_MASK 0x00800000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VBP_SHIFT 23
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_VBP_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_SHIFT 22
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBLANK2 [21:21] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_MASK 0x00200000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_SHIFT 21
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBLANK1 [20:20] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_MASK 0x00100000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_SHIFT 20
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HSYNC_HIGH [19:19] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_MASK 0x00080000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_SHIFT 19
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HSYNC_LOW [18:18] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_MASK 0x00040000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_SHIFT 18
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HPOL [17:17] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_MASK 0x00020000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_SHIFT 17
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HAP [16:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HAP_MASK 0x00010000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HAP_SHIFT 16
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HAP_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HFP [15:15] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HFP_MASK 0x00008000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HFP_SHIFT 15
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HFP_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HSP [14:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSP_MASK 0x00004000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSP_SHIFT 14
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HSP_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_HBP [13:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HBP_MASK 0x00002000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HBP_SHIFT 13
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_HBP_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VPOL [12:12] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_MASK 0x00001000
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_SHIFT 12
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VAL1 [11:11] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_MASK 0x00000800
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_SHIFT 11
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_1 [10:10] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_MASK 0x00000400
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_SHIFT 10
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_1 [09:09] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_MASK 0x00000200
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_SHIFT 9
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_1 [08:08] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_MASK 0x00000100
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_SHIFT 8
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_1 [07:07] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_SHIFT 7
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VAL2 [06:06] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_MASK 0x00000040
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_SHIFT 6
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_2 [05:05] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_MASK 0x00000020
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_SHIFT 5
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_2 [04:04] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_MASK 0x00000010
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_SHIFT 4
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_2 [03:03] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_MASK 0x00000008
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_SHIFT 3
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_2 [02:02] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_SHIFT 2
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_SHIFT 1
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_UPDATE_CLEAR :: CLEAR_UPDATED_INTERLACED [00:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_SHIFT 0
#define BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_DEFAULT 0

/***************************************************************************
 *FORMAT_DET_1 - VID_FORMAT_1  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_1 :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved0_MASK                 0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved0_SHIFT                31

/* HDMI_RX_0 :: FORMAT_DET_1 :: UUT_HPOL [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HPOL_MASK                  0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HPOL_SHIFT                 30
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HPOL_DEFAULT               1

/* HDMI_RX_0 :: FORMAT_DET_1 :: UUT_HSP [29:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HSP_MASK                   0x3fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HSP_SHIFT                  16
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HSP_DEFAULT                0

/* HDMI_RX_0 :: FORMAT_DET_1 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_1_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_1 :: UUT_HBP [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HBP_MASK                   0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HBP_SHIFT                  0
#define BCHP_HDMI_RX_0_FORMAT_DET_1_UUT_HBP_DEFAULT                0

/***************************************************************************
 *FORMAT_DET_2 - VID_FORMAT_2  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_2 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved0_MASK                 0xc0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved0_SHIFT                30

/* HDMI_RX_0 :: FORMAT_DET_2 :: UUT_HFP [29:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HFP_MASK                   0x3fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HFP_SHIFT                  16
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HFP_DEFAULT                0

/* HDMI_RX_0 :: FORMAT_DET_2 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_2_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_2 :: UUT_HAP [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HAP_MASK                   0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HAP_SHIFT                  0
#define BCHP_HDMI_RX_0_FORMAT_DET_2_UUT_HAP_DEFAULT                0

/***************************************************************************
 *FORMAT_DET_3 - VID_FORMAT_3  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_FIELD_LATCHED [31:31] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_LATCHED_MASK         0x80000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_LATCHED_SHIFT        31
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_LATCHED_DEFAULT      0

/* HDMI_RX_0 :: FORMAT_DET_3 :: PROGRESSIVE [30:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_PROGRESSIVE_MASK               0x40000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_PROGRESSIVE_SHIFT              30
#define BCHP_HDMI_RX_0_FORMAT_DET_3_PROGRESSIVE_DEFAULT            1

/* HDMI_RX_0 :: FORMAT_DET_3 :: INTERLACED [29:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_INTERLACED_MASK                0x20000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_INTERLACED_SHIFT               29
#define BCHP_HDMI_RX_0_FORMAT_DET_3_INTERLACED_DEFAULT             0

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VPOL [28:28] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VPOL_MASK                  0x10000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VPOL_SHIFT                 28
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VPOL_DEFAULT               0

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_FIELD [27:27] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_MASK                 0x08000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_SHIFT                27
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_FIELD_DEFAULT              0

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VDE [26:26] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VDE_MASK                   0x04000000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VDE_SHIFT                  26
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VDE_DEFAULT                0

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VFP0 [25:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VFP0_MASK                  0x03ffe000
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VFP0_SHIFT                 13
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VFP0_DEFAULT               0

/* HDMI_RX_0 :: FORMAT_DET_3 :: UUT_VSP0 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VSP0_MASK                  0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VSP0_SHIFT                 0
#define BCHP_HDMI_RX_0_FORMAT_DET_3_UUT_VSP0_DEFAULT               0

/***************************************************************************
 *FORMAT_DET_4 - VID_FORMAT_4  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_4 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_4 :: UUT_VBP0 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VBP0_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VBP0_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VBP0_DEFAULT               0

/* HDMI_RX_0 :: FORMAT_DET_4 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_4_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_4 :: UUT_VSPO0 [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VSPO0_MASK                 0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VSPO0_SHIFT                0
#define BCHP_HDMI_RX_0_FORMAT_DET_4_UUT_VSPO0_DEFAULT              0

/***************************************************************************
 *FORMAT_DET_5 - VID_FORMAT_5  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_5 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_5 :: UUT_VFP1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VFP1_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VFP1_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VFP1_DEFAULT               0

/* HDMI_RX_0 :: FORMAT_DET_5 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved1_MASK                 0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_5_reserved1_SHIFT                13

/* HDMI_RX_0 :: FORMAT_DET_5 :: UUT_VAL1 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VAL1_MASK                  0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VAL1_SHIFT                 0
#define BCHP_HDMI_RX_0_FORMAT_DET_5_UUT_VAL1_DEFAULT               0

/***************************************************************************
 *FORMAT_DET_6 - VID_FORMAT_6  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_6 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_6 :: UUT_VBP1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VBP1_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VBP1_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VBP1_DEFAULT               0

/* HDMI_RX_0 :: FORMAT_DET_6 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_6_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_6 :: UUT_VSPO1 [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VSPO1_MASK                 0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VSPO1_SHIFT                0
#define BCHP_HDMI_RX_0_FORMAT_DET_6_UUT_VSPO1_DEFAULT              0

/***************************************************************************
 *FORMAT_DET_7 - VID_FORMAT_7  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_7 :: reserved0 [31:19] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved0_MASK                 0xfff80000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved0_SHIFT                19

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_FIELD_LATCHED_COPY [18:18] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_LATCHED_COPY_MASK    0x00040000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_LATCHED_COPY_SHIFT   18
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_LATCHED_COPY_DEFAULT 0

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_FIELD_COPY [17:17] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_COPY_MASK            0x00020000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_COPY_SHIFT           17
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_FIELD_COPY_DEFAULT         0

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_VDE_COPY [16:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_VDE_COPY_MASK              0x00010000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_VDE_COPY_SHIFT             16
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_VDE_COPY_DEFAULT           0

/* HDMI_RX_0 :: FORMAT_DET_7 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved1_MASK                 0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_7_reserved1_SHIFT                13

/* HDMI_RX_0 :: FORMAT_DET_7 :: UUT_CURRENT_LINE_COUNT [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_CURRENT_LINE_COUNT_MASK    0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_CURRENT_LINE_COUNT_SHIFT   0
#define BCHP_HDMI_RX_0_FORMAT_DET_7_UUT_CURRENT_LINE_COUNT_DEFAULT 0

/***************************************************************************
 *FORMAT_DET_8 - VID_FORMAT_8  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_8 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved0_SHIFT                29

/* HDMI_RX_0 :: FORMAT_DET_8 :: UUT_VSP1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VSP1_MASK                  0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VSP1_SHIFT                 16
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VSP1_DEFAULT               0

/* HDMI_RX_0 :: FORMAT_DET_8 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved1_MASK                 0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_8_reserved1_SHIFT                13

/* HDMI_RX_0 :: FORMAT_DET_8 :: UUT_VAL0 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VAL0_MASK                  0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VAL0_SHIFT                 0
#define BCHP_HDMI_RX_0_FORMAT_DET_8_UUT_VAL0_DEFAULT               0

/***************************************************************************
 *FORMAT_DET_9 - VID_FORMAT_9  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_9 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved0_MASK                 0xc0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved0_SHIFT                30

/* HDMI_RX_0 :: FORMAT_DET_9 :: UUT_HSYNC_HIGH [29:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_HIGH_MASK            0x3fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_HIGH_SHIFT           16
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_HIGH_DEFAULT         0

/* HDMI_RX_0 :: FORMAT_DET_9 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_FORMAT_DET_9_reserved1_SHIFT                14

/* HDMI_RX_0 :: FORMAT_DET_9 :: UUT_HSYNC_LOW [13:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_LOW_MASK             0x00003fff
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_LOW_SHIFT            0
#define BCHP_HDMI_RX_0_FORMAT_DET_9_UUT_HSYNC_LOW_DEFAULT          0

/***************************************************************************
 *FORMAT_DET_10 - VID_FORMAT_10  Register
 ***************************************************************************/
/* HDMI_RX_0 :: FORMAT_DET_10 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved0_MASK                0xe0000000
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved0_SHIFT               29

/* HDMI_RX_0 :: FORMAT_DET_10 :: UUT_VBLANK1 [28:16] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK1_MASK              0x1fff0000
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK1_SHIFT             16
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK1_DEFAULT           0

/* HDMI_RX_0 :: FORMAT_DET_10 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved1_MASK                0x0000e000
#define BCHP_HDMI_RX_0_FORMAT_DET_10_reserved1_SHIFT               13

/* HDMI_RX_0 :: FORMAT_DET_10 :: UUT_VBLANK0 [12:00] */
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK0_MASK              0x00001fff
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK0_SHIFT             0
#define BCHP_HDMI_RX_0_FORMAT_DET_10_UUT_VBLANK0_DEFAULT           0

/***************************************************************************
 *HSYNC_CNT - HSYNC_CNT  Register
 ***************************************************************************/
/* HDMI_RX_0 :: HSYNC_CNT :: HSYNC_RISE_COUNT [31:16] */
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_RISE_COUNT_MASK             0xffff0000
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_RISE_COUNT_SHIFT            16
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_RISE_COUNT_DEFAULT          0

/* HDMI_RX_0 :: HSYNC_CNT :: HSYNC_FALL_COUNT [15:00] */
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_FALL_COUNT_MASK             0x0000ffff
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_FALL_COUNT_SHIFT            0
#define BCHP_HDMI_RX_0_HSYNC_CNT_HSYNC_FALL_COUNT_DEFAULT          0

/***************************************************************************
 *VSYNC_CNT_FIELD0 - VSYNC_CNT_FIELD0  Register
 ***************************************************************************/
/* HDMI_RX_0 :: VSYNC_CNT_FIELD0 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_reserved0_MASK             0xf0000000
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_reserved0_SHIFT            28

/* HDMI_RX_0 :: VSYNC_CNT_FIELD0 :: VSYNC_CNT [27:00] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_VSYNC_CNT_MASK             0x0fffffff
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_VSYNC_CNT_SHIFT            0
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0_VSYNC_CNT_DEFAULT          268435455

/***************************************************************************
 *VSYNC_CNT_FIELD1 - VSYNC_CNT_FIELD1  Register
 ***************************************************************************/
/* HDMI_RX_0 :: VSYNC_CNT_FIELD1 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_reserved0_MASK             0xf0000000
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_reserved0_SHIFT            28

/* HDMI_RX_0 :: VSYNC_CNT_FIELD1 :: VSYNC_CNT [27:00] */
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_VSYNC_CNT_MASK             0x0fffffff
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_VSYNC_CNT_SHIFT            0
#define BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1_VSYNC_CNT_DEFAULT          268435455

/***************************************************************************
 *HDMI_13_FEATURES_CFG_1 - Configuration For HDMI 1.3 features
 ***************************************************************************/
/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_MODE0 [31:31] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_MODE0_MASK       0x80000000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_MODE0_SHIFT      31
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_MODE0_DEFAULT    0

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: reserved0 [30:29] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_reserved0_MASK       0x60000000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_reserved0_SHIFT      29

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_AVMUTE_COUNT_EN [28:28] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_EN_MASK 0x10000000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_EN_SHIFT 28
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_EN_DEFAULT 0

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_AVMUTE_COUNT_THRESHOLD [27:16] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_THRESHOLD_MASK 0x0fff0000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_THRESHOLD_SHIFT 16
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_AVMUTE_COUNT_THRESHOLD_DEFAULT 300

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: AUTO_CLEAR_DEEPCOLOR [15:15] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_AUTO_CLEAR_DEEPCOLOR_MASK 0x00008000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_AUTO_CLEAR_DEEPCOLOR_SHIFT 15
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_AUTO_CLEAR_DEEPCOLOR_DEFAULT 1

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: FORCE_DEFAULT_MODE [14:14] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_DEFAULT_MODE_MASK 0x00004000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_DEFAULT_MODE_SHIFT 14
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_DEFAULT_MODE_DEFAULT 0

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: BLOCK_DEFAULT_MODE [13:13] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_BLOCK_DEFAULT_MODE_MASK 0x00002000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_BLOCK_DEFAULT_MODE_SHIFT 13
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_BLOCK_DEFAULT_MODE_DEFAULT 0

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: MAP_OUTPUT_TO_CHANNELS [12:12] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_MAP_OUTPUT_TO_CHANNELS_MASK 0x00001000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_MAP_OUTPUT_TO_CHANNELS_SHIFT 12
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_MAP_OUTPUT_TO_CHANNELS_DEFAULT 1

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: GCP_CD_FRAME_COUNT_THRESHOLD [11:08] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_CD_FRAME_COUNT_THRESHOLD_MASK 0x00000f00
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_CD_FRAME_COUNT_THRESHOLD_SHIFT 8
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_GCP_CD_FRAME_COUNT_THRESHOLD_DEFAULT 4

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: PACKING_PHASE_OFFSET [07:05] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_PACKING_PHASE_OFFSET_MASK 0x000000e0
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_PACKING_PHASE_OFFSET_SHIFT 5
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_PACKING_PHASE_OFFSET_DEFAULT 0

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: FORCE_COLOR_DEPTH [04:01] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_COLOR_DEPTH_MASK 0x0000001e
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_COLOR_DEPTH_SHIFT 1
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_FORCE_COLOR_DEPTH_DEFAULT 4

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_1 :: ENABLE_FORCE_COLOR_DEPTH [00:00] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_ENABLE_FORCE_COLOR_DEPTH_MASK 0x00000001
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_ENABLE_FORCE_COLOR_DEPTH_SHIFT 0
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_1_ENABLE_FORCE_COLOR_DEPTH_DEFAULT 0

/***************************************************************************
 *HDMI_13_FEATURES_CFG_2 - Configuration For HDMI 1.3 features
 ***************************************************************************/
/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_2 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_reserved0_MASK       0xffffff00
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_reserved0_SHIFT      8

/* HDMI_RX_0 :: HDMI_13_FEATURES_CFG_2 :: NO_GCP_COUNT_THRESHOLD [07:00] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_NO_GCP_COUNT_THRESHOLD_MASK 0x000000ff
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_NO_GCP_COUNT_THRESHOLD_SHIFT 0
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_CFG_2_NO_GCP_COUNT_THRESHOLD_DEFAULT 4

/***************************************************************************
 *HDMI_13_FEATURES_STATUS_1 - Status For HDMI 1.3 features
 ***************************************************************************/
/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_reserved0_MASK    0xffff0000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_reserved0_SHIFT   16

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: CONDITIONED_DEFAULT_PHASE [15:15] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CONDITIONED_DEFAULT_PHASE_MASK 0x00008000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CONDITIONED_DEFAULT_PHASE_SHIFT 15

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: LAST_VIDEO_PHASE [14:12] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_LAST_VIDEO_PHASE_MASK 0x00007000
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_LAST_VIDEO_PHASE_SHIFT 12

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: GCP_PACKING_PHASE [11:08] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_PACKING_PHASE_MASK 0x00000f00
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_PACKING_PHASE_SHIFT 8

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: GCP_DEFAULT_PHASE [07:07] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_DEFAULT_PHASE_MASK 0x00000080
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_DEFAULT_PHASE_SHIFT 7

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: GCP_COLOR_DEPTH [06:03] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_COLOR_DEPTH_MASK 0x00000078
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_GCP_COLOR_DEPTH_SHIFT 3

/* HDMI_RX_0 :: HDMI_13_FEATURES_STATUS_1 :: CURRENT_INTERNAL_PACKING_PHASE [02:00] */
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CURRENT_INTERNAL_PACKING_PHASE_MASK 0x00000007
#define BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1_CURRENT_INTERNAL_PACKING_PHASE_SHIFT 0

/***************************************************************************
 *I2C_FREQ_DETECTION_CFG - I2C_FREQ_DETECTION_CFG
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CFG :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_reserved0_MASK       0xffffff00
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_reserved0_SHIFT      8

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CFG :: FD_SEL_BIT_COUNT_TRB [07:07] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_SEL_BIT_COUNT_TRB_MASK 0x00000080
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_SEL_BIT_COUNT_TRB_SHIFT 7
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_SEL_BIT_COUNT_TRB_DEFAULT 0

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CFG :: FD_SEL_SCL_CYCLE [06:03] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_SEL_SCL_CYCLE_MASK 0x00000078
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_SEL_SCL_CYCLE_SHIFT 3
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_SEL_SCL_CYCLE_DEFAULT 4

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CFG :: FD_ENABLE_TIMEOUT [02:02] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_TIMEOUT_MASK 0x00000004
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_TIMEOUT_SHIFT 2
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_TIMEOUT_DEFAULT 0

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CFG :: FD_ENABLE_FREQ_CHECK [01:01] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_FREQ_CHECK_MASK 0x00000002
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_FREQ_CHECK_SHIFT 1
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_FREQ_CHECK_DEFAULT 1

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CFG :: FD_ENABLE_FREQ_DETECTION [00:00] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_FREQ_DETECTION_MASK 0x00000001
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_FREQ_DETECTION_SHIFT 0
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CFG_FD_ENABLE_FREQ_DETECTION_DEFAULT 1

/***************************************************************************
 *I2C_FREQ_DETECTION_CNTRL1 - I2C_FREQ_DETECTION_CNTRL1
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_reserved0_MASK    0xff000000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_reserved0_SHIFT   24

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL1 :: FD_SCL_TIMEOUT_THRESHOLD [23:08] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_SCL_TIMEOUT_THRESHOLD_MASK 0x00ffff00
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_SCL_TIMEOUT_THRESHOLD_SHIFT 8
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_SCL_TIMEOUT_THRESHOLD_DEFAULT 65535

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL1 :: reserved1 [07:02] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_reserved1_MASK    0x000000fc
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_reserved1_SHIFT   2

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL1 :: FD_RST_TIMEOUT_STAT [01:01] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_RST_TIMEOUT_STAT_MASK 0x00000002
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_RST_TIMEOUT_STAT_SHIFT 1
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_RST_TIMEOUT_STAT_DEFAULT 0

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL1 :: FD_RST_TRANSACTION_COUNT [00:00] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_RST_TRANSACTION_COUNT_MASK 0x00000001
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_RST_TRANSACTION_COUNT_SHIFT 0
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL1_FD_RST_TRANSACTION_COUNT_DEFAULT 0

/***************************************************************************
 *I2C_FREQ_DETECTION_CNTRL2 - I2C_FREQ_DETECTION_CNTRL2
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL2 :: reserved0 [31:25] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_reserved0_MASK    0xfe000000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_reserved0_SHIFT   25

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL2 :: FD_SCL_FREQ_HIGH_LIMIT [24:16] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_FD_SCL_FREQ_HIGH_LIMIT_MASK 0x01ff0000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_FD_SCL_FREQ_HIGH_LIMIT_SHIFT 16
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_FD_SCL_FREQ_HIGH_LIMIT_DEFAULT 255

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL2 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_reserved1_MASK    0x0000e000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_reserved1_SHIFT   13

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_CNTRL2 :: FD_SCL_FREQ_LOW_LIMIT [12:00] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_FD_SCL_FREQ_LOW_LIMIT_MASK 0x00001fff
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_FD_SCL_FREQ_LOW_LIMIT_SHIFT 0
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_CNTRL2_FD_SCL_FREQ_LOW_LIMIT_DEFAULT 8191

/***************************************************************************
 *I2C_FREQ_DETECTION_STATUS1 - I2C_FREQ_DETECTION_STATUS1
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved0_MASK   0xff000000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved0_SHIFT  24

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: FD_SCL_TIMEOUT_STAT [23:16] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_SCL_TIMEOUT_STAT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_SCL_TIMEOUT_STAT_SHIFT 16

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved1_MASK   0x0000f000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_reserved1_SHIFT  12

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS1 :: FD_I2C_TRANSACTION_COUNT [11:00] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_I2C_TRANSACTION_COUNT_MASK 0x00000fff
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1_FD_I2C_TRANSACTION_COUNT_SHIFT 0

/***************************************************************************
 *I2C_FREQ_DETECTION_STATUS2 - I2C_FREQ_DETECTION_STATUS2
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS2 :: FD_SCL_FREQ_COUNT [31:16] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_FREQ_COUNT_MASK 0xffff0000
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_FREQ_COUNT_SHIFT 16

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS2 :: reserved0 [15:01] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_reserved0_MASK   0x0000fffe
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_reserved0_SHIFT  1

/* HDMI_RX_0 :: I2C_FREQ_DETECTION_STATUS2 :: FD_SCL_OUT_RANGE [00:00] */
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_OUT_RANGE_MASK 0x00000001
#define BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2_FD_SCL_OUT_RANGE_SHIFT 0

/***************************************************************************
 *I2C_GEN_START_STOP_CONTROL - I2C_GEN_START_STOP_CONTROL
 ***************************************************************************/
/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved0_MASK   0xc0000000
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved0_SHIFT  30

/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: SDA_DN_DELAY [29:24] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SDA_DN_DELAY_MASK 0x3f000000
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SDA_DN_DELAY_SHIFT 24
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SDA_DN_DELAY_DEFAULT 0

/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: reserved1 [23:22] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved1_MASK   0x00c00000
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved1_SHIFT  22

/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: SDA_UP_DELAY [21:16] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SDA_UP_DELAY_MASK 0x003f0000
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SDA_UP_DELAY_SHIFT 16
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SDA_UP_DELAY_DEFAULT 0

/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: reserved2 [15:14] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved2_MASK   0x0000c000
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved2_SHIFT  14

/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: SCL_DELAY_STOP [13:08] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_STOP_MASK 0x00003f00
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_STOP_SHIFT 8
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_STOP_DEFAULT 0

/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: reserved3 [07:06] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved3_MASK   0x000000c0
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_reserved3_SHIFT  6

/* HDMI_RX_0 :: I2C_GEN_START_STOP_CONTROL :: SCL_DELAY_START [05:00] */
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_START_MASK 0x0000003f
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_START_SHIFT 0
#define BCHP_HDMI_RX_0_I2C_GEN_START_STOP_CONTROL_SCL_DELAY_START_DEFAULT 0

/***************************************************************************
 *AUDIO_CHANNEL_MAP - AUDIO_CHANNEL_MAP
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved0 [31:31] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved0_MASK            0x80000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved0_SHIFT           31

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_7 [30:28] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_7_MASK        0x70000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_7_SHIFT       28
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_7_DEFAULT     7

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved1 [27:27] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved1_MASK            0x08000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved1_SHIFT           27

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_6 [26:24] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_6_MASK        0x07000000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_6_SHIFT       24
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_6_DEFAULT     6

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved2 [23:23] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved2_MASK            0x00800000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved2_SHIFT           23

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_5 [22:20] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_5_MASK        0x00700000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_5_SHIFT       20
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_5_DEFAULT     5

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved3 [19:19] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved3_MASK            0x00080000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved3_SHIFT           19

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_4 [18:16] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_4_MASK        0x00070000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_4_SHIFT       16
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_4_DEFAULT     4

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved4 [15:15] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved4_MASK            0x00008000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved4_SHIFT           15

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_3 [14:12] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_3_MASK        0x00007000
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_3_SHIFT       12
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_3_DEFAULT     3

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved5 [11:11] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved5_MASK            0x00000800
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved5_SHIFT           11

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_2 [10:08] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_2_MASK        0x00000700
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_2_SHIFT       8
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_2_DEFAULT     2

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved6 [07:07] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved6_MASK            0x00000080
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved6_SHIFT           7

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_1 [06:04] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_1_MASK        0x00000070
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_1_SHIFT       4
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_1_DEFAULT     1

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: reserved7 [03:03] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved7_MASK            0x00000008
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_reserved7_SHIFT           3

/* HDMI_RX_0 :: AUDIO_CHANNEL_MAP :: MAP_CHANNEL_0 [02:00] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_0_MASK        0x00000007
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_0_SHIFT       0
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_MAP_MAP_CHANNEL_0_DEFAULT     0

/***************************************************************************
 *CH_REPLACE_ZEROS - CH_REPLACE_ZEROS
 ***************************************************************************/
/* HDMI_RX_0 :: CH_REPLACE_ZEROS :: reserved0 [31:08] */
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_reserved0_MASK             0xffffff00
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_reserved0_SHIFT            8

/* HDMI_RX_0 :: CH_REPLACE_ZEROS :: REPLACE_CH_WITH_ZEROS [07:00] */
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_REPLACE_CH_WITH_ZEROS_MASK 0x000000ff
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_REPLACE_CH_WITH_ZEROS_SHIFT 0
#define BCHP_HDMI_RX_0_CH_REPLACE_ZEROS_REPLACE_CH_WITH_ZEROS_DEFAULT 0

/***************************************************************************
 *AUDIO_PACKET_TYPE - AUDIO_PACKET_TYPE
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_reserved0_MASK            0xff000000
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_reserved0_SHIFT           24

/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: CURRENT_AUDIO_TYPE [23:16] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_CURRENT_AUDIO_TYPE_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_CURRENT_AUDIO_TYPE_SHIFT  16

/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: STANDARD_AUDIO_PACKET_TYPE [15:08] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_STANDARD_AUDIO_PACKET_TYPE_MASK 0x0000ff00
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_STANDARD_AUDIO_PACKET_TYPE_SHIFT 8
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_STANDARD_AUDIO_PACKET_TYPE_DEFAULT 2

/* HDMI_RX_0 :: AUDIO_PACKET_TYPE :: HBR_AUDIO_PACKET_TYPE [07:00] */
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_HBR_AUDIO_PACKET_TYPE_MASK 0x000000ff
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_HBR_AUDIO_PACKET_TYPE_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_PACKET_TYPE_HBR_AUDIO_PACKET_TYPE_DEFAULT 9

/***************************************************************************
 *AUDIO_TEST_DATA - AUDIO_TEST_DATA
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_TEST_DATA :: AUDIO_TEST_DATA_0 [31:00] */
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA_AUDIO_TEST_DATA_0_MASK      0xffffffff
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA_AUDIO_TEST_DATA_0_SHIFT     0
#define BCHP_HDMI_RX_0_AUDIO_TEST_DATA_AUDIO_TEST_DATA_0_DEFAULT   0

/***************************************************************************
 *AUDIO_TEST_CONFIG - AUDIO_TEST_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_TEST_CONFIG :: AUDIO_TEST_CONFIG_0 [31:00] */
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG_AUDIO_TEST_CONFIG_0_MASK  0xffffffff
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG_AUDIO_TEST_CONFIG_0_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_TEST_CONFIG_AUDIO_TEST_CONFIG_0_DEFAULT 0

/***************************************************************************
 *ACR_ERROR - ACR_ERROR
 ***************************************************************************/
/* HDMI_RX_0 :: ACR_ERROR :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved0_MASK                    0xffffffe0
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved0_SHIFT                   5

/* HDMI_RX_0 :: ACR_ERROR :: ACR_IGNORE_HEADER_ERROR [04:04] */
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_IGNORE_HEADER_ERROR_MASK      0x00000010
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_IGNORE_HEADER_ERROR_SHIFT     4
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_IGNORE_HEADER_ERROR_DEFAULT   0

/* HDMI_RX_0 :: ACR_ERROR :: reserved1 [03:03] */
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved1_MASK                    0x00000008
#define BCHP_HDMI_RX_0_ACR_ERROR_reserved1_SHIFT                   3

/* HDMI_RX_0 :: ACR_ERROR :: ACR_MAX_PACKET_ERRORS [02:00] */
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_MAX_PACKET_ERRORS_MASK        0x00000007
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_MAX_PACKET_ERRORS_SHIFT       0
#define BCHP_HDMI_RX_0_ACR_ERROR_ACR_MAX_PACKET_ERRORS_DEFAULT     0

/***************************************************************************
 *AUDIO_CHANNEL_STATUS_CONFIG - AUDIO_CHANNEL_STATUS_CONFIG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_reserved0_MASK  0xffffffe0
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_reserved0_SHIFT 5

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: LAYOUT_1_CH_STATUS_SELECT [04:03] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_LAYOUT_1_CH_STATUS_SELECT_MASK 0x00000018
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_LAYOUT_1_CH_STATUS_SELECT_SHIFT 3
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_LAYOUT_1_CH_STATUS_SELECT_DEFAULT 0

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: SAVE_CH_STATUS_EVEN_IF_MISMATCH [02:02] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_EVEN_IF_MISMATCH_MASK 0x00000004
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_EVEN_IF_MISMATCH_SHIFT 2
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_EVEN_IF_MISMATCH_DEFAULT 0

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR [01:01] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR_MASK 0x00000002
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR_SHIFT 1
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_SAMPLE_PRESENT_ERROR_DEFAULT 0

/* HDMI_RX_0 :: AUDIO_CHANNEL_STATUS_CONFIG :: SAVE_CH_STATUS_ON_BFRAME_ERROR [00:00] */
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_BFRAME_ERROR_MASK 0x00000001
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_BFRAME_ERROR_SHIFT 0
#define BCHP_HDMI_RX_0_AUDIO_CHANNEL_STATUS_CONFIG_SAVE_CH_STATUS_ON_BFRAME_ERROR_DEFAULT 0

/***************************************************************************
 *AUDIO_MUTE_CFG - AUDIO_MUTE_CFG
 ***************************************************************************/
/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_reserved0_MASK               0xffffffe0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_reserved0_SHIFT              5

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: ENABLE_AUDIO_MUTE [04:04] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ENABLE_AUDIO_MUTE_MASK       0x00000010
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ENABLE_AUDIO_MUTE_SHIFT      4
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ENABLE_AUDIO_MUTE_DEFAULT    0

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: ALWAYS_ALLOW_AVMUTE_UPDATE [03:03] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ALWAYS_ALLOW_AVMUTE_UPDATE_MASK 0x00000008
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ALWAYS_ALLOW_AVMUTE_UPDATE_SHIFT 3
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_ALWAYS_ALLOW_AVMUTE_UPDATE_DEFAULT 1

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: AUTO_CLEAR_AVMUTE [02:02] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_AUTO_CLEAR_AVMUTE_MASK       0x00000004
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_AUTO_CLEAR_AVMUTE_SHIFT      2
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_AUTO_CLEAR_AVMUTE_DEFAULT    1

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: IGNORE_GCP_MUTE_SETTING [01:01] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_IGNORE_GCP_MUTE_SETTING_MASK 0x00000002
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_IGNORE_GCP_MUTE_SETTING_SHIFT 1
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_IGNORE_GCP_MUTE_SETTING_DEFAULT 0

/* HDMI_RX_0 :: AUDIO_MUTE_CFG :: SET_AVMUTE [00:00] */
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_SET_AVMUTE_MASK              0x00000001
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_SET_AVMUTE_SHIFT             0
#define BCHP_HDMI_RX_0_AUDIO_MUTE_CFG_SET_AVMUTE_DEFAULT           0

/***************************************************************************
 *VIDEO_MUTE_CFG - VIDEO_MUTE_CFG
 ***************************************************************************/
/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: MUTE [31:31] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_MUTE_MASK                    0x80000000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_MUTE_SHIFT                   31
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_MUTE_DEFAULT                 0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: reserved0 [30:12] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_reserved0_MASK               0x7ffff000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_reserved0_SHIFT              12

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: HOTPLUG_ATTACH [11:11] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_ATTACH_MASK          0x00000800
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_ATTACH_SHIFT         11
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_ATTACH_DEFAULT       0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: HOTPLUG_DETACH [10:10] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_DETACH_MASK          0x00000400
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_DETACH_SHIFT         10
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_HOTPLUG_DETACH_DEFAULT       0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: FREQ_CHANGE [09:09] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_FREQ_CHANGE_MASK             0x00000200
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_FREQ_CHANGE_SHIFT            9
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_FREQ_CHANGE_DEFAULT          0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: CLOCK_START [08:08] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_START_MASK             0x00000100
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_START_SHIFT            8
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_START_DEFAULT          0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: CLOCK_STOP [07:07] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_STOP_MASK              0x00000080
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_STOP_SHIFT             7
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CLOCK_STOP_DEFAULT           0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: PLL_LOCK [06:06] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOCK_MASK                0x00000040
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOCK_SHIFT               6
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOCK_DEFAULT             0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: PLL_LOSS [05:05] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOSS_MASK                0x00000020
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOSS_SHIFT               5
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PLL_LOSS_DEFAULT             0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOSS_MASK             0x00000010
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOSS_SHIFT            4
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOSS_DEFAULT          0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: SYMBOL_LOCK [03:03] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOCK_MASK             0x00000008
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOCK_SHIFT            3
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_SYMBOL_LOCK_DEFAULT          0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: CHANNEL_ALIGN [02:02] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CHANNEL_ALIGN_MASK           0x00000004
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CHANNEL_ALIGN_SHIFT          2
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_CHANNEL_ALIGN_DEFAULT        0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: PACKET_ERRORS [01:01] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PACKET_ERRORS_MASK           0x00000002
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PACKET_ERRORS_SHIFT          1
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_PACKET_ERRORS_DEFAULT        0

/* HDMI_RX_0 :: VIDEO_MUTE_CFG :: AV_MUTE [00:00] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_AV_MUTE_MASK                 0x00000001
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_AV_MUTE_SHIFT                0
#define BCHP_HDMI_RX_0_VIDEO_MUTE_CFG_AV_MUTE_DEFAULT              0

/***************************************************************************
 *VIDEO_MUTE_STATUS - VIDEO_MUTE_STATUS
 ***************************************************************************/
/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_reserved0_MASK            0xfffff000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_reserved0_SHIFT           12

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: HOTPLUG_ATTACH [11:11] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_ATTACH_MASK       0x00000800
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_ATTACH_SHIFT      11

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: HOTPLUG_DETACH [10:10] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_DETACH_MASK       0x00000400
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_HOTPLUG_DETACH_SHIFT      10

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: FREQ_CHANGE [09:09] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_FREQ_CHANGE_MASK          0x00000200
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_FREQ_CHANGE_SHIFT         9

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: CLOCK_START [08:08] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_START_MASK          0x00000100
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_START_SHIFT         8

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: CLOCK_STOP [07:07] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_STOP_MASK           0x00000080
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLOCK_STOP_SHIFT          7

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: PLL_LOCK [06:06] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOCK_MASK             0x00000040
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOCK_SHIFT            6

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: PLL_LOSS [05:05] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOSS_MASK             0x00000020
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PLL_LOSS_SHIFT            5

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOSS_MASK          0x00000010
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOSS_SHIFT         4

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: SYMBOL_LOCK [03:03] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOCK_MASK          0x00000008
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_SYMBOL_LOCK_SHIFT         3

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: CHANNEL_ALIGN [02:02] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CHANNEL_ALIGN_MASK        0x00000004
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CHANNEL_ALIGN_SHIFT       2

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: PACKET_ERRORS [01:01] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PACKET_ERRORS_MASK        0x00000002
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_PACKET_ERRORS_SHIFT       1

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS :: AV_MUTE [00:00] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_AV_MUTE_MASK              0x00000001
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_AV_MUTE_SHIFT             0

/***************************************************************************
 *VIDEO_MUTE_STATUS_CLEAR - VIDEO_MUTE_STATUS_CLEAR
 ***************************************************************************/
/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved0_MASK      0xfffff000
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved0_SHIFT     12

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: HOTPLUG_ATTACH [11:11] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_ATTACH_MASK 0x00000800
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_ATTACH_SHIFT 11
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_ATTACH_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: HOTPLUG_DETACH [10:10] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_DETACH_MASK 0x00000400
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_DETACH_SHIFT 10
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_HOTPLUG_DETACH_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: FREQ_CHANGE [09:09] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_FREQ_CHANGE_MASK    0x00000200
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_FREQ_CHANGE_SHIFT   9
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_FREQ_CHANGE_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: CLOCK_START [08:08] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_START_MASK    0x00000100
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_START_SHIFT   8
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_START_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: CLOCK_STOP [07:07] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_STOP_MASK     0x00000080
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_STOP_SHIFT    7
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CLOCK_STOP_DEFAULT  0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: PLL_LOCK [06:06] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOCK_MASK       0x00000040
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOCK_SHIFT      6
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOCK_DEFAULT    0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: PLL_LOSS [05:05] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOSS_MASK       0x00000020
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOSS_SHIFT      5
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PLL_LOSS_DEFAULT    0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOSS_MASK    0x00000010
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOSS_SHIFT   4
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOSS_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: SYMBOL_LOCK [03:03] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOCK_MASK    0x00000008
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOCK_SHIFT   3
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_SYMBOL_LOCK_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: CHANNEL_ALIGN [02:02] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CHANNEL_ALIGN_MASK  0x00000004
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CHANNEL_ALIGN_SHIFT 2
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_CHANNEL_ALIGN_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: PACKET_ERRORS [01:01] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PACKET_ERRORS_MASK  0x00000002
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PACKET_ERRORS_SHIFT 1
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_PACKET_ERRORS_DEFAULT 0

/* HDMI_RX_0 :: VIDEO_MUTE_STATUS_CLEAR :: reserved1 [00:00] */
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved1_MASK      0x00000001
#define BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS_CLEAR_reserved1_SHIFT     0

/***************************************************************************
 *RGB_MONITOR_CFG_1 - RGB Pixel Monitor Configuration Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: reserved0 [31:19] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved0_MASK            0xfff80000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved0_SHIFT           19

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_UNDER_RANGE [18:18] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_MASK 0x00040000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_SHIFT 18
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_UNDER_RANGE [17:17] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_MASK 0x00020000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_SHIFT 17
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_UNDER_RANGE [16:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_MASK 0x00010000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_SHIFT 16
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: reserved1 [15:15] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved1_MASK            0x00008000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved1_SHIFT           15

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_MAX_CHANGED [14:14] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_MASK 0x00004000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_SHIFT 14
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_MAX_CHANGED [13:13] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_MASK 0x00002000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_SHIFT 13
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_MAX_CHANGED [12:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_MASK 0x00001000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_SHIFT 12
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: reserved2 [11:11] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved2_MASK            0x00000800
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved2_SHIFT           11

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_MIN_CHANGED [10:10] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_MASK 0x00000400
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_SHIFT 10
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_MIN_CHANGED [09:09] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_MASK 0x00000200
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_SHIFT 9
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_MIN_CHANGED [08:08] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_MASK 0x00000100
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_SHIFT 8
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: reserved3 [07:07] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved3_MASK            0x00000080
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved3_SHIFT           7

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: INIT_RED_MONITOR [06:06] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_RED_MONITOR_MASK     0x00000040
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_RED_MONITOR_SHIFT    6
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_RED_MONITOR_DEFAULT  0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: INIT_GREEN_MONITOR [05:05] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_GREEN_MONITOR_MASK   0x00000020
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_GREEN_MONITOR_SHIFT  5
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_GREEN_MONITOR_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: INIT_BLUE_MONITOR [04:04] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_BLUE_MONITOR_MASK    0x00000010
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_BLUE_MONITOR_SHIFT   4
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_INIT_BLUE_MONITOR_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: reserved4 [03:03] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved4_MASK            0x00000008
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_reserved4_SHIFT           3

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: ENABLE_RED_MONITOR [02:02] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_MASK   0x00000004
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_SHIFT  2
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: ENABLE_GREEN_MONITOR [01:01] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_MASK 0x00000002
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_SHIFT 1
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_1 :: ENABLE_BLUE_MONITOR [00:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_MASK  0x00000001
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_SHIFT 0
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_DEFAULT 0

/***************************************************************************
 *RGB_MONITOR_CFG_2 - RGB Pixel Monitor Configuration Register 2
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_CFG_2 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_reserved0_MASK            0xff000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_reserved0_SHIFT           24

/* HDMI_RX_0 :: RGB_MONITOR_CFG_2 :: RED_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_2 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_reserved1_MASK            0x0000f000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_reserved1_SHIFT           12

/* HDMI_RX_0 :: RGB_MONITOR_CFG_2 :: RED_RANGE_REQUIRED [11:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_MASK   0x00000fff
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_SHIFT  0
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_DEFAULT 0

/***************************************************************************
 *RGB_MONITOR_CFG_3 - RGB Pixel Monitor Configuration Register 3
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_CFG_3 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_reserved0_MASK            0xff000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_reserved0_SHIFT           24

/* HDMI_RX_0 :: RGB_MONITOR_CFG_3 :: GREEN_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_3 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_reserved1_MASK            0x0000f000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_reserved1_SHIFT           12

/* HDMI_RX_0 :: RGB_MONITOR_CFG_3 :: GREEN_RANGE_REQUIRED [11:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_MASK 0x00000fff
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_SHIFT 0
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_DEFAULT 0

/***************************************************************************
 *RGB_MONITOR_CFG_4 - RGB Pixel Monitor Configuration Register 4
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_CFG_4 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_reserved0_MASK            0xff000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_reserved0_SHIFT           24

/* HDMI_RX_0 :: RGB_MONITOR_CFG_4 :: BLUE_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_SHIFT 16
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_DEFAULT 0

/* HDMI_RX_0 :: RGB_MONITOR_CFG_4 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_reserved1_MASK            0x0000f000
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_reserved1_SHIFT           12

/* HDMI_RX_0 :: RGB_MONITOR_CFG_4 :: BLUE_RANGE_REQUIRED [11:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_MASK  0x00000fff
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_SHIFT 0
#define BCHP_HDMI_RX_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_DEFAULT 0

/***************************************************************************
 *RGB_MONITOR_STATUS_1 - RGB Pixel Monitor Status Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_STATUS_1 :: RED_MAX_CHANGED [31:31] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MAX_CHANGED_MASK   0x80000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MAX_CHANGED_SHIFT  31

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_1 :: reserved0 [30:28] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_reserved0_MASK         0x70000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_reserved0_SHIFT        28

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_1 :: RED_MAX [27:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MAX_MASK           0x0fff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MAX_SHIFT          16

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_1 :: RED_MIN_CHANGED [15:15] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MIN_CHANGED_MASK   0x00008000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MIN_CHANGED_SHIFT  15

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_1 :: reserved1 [14:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_reserved1_MASK         0x00007000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_reserved1_SHIFT        12

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_1 :: RED_MIN [11:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MIN_MASK           0x00000fff
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_1_RED_MIN_SHIFT          0

/***************************************************************************
 *RGB_MONITOR_STATUS_2 - RGB Pixel Monitor Status Register 2
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MAX_CHANGED [31:31] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MAX_CHANGED_MASK 0x80000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MAX_CHANGED_SHIFT 31

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_2 :: reserved0 [30:28] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_reserved0_MASK         0x70000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_reserved0_SHIFT        28

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MAX [27:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MAX_MASK         0x0fff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MAX_SHIFT        16

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MIN_CHANGED [15:15] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MIN_CHANGED_MASK 0x00008000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MIN_CHANGED_SHIFT 15

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_2 :: reserved1 [14:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_reserved1_MASK         0x00007000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_reserved1_SHIFT        12

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MIN [11:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MIN_MASK         0x00000fff
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_2_GREEN_MIN_SHIFT        0

/***************************************************************************
 *RGB_MONITOR_STATUS_3 - RGB Pixel Monitor Status Register 3
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MAX_CHANGED [31:31] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MAX_CHANGED_MASK  0x80000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MAX_CHANGED_SHIFT 31

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_3 :: reserved0 [30:28] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_reserved0_MASK         0x70000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_reserved0_SHIFT        28

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MAX [27:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MAX_MASK          0x0fff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MAX_SHIFT         16

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MIN_CHANGED [15:15] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MIN_CHANGED_MASK  0x00008000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MIN_CHANGED_SHIFT 15

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_3 :: reserved1 [14:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_reserved1_MASK         0x00007000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_reserved1_SHIFT        12

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MIN [11:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MIN_MASK          0x00000fff
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_3_BLUE_MIN_SHIFT         0

/***************************************************************************
 *RGB_MONITOR_STATUS_4 - RGB Pixel Monitor Status Register 4
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_STATUS_4 :: RED_UNDER_RANGE [31:31] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_RED_UNDER_RANGE_MASK   0x80000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_RED_UNDER_RANGE_SHIFT  31

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_4 :: reserved0 [30:28] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_reserved0_MASK         0x70000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_reserved0_SHIFT        28

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_4 :: RED_RANGE [27:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_RED_RANGE_MASK         0x0fff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_RED_RANGE_SHIFT        16

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_4 :: GREEN_UNDER_RANGE [15:15] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_GREEN_UNDER_RANGE_MASK 0x00008000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_GREEN_UNDER_RANGE_SHIFT 15

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_4 :: reserved1 [14:12] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_reserved1_MASK         0x00007000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_reserved1_SHIFT        12

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_4 :: GREEN_RANGE [11:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_GREEN_RANGE_MASK       0x00000fff
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_4_GREEN_RANGE_SHIFT      0

/***************************************************************************
 *RGB_MONITOR_STATUS_5 - RGB Pixel Monitor Status Register 5
 ***************************************************************************/
/* HDMI_RX_0 :: RGB_MONITOR_STATUS_5 :: BLUE_UNDER_RANGE [31:31] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_BLUE_UNDER_RANGE_MASK  0x80000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_BLUE_UNDER_RANGE_SHIFT 31

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_5 :: reserved0 [30:28] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_reserved0_MASK         0x70000000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_reserved0_SHIFT        28

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_5 :: BLUE_RANGE [27:16] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_BLUE_RANGE_MASK        0x0fff0000
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_BLUE_RANGE_SHIFT       16

/* HDMI_RX_0 :: RGB_MONITOR_STATUS_5 :: reserved1 [15:00] */
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_reserved1_MASK         0x0000ffff
#define BCHP_HDMI_RX_0_RGB_MONITOR_STATUS_5_reserved1_SHIFT        0

/***************************************************************************
 *RAM_PACKET_0_HEADER - <FONT COLOR=D08000>RAM Packet 0, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_0_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_0_LOW - RAM Packet 0, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_0_HIGH - RAM Packet 0, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_1_LOW - RAM Packet 0, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_1_HIGH - RAM Packet 0, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_2_LOW - RAM Packet 0, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_2_HIGH - RAM Packet 0, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_3_LOW - RAM Packet 0, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_0_SUBPACKET_3_HIGH - RAM Packet 0, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_0_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_0_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_HEADER - <FONT COLOR=D08000>RAM Packet 1, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_1_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_0_LOW - RAM Packet 1, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_0_HIGH - RAM Packet 1, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_1_LOW - RAM Packet 1, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_1_HIGH - RAM Packet 1, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_2_LOW - RAM Packet 1, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_2_HIGH - RAM Packet 1, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_3_LOW - RAM Packet 1, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_1_SUBPACKET_3_HIGH - RAM Packet 1, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_1_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_1_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_HEADER - <FONT COLOR=D08000>RAM Packet 2, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_2_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_0_LOW - RAM Packet 2, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_0_HIGH - RAM Packet 2, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_1_LOW - RAM Packet 2, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_1_HIGH - RAM Packet 2, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_2_LOW - RAM Packet 2, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_2_HIGH - RAM Packet 2, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_3_LOW - RAM Packet 2, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_2_SUBPACKET_3_HIGH - RAM Packet 2, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_2_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_2_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_HEADER - <FONT COLOR=D08000>RAM Packet 3, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_3_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_0_LOW - RAM Packet 3, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_0_HIGH - RAM Packet 3, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_1_LOW - RAM Packet 3, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_1_HIGH - RAM Packet 3, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_2_LOW - RAM Packet 3, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_2_HIGH - RAM Packet 3, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_3_LOW - RAM Packet 3, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_3_SUBPACKET_3_HIGH - RAM Packet 3, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_3_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_3_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_HEADER - <FONT COLOR=D08000>RAM Packet 4, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_4_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_0_LOW - RAM Packet 4, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_0_HIGH - RAM Packet 4, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_1_LOW - RAM Packet 4, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_1_HIGH - RAM Packet 4, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_2_LOW - RAM Packet 4, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_2_HIGH - RAM Packet 4, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_3_LOW - RAM Packet 4, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_4_SUBPACKET_3_HIGH - RAM Packet 4, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_4_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_4_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_HEADER - <FONT COLOR=D08000>RAM Packet 5, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_5_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_0_LOW - RAM Packet 5, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_0_HIGH - RAM Packet 5, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_1_LOW - RAM Packet 5, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_1_HIGH - RAM Packet 5, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_2_LOW - RAM Packet 5, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_2_HIGH - RAM Packet 5, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_3_LOW - RAM Packet 5, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_5_SUBPACKET_3_HIGH - RAM Packet 5, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_5_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_5_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_HEADER - <FONT COLOR=D08000>RAM Packet 6, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_6_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_0_LOW - RAM Packet 6, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_0_HIGH - RAM Packet 6, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_1_LOW - RAM Packet 6, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_1_HIGH - RAM Packet 6, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_2_LOW - RAM Packet 6, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_2_HIGH - RAM Packet 6, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_3_LOW - RAM Packet 6, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_6_SUBPACKET_3_HIGH - RAM Packet 6, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_6_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_6_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_HEADER - <FONT COLOR=D08000>RAM Packet 7, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_7_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_0_LOW - RAM Packet 7, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_0_HIGH - RAM Packet 7, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_1_LOW - RAM Packet 7, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_1_HIGH - RAM Packet 7, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_2_LOW - RAM Packet 7, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_2_HIGH - RAM Packet 7, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_3_LOW - RAM Packet 7, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_7_SUBPACKET_3_HIGH - RAM Packet 7, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_7_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_7_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_HEADER - <FONT COLOR=D08000>RAM Packet 8, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_8_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_0_LOW - RAM Packet 8, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_0_HIGH - RAM Packet 8, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_1_LOW - RAM Packet 8, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_1_HIGH - RAM Packet 8, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_2_LOW - RAM Packet 8, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_2_HIGH - RAM Packet 8, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_3_LOW - RAM Packet 8, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_8_SUBPACKET_3_HIGH - RAM Packet 8, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_8_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_8_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_HEADER - <FONT COLOR=D08000>RAM Packet 9, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_2_MASK             0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_2_SHIFT            16

/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_1_MASK             0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_1_SHIFT            8

/* HDMI_RX_0 :: RAM_PACKET_9_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_0_MASK             0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_HEADER_BYTE_0_SHIFT            0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_0_LOW - RAM Packet 9, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_0_HIGH - RAM Packet 9, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_0_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_1_LOW - RAM Packet 9, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_1_HIGH - RAM Packet 9, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_1_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_2_LOW - RAM Packet 9, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_2_HIGH - RAM Packet 9, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_2_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_3_LOW - RAM Packet 9, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_3_MASK    0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_3_SHIFT   24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_2_MASK    0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_2_SHIFT   16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_1_MASK    0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_1_SHIFT   8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_0_MASK    0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_LOW_BYTE_0_SHIFT   0

/***************************************************************************
 *RAM_PACKET_9_SUBPACKET_3_HIGH - RAM Packet 9, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_6_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_6_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_5_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_5_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_9_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_4_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_9_SUBPACKET_3_HIGH_BYTE_4_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_HEADER - <FONT COLOR=D08000>RAM Packet 10, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_10_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_0_LOW - RAM Packet 10, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_0_HIGH - RAM Packet 10, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_1_LOW - RAM Packet 10, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_1_HIGH - RAM Packet 10, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_2_LOW - RAM Packet 10, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_2_HIGH - RAM Packet 10, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_3_LOW - RAM Packet 10, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_10_SUBPACKET_3_HIGH - RAM Packet 10, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_10_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_10_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_HEADER - <FONT COLOR=D08000>RAM Packet 11, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_11_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_0_LOW - RAM Packet 11, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_0_HIGH - RAM Packet 11, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_1_LOW - RAM Packet 11, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_1_HIGH - RAM Packet 11, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_2_LOW - RAM Packet 11, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_2_HIGH - RAM Packet 11, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_3_LOW - RAM Packet 11, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_11_SUBPACKET_3_HIGH - RAM Packet 11, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_11_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_11_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_HEADER - <FONT COLOR=D08000>RAM Packet 12, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_12_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_0_LOW - RAM Packet 12, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_0_HIGH - RAM Packet 12, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_1_LOW - RAM Packet 12, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_1_HIGH - RAM Packet 12, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_2_LOW - RAM Packet 12, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_2_HIGH - RAM Packet 12, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_3_LOW - RAM Packet 12, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_12_SUBPACKET_3_HIGH - RAM Packet 12, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_12_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_12_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_HEADER - <FONT COLOR=D08000>RAM Packet 13, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_13_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_0_LOW - RAM Packet 13, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_0_HIGH - RAM Packet 13, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_1_LOW - RAM Packet 13, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_1_HIGH - RAM Packet 13, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_2_LOW - RAM Packet 13, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_2_HIGH - RAM Packet 13, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_3_LOW - RAM Packet 13, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_13_SUBPACKET_3_HIGH - RAM Packet 13, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_13_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_13_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_HEADER - <FONT COLOR=D08000>RAM Packet 14, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_14_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_0_LOW - RAM Packet 14, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_0_HIGH - RAM Packet 14, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_1_LOW - RAM Packet 14, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_1_HIGH - RAM Packet 14, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_2_LOW - RAM Packet 14, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_2_HIGH - RAM Packet 14, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_3_LOW - RAM Packet 14, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_14_SUBPACKET_3_HIGH - RAM Packet 14, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_14_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_14_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_HEADER - <FONT COLOR=D08000>RAM Packet 15, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_15_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_0_LOW - RAM Packet 15, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_0_HIGH - RAM Packet 15, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_1_LOW - RAM Packet 15, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_1_HIGH - RAM Packet 15, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_2_LOW - RAM Packet 15, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_2_HIGH - RAM Packet 15, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_3_LOW - RAM Packet 15, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_15_SUBPACKET_3_HIGH - RAM Packet 15, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_15_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_15_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_HEADER - <FONT COLOR=D08000>RAM Packet 16, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_16_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_0_LOW - RAM Packet 16, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_0_HIGH - RAM Packet 16, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_1_LOW - RAM Packet 16, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_1_HIGH - RAM Packet 16, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_2_LOW - RAM Packet 16, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_2_HIGH - RAM Packet 16, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_3_LOW - RAM Packet 16, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_16_SUBPACKET_3_HIGH - RAM Packet 16, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_16_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_16_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_HEADER - <FONT COLOR=D08000>RAM Packet 17, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_17_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_0_LOW - RAM Packet 17, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_0_HIGH - RAM Packet 17, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_1_LOW - RAM Packet 17, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_1_HIGH - RAM Packet 17, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_2_LOW - RAM Packet 17, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_2_HIGH - RAM Packet 17, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_3_LOW - RAM Packet 17, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_17_SUBPACKET_3_HIGH - RAM Packet 17, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_17_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_17_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_HEADER - <FONT COLOR=D08000>RAM Packet 18, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_18_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_0_LOW - RAM Packet 18, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_0_HIGH - RAM Packet 18, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_1_LOW - RAM Packet 18, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_1_HIGH - RAM Packet 18, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_2_LOW - RAM Packet 18, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_2_HIGH - RAM Packet 18, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_3_LOW - RAM Packet 18, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_18_SUBPACKET_3_HIGH - RAM Packet 18, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_18_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_18_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_HEADER - <FONT COLOR=D08000>RAM Packet 19, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_19_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_0_LOW - RAM Packet 19, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_0_HIGH - RAM Packet 19, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_1_LOW - RAM Packet 19, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_1_HIGH - RAM Packet 19, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_2_LOW - RAM Packet 19, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_2_HIGH - RAM Packet 19, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_3_LOW - RAM Packet 19, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_19_SUBPACKET_3_HIGH - RAM Packet 19, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_19_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_19_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_HEADER - <FONT COLOR=D08000>RAM Packet 20, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_20_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_0_LOW - RAM Packet 20, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_0_HIGH - RAM Packet 20, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_1_LOW - RAM Packet 20, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_1_HIGH - RAM Packet 20, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_2_LOW - RAM Packet 20, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_2_HIGH - RAM Packet 20, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_3_LOW - RAM Packet 20, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_20_SUBPACKET_3_HIGH - RAM Packet 20, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_20_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_20_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_HEADER - <FONT COLOR=D08000>RAM Packet 21, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_21_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_0_LOW - RAM Packet 21, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_0_HIGH - RAM Packet 21, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_1_LOW - RAM Packet 21, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_1_HIGH - RAM Packet 21, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_2_LOW - RAM Packet 21, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_2_HIGH - RAM Packet 21, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_3_LOW - RAM Packet 21, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_21_SUBPACKET_3_HIGH - RAM Packet 21, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_21_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_21_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_HEADER - <FONT COLOR=D08000>RAM Packet 22, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_22_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_0_LOW - RAM Packet 22, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_0_HIGH - RAM Packet 22, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_1_LOW - RAM Packet 22, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_1_HIGH - RAM Packet 22, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_2_LOW - RAM Packet 22, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_2_HIGH - RAM Packet 22, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_3_LOW - RAM Packet 22, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_22_SUBPACKET_3_HIGH - RAM Packet 22, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_22_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_22_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_HEADER - <FONT COLOR=D08000>RAM Packet 23, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_23_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_0_LOW - RAM Packet 23, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_0_HIGH - RAM Packet 23, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_1_LOW - RAM Packet 23, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_1_HIGH - RAM Packet 23, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_2_LOW - RAM Packet 23, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_2_HIGH - RAM Packet 23, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_3_LOW - RAM Packet 23, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_23_SUBPACKET_3_HIGH - RAM Packet 23, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_23_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_23_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_HEADER - <FONT COLOR=D08000>RAM Packet 24, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_24_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_0_LOW - RAM Packet 24, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_0_HIGH - RAM Packet 24, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_1_LOW - RAM Packet 24, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_1_HIGH - RAM Packet 24, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_2_LOW - RAM Packet 24, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_2_HIGH - RAM Packet 24, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_3_LOW - RAM Packet 24, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_24_SUBPACKET_3_HIGH - RAM Packet 24, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_24_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_24_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_HEADER - <FONT COLOR=D08000>RAM Packet 25, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_25_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_0_LOW - RAM Packet 25, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_0_HIGH - RAM Packet 25, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_1_LOW - RAM Packet 25, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_1_HIGH - RAM Packet 25, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_2_LOW - RAM Packet 25, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_2_HIGH - RAM Packet 25, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_3_LOW - RAM Packet 25, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_25_SUBPACKET_3_HIGH - RAM Packet 25, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_25_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_25_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_HEADER - <FONT COLOR=D08000>RAM Packet 26, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_26_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_0_LOW - RAM Packet 26, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_0_HIGH - RAM Packet 26, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_1_LOW - RAM Packet 26, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_1_HIGH - RAM Packet 26, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_2_LOW - RAM Packet 26, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_2_HIGH - RAM Packet 26, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_3_LOW - RAM Packet 26, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_26_SUBPACKET_3_HIGH - RAM Packet 26, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_26_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_26_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_HEADER - <FONT COLOR=D08000>RAM Packet 27, Header</FONT>
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_3_BCH_32_24_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_3_BCH_32_24_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_3_BCH_32_24_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_2_MASK            0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_2_SHIFT           16

/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_1_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_1_SHIFT           8

/* HDMI_RX_0 :: RAM_PACKET_27_HEADER :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_0_MASK            0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_HEADER_BYTE_0_SHIFT           0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_0_LOW - RAM Packet 27, Subpacket 0, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_0_HIGH - RAM Packet 27, Subpacket 0, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_0_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_0_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_1_LOW - RAM Packet 27, Subpacket 1, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_1_HIGH - RAM Packet 27, Subpacket 1, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_1_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_1_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_2_LOW - RAM Packet 27, Subpacket 2, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_2_HIGH - RAM Packet 27, Subpacket 2, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_2_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_2_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_3_LOW - RAM Packet 27, Subpacket 3, bytes 0-3
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_3 [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_3_MASK   0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_3_SHIFT  24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_2 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_2_MASK   0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_2_SHIFT  16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_1 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_1_MASK   0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_1_SHIFT  8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_LOW :: BYTE_0 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_0_MASK   0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_LOW_BYTE_0_SHIFT  0

/***************************************************************************
 *RAM_PACKET_27_SUBPACKET_3_HIGH - RAM Packet 27, Subpacket 3, bytes 4-7
 ***************************************************************************/
/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_7_BCH_64_56_PARITY [31:24] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_MASK 0xff000000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_7_BCH_64_56_PARITY_SHIFT 24

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_6 [23:16] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_6_MASK  0x00ff0000
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_6_SHIFT 16

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_5 [15:08] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_5_MASK  0x0000ff00
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_5_SHIFT 8

/* HDMI_RX_0 :: RAM_PACKET_27_SUBPACKET_3_HIGH :: BYTE_4 [07:00] */
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_4_MASK  0x000000ff
#define BCHP_HDMI_RX_0_RAM_PACKET_27_SUBPACKET_3_HIGH_BYTE_4_SHIFT 0

/***************************************************************************
 *TVG_CFG_0 - Test Video Generator Configuration Register 0
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_CFG_0 :: reserved0 [31:10] */
#define BCHP_HDMI_RX_0_TVG_CFG_0_reserved0_MASK                    0xfffffc00
#define BCHP_HDMI_RX_0_TVG_CFG_0_reserved0_SHIFT                   10

/* HDMI_RX_0 :: TVG_CFG_0 :: UNIQUIFY_PATTERN [09:09] */
#define BCHP_HDMI_RX_0_TVG_CFG_0_UNIQUIFY_PATTERN_MASK             0x00000200
#define BCHP_HDMI_RX_0_TVG_CFG_0_UNIQUIFY_PATTERN_SHIFT            9
#define BCHP_HDMI_RX_0_TVG_CFG_0_UNIQUIFY_PATTERN_DEFAULT          0

/* HDMI_RX_0 :: TVG_CFG_0 :: CONSTANT_NON_DE_PIXELS [08:08] */
#define BCHP_HDMI_RX_0_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_MASK       0x00000100
#define BCHP_HDMI_RX_0_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_SHIFT      8
#define BCHP_HDMI_RX_0_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_DEFAULT    0

/* HDMI_RX_0 :: TVG_CFG_0 :: reserved1 [07:07] */
#define BCHP_HDMI_RX_0_TVG_CFG_0_reserved1_MASK                    0x00000080
#define BCHP_HDMI_RX_0_TVG_CFG_0_reserved1_SHIFT                   7

/* HDMI_RX_0 :: TVG_CFG_0 :: PATTERN_SELECT [06:04] */
#define BCHP_HDMI_RX_0_TVG_CFG_0_PATTERN_SELECT_MASK               0x00000070
#define BCHP_HDMI_RX_0_TVG_CFG_0_PATTERN_SELECT_SHIFT              4
#define BCHP_HDMI_RX_0_TVG_CFG_0_PATTERN_SELECT_DEFAULT            0

/* HDMI_RX_0 :: TVG_CFG_0 :: reserved2 [03:02] */
#define BCHP_HDMI_RX_0_TVG_CFG_0_reserved2_MASK                    0x0000000c
#define BCHP_HDMI_RX_0_TVG_CFG_0_reserved2_SHIFT                   2

/* HDMI_RX_0 :: TVG_CFG_0 :: TEST_MODE [01:00] */
#define BCHP_HDMI_RX_0_TVG_CFG_0_TEST_MODE_MASK                    0x00000003
#define BCHP_HDMI_RX_0_TVG_CFG_0_TEST_MODE_SHIFT                   0
#define BCHP_HDMI_RX_0_TVG_CFG_0_TEST_MODE_DEFAULT                 0

/***************************************************************************
 *TVG_CFG_1 - Test Video Generator Configuration Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_CFG_1 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_TVG_CFG_1_reserved0_MASK                    0xe0000000
#define BCHP_HDMI_RX_0_TVG_CFG_1_reserved0_SHIFT                   29

/* HDMI_RX_0 :: TVG_CFG_1 :: NCO_STEP_SIZE [28:00] */
#define BCHP_HDMI_RX_0_TVG_CFG_1_NCO_STEP_SIZE_MASK                0x1fffffff
#define BCHP_HDMI_RX_0_TVG_CFG_1_NCO_STEP_SIZE_SHIFT               0
#define BCHP_HDMI_RX_0_TVG_CFG_1_NCO_STEP_SIZE_DEFAULT             123032917

/***************************************************************************
 *TVG_BAR_CFG - Test Video Generator Color Bar Configuration Register
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_reserved0_MASK                  0xff000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_reserved0_SHIFT                 24

/* HDMI_RX_0 :: TVG_BAR_CFG :: SHIFT [23:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_SHIFT_MASK                      0x00ff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_SHIFT_SHIFT                     16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_SHIFT_DEFAULT                   0

/* HDMI_RX_0 :: TVG_BAR_CFG :: SHIFT_DIR [15:15] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_SHIFT_DIR_MASK                  0x00008000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_SHIFT_DIR_SHIFT                 15
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_SHIFT_DIR_DEFAULT               0

/* HDMI_RX_0 :: TVG_BAR_CFG :: HORIZONTAL [14:14] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_HORIZONTAL_MASK                 0x00004000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_HORIZONTAL_SHIFT                14
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_HORIZONTAL_DEFAULT              0

/* HDMI_RX_0 :: TVG_BAR_CFG :: reserved1 [13:10] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_reserved1_MASK                  0x00003c00
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_reserved1_SHIFT                 10

/* HDMI_RX_0 :: TVG_BAR_CFG :: BAR_WIDTH [09:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_BAR_WIDTH_MASK                  0x000003ff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_BAR_WIDTH_SHIFT                 0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_BAR_WIDTH_DEFAULT               240

/***************************************************************************
 *TVG_BAR_CFG_0A - Test Video Generator Color Bar Configuration Register 0A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_0A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_0A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_CH2_DEFAULT                  3276

/* HDMI_RX_0 :: TVG_BAR_CFG_0A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_0A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0A_CH1_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_0B - Test Video Generator Color Bar Configuration Register 0B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_0B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_0B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_0B_CH0_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_1A - Test Video Generator Color Bar Configuration Register 1A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_1A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_1A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_CH2_DEFAULT                  3276

/* HDMI_RX_0 :: TVG_BAR_CFG_1A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_1A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1A_CH1_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_1B - Test Video Generator Color Bar Configuration Register 1B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_1B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_1B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_1B_CH0_DEFAULT                  0

/***************************************************************************
 *TVG_BAR_CFG_2A - Test Video Generator Color Bar Configuration Register 2A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_2A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_2A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_CH2_DEFAULT                  0

/* HDMI_RX_0 :: TVG_BAR_CFG_2A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_2A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2A_CH1_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_2B - Test Video Generator Color Bar Configuration Register 2B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_2B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_2B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_2B_CH0_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_3A - Test Video Generator Color Bar Configuration Register 3A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_3A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_3A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_CH2_DEFAULT                  0

/* HDMI_RX_0 :: TVG_BAR_CFG_3A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_3A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3A_CH1_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_3B - Test Video Generator Color Bar Configuration Register 3B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_3B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_3B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_3B_CH0_DEFAULT                  0

/***************************************************************************
 *TVG_BAR_CFG_4A - Test Video Generator Color Bar Configuration Register 4A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_4A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_4A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_CH2_DEFAULT                  3276

/* HDMI_RX_0 :: TVG_BAR_CFG_4A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_4A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4A_CH1_DEFAULT                  0

/***************************************************************************
 *TVG_BAR_CFG_4B - Test Video Generator Color Bar Configuration Register 4B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_4B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_4B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_4B_CH0_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_5A - Test Video Generator Color Bar Configuration Register 5A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_5A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_5A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_CH2_DEFAULT                  3276

/* HDMI_RX_0 :: TVG_BAR_CFG_5A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_5A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5A_CH1_DEFAULT                  0

/***************************************************************************
 *TVG_BAR_CFG_5B - Test Video Generator Color Bar Configuration Register 5B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_5B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_5B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_5B_CH0_DEFAULT                  0

/***************************************************************************
 *TVG_BAR_CFG_6A - Test Video Generator Color Bar Configuration Register 6A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_6A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_6A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_CH2_DEFAULT                  0

/* HDMI_RX_0 :: TVG_BAR_CFG_6A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_6A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6A_CH1_DEFAULT                  0

/***************************************************************************
 *TVG_BAR_CFG_6B - Test Video Generator Color Bar Configuration Register 6B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_6B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_6B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_6B_CH0_DEFAULT                  3276

/***************************************************************************
 *TVG_BAR_CFG_7A - Test Video Generator Color Bar Configuration Register 7A
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_7A :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_BAR_CFG_7A :: CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_CH2_MASK                     0x0fff0000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_CH2_SHIFT                    16
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_CH2_DEFAULT                  0

/* HDMI_RX_0 :: TVG_BAR_CFG_7A :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_reserved1_MASK               0x0000f000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_reserved1_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_7A :: CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_CH1_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_CH1_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7A_CH1_DEFAULT                  0

/***************************************************************************
 *TVG_BAR_CFG_7B - Test Video Generator Color Bar Configuration Register 7B
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_BAR_CFG_7B :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7B_reserved0_MASK               0xfffff000
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7B_reserved0_SHIFT              12

/* HDMI_RX_0 :: TVG_BAR_CFG_7B :: CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7B_CH0_MASK                     0x00000fff
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7B_CH0_SHIFT                    0
#define BCHP_HDMI_RX_0_TVG_BAR_CFG_7B_CH0_DEFAULT                  0

/***************************************************************************
 *TVG_PATTERN_CFG_0 - Test Video Generator Pattern Configuration Register 0
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_PATTERN_CFG_0 :: INIT_VAL [31:00] */
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_0_INIT_VAL_MASK             0xffffffff
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_0_INIT_VAL_SHIFT            0
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_0_INIT_VAL_DEFAULT          1

/***************************************************************************
 *TVG_PATTERN_CFG_1 - Test Video Generator Pattern Configuration Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_PATTERN_CFG_1 :: reserved0 [31:04] */
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_1_reserved0_MASK            0xfffffff0
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_1_reserved0_SHIFT           4

/* HDMI_RX_0 :: TVG_PATTERN_CFG_1 :: INIT_VAL_MSN [03:00] */
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_1_INIT_VAL_MSN_MASK         0x0000000f
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_1_INIT_VAL_MSN_SHIFT        0
#define BCHP_HDMI_RX_0_TVG_PATTERN_CFG_1_INIT_VAL_MSN_DEFAULT      0

/***************************************************************************
 *TVG_OUTPUT_REMAP - Test Video Generator Output Re-map Register
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_OUTPUT_REMAP :: reserved0 [31:12] */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_reserved0_MASK             0xfffff000
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_reserved0_SHIFT            12

/* HDMI_RX_0 :: TVG_OUTPUT_REMAP :: SEL_CH2_EVEN [11:10] */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_MASK          0x00000c00
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_SHIFT         10
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_DEFAULT       2

/* HDMI_RX_0 :: TVG_OUTPUT_REMAP :: SEL_CH2_ODD [09:08] */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH2_ODD_MASK           0x00000300
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH2_ODD_SHIFT          8
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH2_ODD_DEFAULT        2

/* HDMI_RX_0 :: TVG_OUTPUT_REMAP :: SEL_CH1_EVEN [07:06] */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_MASK          0x000000c0
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_SHIFT         6
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_DEFAULT       1

/* HDMI_RX_0 :: TVG_OUTPUT_REMAP :: SEL_CH1_ODD [05:04] */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH1_ODD_MASK           0x00000030
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH1_ODD_SHIFT          4
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH1_ODD_DEFAULT        1

/* HDMI_RX_0 :: TVG_OUTPUT_REMAP :: SEL_CH0_EVEN [03:02] */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_MASK          0x0000000c
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_SHIFT         2
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_DEFAULT       0

/* HDMI_RX_0 :: TVG_OUTPUT_REMAP :: SEL_CH0_ODD [01:00] */
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH0_ODD_MASK           0x00000003
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH0_ODD_SHIFT          0
#define BCHP_HDMI_RX_0_TVG_OUTPUT_REMAP_SEL_CH0_ODD_DEFAULT        0

/***************************************************************************
 *TVG_GRID_CFG_0 - Test Video Generator Grid Configuration Register 0
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_GRID_CFG_0 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_reserved0_SHIFT              28

/* HDMI_RX_0 :: TVG_GRID_CFG_0 :: HORZ_WIDTH [27:24] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_WIDTH_MASK              0x0f000000
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_WIDTH_SHIFT             24
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_WIDTH_DEFAULT           2

/* HDMI_RX_0 :: TVG_GRID_CFG_0 :: HORZ_PITCH [23:16] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_PITCH_MASK              0x00ff0000
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_PITCH_SHIFT             16
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_PITCH_DEFAULT           128

/* HDMI_RX_0 :: TVG_GRID_CFG_0 :: HORZ_OFFSET_2 [15:08] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_OFFSET_2_MASK           0x0000ff00
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_OFFSET_2_SHIFT          8
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_OFFSET_2_DEFAULT        64

/* HDMI_RX_0 :: TVG_GRID_CFG_0 :: HORZ_OFFSET_1 [07:00] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_OFFSET_1_MASK           0x000000ff
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_OFFSET_1_SHIFT          0
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_0_HORZ_OFFSET_1_DEFAULT        0

/***************************************************************************
 *TVG_GRID_CFG_1 - Test Video Generator Grid Configuration Register 0
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_GRID_CFG_1 :: VERT_SHIFT [31:28] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_SHIFT_MASK              0xf0000000
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_SHIFT_SHIFT             28
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_SHIFT_DEFAULT           0

/* HDMI_RX_0 :: TVG_GRID_CFG_1 :: VERT_WIDTH [27:24] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_WIDTH_MASK              0x0f000000
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_WIDTH_SHIFT             24
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_WIDTH_DEFAULT           2

/* HDMI_RX_0 :: TVG_GRID_CFG_1 :: VERT_PITCH [23:16] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_PITCH_MASK              0x00ff0000
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_PITCH_SHIFT             16
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_PITCH_DEFAULT           128

/* HDMI_RX_0 :: TVG_GRID_CFG_1 :: VERT_OFFSET_2 [15:08] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_OFFSET_2_MASK           0x0000ff00
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_OFFSET_2_SHIFT          8
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_OFFSET_2_DEFAULT        64

/* HDMI_RX_0 :: TVG_GRID_CFG_1 :: VERT_OFFSET_1 [07:00] */
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_OFFSET_1_MASK           0x000000ff
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_OFFSET_1_SHIFT          0
#define BCHP_HDMI_RX_0_TVG_GRID_CFG_1_VERT_OFFSET_1_DEFAULT        64

/***************************************************************************
 *TVG_3D_BAR_CFG_0 - Test Video Generator 3D Color Bar Configuration Register 0
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_3D_BAR_CFG_0 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_reserved0_MASK             0xff000000
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_reserved0_SHIFT            24

/* HDMI_RX_0 :: TVG_3D_BAR_CFG_0 :: REPEAT_COUNT [23:16] */
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_REPEAT_COUNT_MASK          0x00ff0000
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_REPEAT_COUNT_SHIFT         16
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_REPEAT_COUNT_DEFAULT       16

/* HDMI_RX_0 :: TVG_3D_BAR_CFG_0 :: LEFT_SHIFT [15:08] */
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_LEFT_SHIFT_MASK            0x0000ff00
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_LEFT_SHIFT_SHIFT           8
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_LEFT_SHIFT_DEFAULT         2

/* HDMI_RX_0 :: TVG_3D_BAR_CFG_0 :: RIGHT_SHIFT [07:00] */
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_MASK           0x000000ff
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_SHIFT          0
#define BCHP_HDMI_RX_0_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_DEFAULT        2

/***************************************************************************
 *TVG_FORMAT_CFG_0 - Test Video Generator Format Configuration Register 0
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_FORMAT_CFG_0 :: reserved0 [31:27] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_reserved0_MASK             0xf8000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_reserved0_SHIFT            27

/* HDMI_RX_0 :: TVG_FORMAT_CFG_0 :: HBP [26:16] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_HBP_MASK                   0x07ff0000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_HBP_SHIFT                  16
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_HBP_DEFAULT                144

/* HDMI_RX_0 :: TVG_FORMAT_CFG_0 :: reserved1 [15:11] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_reserved1_MASK             0x0000f800
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_reserved1_SHIFT            11

/* HDMI_RX_0 :: TVG_FORMAT_CFG_0 :: HSP [10:00] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_HSP_MASK                   0x000007ff
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_HSP_SHIFT                  0
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_0_HSP_DEFAULT                44

/***************************************************************************
 *TVG_FORMAT_CFG_1 - Test Video Generator Format Configuration Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_FORMAT_CFG_1 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_reserved0_MASK             0xe0000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_reserved0_SHIFT            29

/* HDMI_RX_0 :: TVG_FORMAT_CFG_1 :: HFP [28:16] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_HFP_MASK                   0x1fff0000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_HFP_SHIFT                  16
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_HFP_DEFAULT                88

/* HDMI_RX_0 :: TVG_FORMAT_CFG_1 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_reserved1_MASK             0x0000c000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_reserved1_SHIFT            14

/* HDMI_RX_0 :: TVG_FORMAT_CFG_1 :: HAP [13:00] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_HAP_MASK                   0x00003fff
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_HAP_SHIFT                  0
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_1_HAP_DEFAULT                1920

/***************************************************************************
 *TVG_FORMAT_CFG_2 - Test Video Generator Format Configuration Register 2
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: HSP_POL [31:31] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_HSP_POL_MASK               0x80000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_HSP_POL_SHIFT              31
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_HSP_POL_DEFAULT            1

/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: VSP_POL [30:30] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VSP_POL_MASK               0x40000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VSP_POL_SHIFT              30
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VSP_POL_DEFAULT            1

/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: reserved0 [29:29] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_reserved0_MASK             0x20000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_reserved0_SHIFT            29

/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: VBP_1 [28:20] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VBP_1_MASK                 0x1ff00000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VBP_1_SHIFT                20
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VBP_1_DEFAULT              36

/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: reserved1 [19:15] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_reserved1_MASK             0x000f8000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_reserved1_SHIFT            15

/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: VSP_1 [14:10] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VSP_1_MASK                 0x00007c00
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VSP_1_SHIFT                10
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VSP_1_DEFAULT              5

/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: reserved2 [09:07] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_reserved2_MASK             0x00000380
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_reserved2_SHIFT            7

/* HDMI_RX_0 :: TVG_FORMAT_CFG_2 :: VFP_1 [06:00] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VFP_1_MASK                 0x0000007f
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VFP_1_SHIFT                0
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_2_VFP_1_DEFAULT              4

/***************************************************************************
 *TVG_FORMAT_CFG_3 - Test Video Generator Format Configuration Register 3
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_FORMAT_CFG_3 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_reserved0_MASK             0xc0000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_reserved0_SHIFT            30

/* HDMI_RX_0 :: TVG_FORMAT_CFG_3 :: VSP_OFFSET_1 [29:16] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_VSP_OFFSET_1_MASK          0x3fff0000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_VSP_OFFSET_1_SHIFT         16
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_VSP_OFFSET_1_DEFAULT       0

/* HDMI_RX_0 :: TVG_FORMAT_CFG_3 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_reserved1_MASK             0x0000e000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_reserved1_SHIFT            13

/* HDMI_RX_0 :: TVG_FORMAT_CFG_3 :: VAL_1 [12:00] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_VAL_1_MASK                 0x00001fff
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_VAL_1_SHIFT                0
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_3_VAL_1_DEFAULT              1080

/***************************************************************************
 *TVG_FORMAT_CFG_4 - Test Video Generator Format Configuration Register 4
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_FORMAT_CFG_4 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_reserved0_MASK             0xe0000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_reserved0_SHIFT            29

/* HDMI_RX_0 :: TVG_FORMAT_CFG_4 :: VBP_2 [28:20] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VBP_2_MASK                 0x1ff00000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VBP_2_SHIFT                20
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VBP_2_DEFAULT              36

/* HDMI_RX_0 :: TVG_FORMAT_CFG_4 :: reserved1 [19:15] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_reserved1_MASK             0x000f8000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_reserved1_SHIFT            15

/* HDMI_RX_0 :: TVG_FORMAT_CFG_4 :: VSP_2 [14:10] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VSP_2_MASK                 0x00007c00
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VSP_2_SHIFT                10
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VSP_2_DEFAULT              5

/* HDMI_RX_0 :: TVG_FORMAT_CFG_4 :: reserved2 [09:07] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_reserved2_MASK             0x00000380
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_reserved2_SHIFT            7

/* HDMI_RX_0 :: TVG_FORMAT_CFG_4 :: VFP_2 [06:00] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VFP_2_MASK                 0x0000007f
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VFP_2_SHIFT                0
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_4_VFP_2_DEFAULT              4

/***************************************************************************
 *TVG_FORMAT_CFG_5 - Test Video Generator Format Configuration Register 5
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_FORMAT_CFG_5 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_reserved0_MASK             0xc0000000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_reserved0_SHIFT            30

/* HDMI_RX_0 :: TVG_FORMAT_CFG_5 :: VSP_OFFSET_2 [29:16] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_VSP_OFFSET_2_MASK          0x3fff0000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_VSP_OFFSET_2_SHIFT         16
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_VSP_OFFSET_2_DEFAULT       0

/* HDMI_RX_0 :: TVG_FORMAT_CFG_5 :: reserved1 [15:13] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_reserved1_MASK             0x0000e000
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_reserved1_SHIFT            13

/* HDMI_RX_0 :: TVG_FORMAT_CFG_5 :: VAL_2 [12:00] */
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_VAL_2_MASK                 0x00001fff
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_VAL_2_SHIFT                0
#define BCHP_HDMI_RX_0_TVG_FORMAT_CFG_5_VAL_2_DEFAULT              1080

/***************************************************************************
 *TVG_3D_CFG_0 - Test Video Generator 3D Configuration Register 0
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_3D_CFG_0 :: reserved0 [31:29] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_reserved0_MASK                 0xe0000000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_reserved0_SHIFT                29

/* HDMI_RX_0 :: TVG_3D_CFG_0 :: MASK_DE_IN_ACTIVE_SPACE [28:28] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_MASK   0x10000000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_SHIFT  28
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_DEFAULT 0

/* HDMI_RX_0 :: TVG_3D_CFG_0 :: ACTIVE_SPACE_OFFSET [27:15] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_MASK       0x0fff8000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_SHIFT      15
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_DEFAULT    0

/* HDMI_RX_0 :: TVG_3D_CFG_0 :: reserved1 [14:13] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_reserved1_MASK                 0x00006000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_reserved1_SHIFT                13

/* HDMI_RX_0 :: TVG_3D_CFG_0 :: ACTIVE_SPACE_SIZE [12:00] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_MASK         0x00001fff
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_SHIFT        0
#define BCHP_HDMI_RX_0_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_DEFAULT      0

/***************************************************************************
 *TVG_3D_CFG_1 - Test Video Generator 3D Configuration Register 1
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_3D_CFG_1 :: reserved0 [31:28] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_reserved0_MASK                 0xf0000000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_reserved0_SHIFT                28

/* HDMI_RX_0 :: TVG_3D_CFG_1 :: ACTIVE_SPACE_CH2 [27:16] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_MASK          0x0fff0000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_SHIFT         16
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_DEFAULT       0

/* HDMI_RX_0 :: TVG_3D_CFG_1 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_reserved1_MASK                 0x0000f000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_reserved1_SHIFT                12

/* HDMI_RX_0 :: TVG_3D_CFG_1 :: ACTIVE_SPACE_CH1 [11:00] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_MASK          0x00000fff
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_SHIFT         0
#define BCHP_HDMI_RX_0_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_DEFAULT       0

/***************************************************************************
 *TVG_3D_CFG_2 - Test Video Generator 3D Configuration Register 2
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_3D_CFG_2 :: reserved0 [31:19] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_reserved0_MASK                 0xfff80000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_reserved0_SHIFT                19

/* HDMI_RX_0 :: TVG_3D_CFG_2 :: LEFTP_RIGHTN_3D_REPEAT [18:16] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_MASK    0x00070000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_SHIFT   16
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_DEFAULT 0

/* HDMI_RX_0 :: TVG_3D_CFG_2 :: reserved1 [15:12] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_reserved1_MASK                 0x0000f000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_reserved1_SHIFT                12

/* HDMI_RX_0 :: TVG_3D_CFG_2 :: ACTIVE_SPACE_CH0 [11:00] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_MASK          0x00000fff
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_SHIFT         0
#define BCHP_HDMI_RX_0_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_DEFAULT       0

/***************************************************************************
 *TVG_3D_CFG_3 - Test Video Generator 3D Configuration Register 3
 ***************************************************************************/
/* HDMI_RX_0 :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_POL [31:31] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_MASK       0x80000000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_SHIFT      31
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_DEFAULT    1

/* HDMI_RX_0 :: TVG_3D_CFG_3 :: reserved0 [30:30] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_reserved0_MASK                 0x40000000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_reserved0_SHIFT                30

/* HDMI_RX_0 :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_OFFSET [29:16] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_MASK    0x3fff0000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_SHIFT   16
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_DEFAULT 0

/* HDMI_RX_0 :: TVG_3D_CFG_3 :: reserved1 [15:14] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_reserved1_MASK                 0x0000c000
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_reserved1_SHIFT                14

/* HDMI_RX_0 :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_WIDTH [13:00] */
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_MASK     0x00003fff
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_SHIFT    0
#define BCHP_HDMI_RX_0_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_DEFAULT  0

/***************************************************************************
 *CRC_CHECK_CFG_0 - CRC Checker Configuration 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: reserved0 [31:02] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_reserved0_MASK              0xfffffffc
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_reserved0_SHIFT             2

/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK   0x00000002
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT  1
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0

/* HDMI_RX_0 :: CRC_CHECK_CFG_0 :: RESET_MODE [00:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_RESET_MODE_MASK             0x00000001
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_RESET_MODE_SHIFT            0
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_0_RESET_MODE_DEFAULT          0

/***************************************************************************
 *CRC_CHECK_CFG_1 - Checker Configuration 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK     0xffff0000
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT    16
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT  1

/* HDMI_RX_0 :: CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK      0x0000ffff
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT     0
#define BCHP_HDMI_RX_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT   1

/***************************************************************************
 *CRC_CHECK_CTL - CRC Checker Control
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_reserved0_MASK                0xffffffe0
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_reserved0_SHIFT               5

/* HDMI_RX_0 :: CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK          0x00000010
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT         4
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT       0

/* HDMI_RX_0 :: CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK          0x00000008
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT         3
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT       0

/* HDMI_RX_0 :: CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK       0x00000004
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT      2
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT    0

/* HDMI_RX_0 :: CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_SAVE_CRC_MASK                 0x00000002
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_SAVE_CRC_SHIFT                1
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_SAVE_CRC_DEFAULT              0

/* HDMI_RX_0 :: CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_ENABLE_CRC_MASK               0x00000001
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_ENABLE_CRC_SHIFT              0
#define BCHP_HDMI_RX_0_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT            1

/***************************************************************************
 *CRC_CHECK_STATUS_0 - CRC Checker Status 0
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: CRC_ERR_B [31:31] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_B_MASK           0x80000000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_B_SHIFT          31

/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: CRC_ERR_A [30:30] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_A_MASK           0x40000000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_ERR_A_SHIFT          30

/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: reserved0 [29:16] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_reserved0_MASK           0x3fff0000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_reserved0_SHIFT          16

/* HDMI_RX_0 :: CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_VALUE_MASK           0x0000ffff
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT          0

/***************************************************************************
 *CRC_CHECK_STATUS_1 - CRC Checker Status 1
 ***************************************************************************/
/* HDMI_RX_0 :: CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_reserved0_MASK           0xff000000
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_reserved0_SHIFT          24

/* HDMI_RX_0 :: CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK   0x00ffffff
#define BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT  0

/***************************************************************************
 *SPARE_REGISTER_BITS - Spare Bits For ECO's
 ***************************************************************************/
/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_31 [31:31] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_31_MASK   0x80000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_31_SHIFT  31
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_31_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_30 [30:30] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_30_MASK   0x40000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_30_SHIFT  30
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_30_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_29 [29:29] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_29_MASK   0x20000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_29_SHIFT  29
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_29_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_28 [28:28] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_28_MASK   0x10000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_28_SHIFT  28
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_28_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_27 [27:27] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_27_MASK   0x08000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_27_SHIFT  27
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_27_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_26 [26:26] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_26_MASK   0x04000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_26_SHIFT  26
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_26_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_25 [25:25] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_25_MASK   0x02000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_25_SHIFT  25
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_25_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_24 [24:24] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_24_MASK   0x01000000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_24_SHIFT  24
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_24_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_23 [23:23] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_23_MASK   0x00800000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_23_SHIFT  23
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_23_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_22 [22:22] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_22_MASK   0x00400000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_22_SHIFT  22
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_22_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_21 [21:21] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_21_MASK   0x00200000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_21_SHIFT  21
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_21_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_20 [20:20] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_20_MASK   0x00100000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_20_SHIFT  20
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_20_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_19 [19:19] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_19_MASK   0x00080000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_19_SHIFT  19
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_19_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_18 [18:18] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_18_MASK   0x00040000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_18_SHIFT  18
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_18_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_17 [17:17] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_17_MASK   0x00020000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_17_SHIFT  17
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_17_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_16 [16:16] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_16_MASK   0x00010000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_16_SHIFT  16
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_16_DEFAULT 1

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_15 [15:15] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_15_MASK   0x00008000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_15_SHIFT  15
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_15_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_14 [14:14] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_14_MASK   0x00004000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_14_SHIFT  14
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_14_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_13 [13:13] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_13_MASK   0x00002000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_13_SHIFT  13
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_13_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_12 [12:12] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_12_MASK   0x00001000
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_12_SHIFT  12
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_12_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_11 [11:11] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_11_MASK   0x00000800
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_11_SHIFT  11
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_11_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_10 [10:10] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_10_MASK   0x00000400
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_10_SHIFT  10
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_10_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_9 [09:09] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_9_MASK    0x00000200
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_9_SHIFT   9
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_9_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_8 [08:08] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_8_MASK    0x00000100
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_8_SHIFT   8
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_8_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_7 [07:07] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_7_MASK    0x00000080
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_7_SHIFT   7
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_7_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_6 [06:06] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_6_MASK    0x00000040
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_6_SHIFT   6
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_6_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_5 [05:05] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_5_MASK    0x00000020
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_5_SHIFT   5
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_5_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_4 [04:04] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_4_MASK    0x00000010
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_4_SHIFT   4
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_4_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_3 [03:03] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_3_MASK    0x00000008
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_3_SHIFT   3
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_3_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_2 [02:02] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_2_MASK    0x00000004
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_2_SHIFT   2
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_2_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_1 [01:01] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_1_MASK    0x00000002
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_1_SHIFT   1
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_1_DEFAULT 0

/* HDMI_RX_0 :: SPARE_REGISTER_BITS :: HDMI_RX_SPARE_0 [00:00] */
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_0_MASK    0x00000001
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_0_SHIFT   0
#define BCHP_HDMI_RX_0_SPARE_REGISTER_BITS_HDMI_RX_SPARE_0_DEFAULT 0

#endif /* #ifndef BCHP_HDMI_RX_0_H__ */

/* End of File */
