// Seed: 897508570
module module_0;
  assign module_2.id_11 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11,
    input supply1 id_12,
    output wire id_13,
    input wor id_14,
    output supply1 id_15,
    input wand id_16,
    output wire id_17,
    input wand id_18,
    output tri id_19,
    output wire id_20,
    output tri id_21,
    input wire id_22,
    output tri0 id_23,
    input supply0 id_24,
    output wire id_25,
    output wor id_26
);
  final $clog2(14);
  ;
  logic id_28;
  ;
  module_0 modCall_1 ();
endmodule
