
---------- Begin Simulation Statistics ----------
final_tick                               14067256179816                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148893                       # Simulator instruction rate (inst/s)
host_mem_usage                               17196544                       # Number of bytes of host memory used
host_op_rate                                   239892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4439.96                       # Real time elapsed on the host
host_tick_rate                                9972456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   661078581                       # Number of instructions simulated
sim_ops                                    1065112617                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044277                       # Number of seconds simulated
sim_ticks                                 44277319359                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12462382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         9693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24925785                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         9693                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        3     14.29%     14.29% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     19.05%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     23.81%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     66.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  6     28.57%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           86                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      3250645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      6476328                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          356                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     73.08%     73.08% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     26.92%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          112                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       140805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          671                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       282492                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          671                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  14                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu2.num_int_insts                          28                       # number of integer instructions
system.cpu2.num_int_register_reads                 70                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                29                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       5     17.86%     96.43% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      3.57%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        28                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        18515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        37852                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  27                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     92.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1830911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3676318                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       706178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1489966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          3074788                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         2912724                       # number of cc regfile writes
system.switch_cpus0.committedInsts           80411252                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            100292728                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.653561                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.653561                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        134547317                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        75807255                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 419199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          217                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          863148                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.754896                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            44877954                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           6133721                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           3086                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     38675645                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      6134186                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    100308984                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     38744233                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          538                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    100374672                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          1331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     15480287                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles           973                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     15495493                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          762                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        111093150                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            100305308                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655715                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         72845422                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.754374                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             100305410                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        97567169                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17353080                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.604756                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.604756                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           46      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     16919875     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       363895      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       269552      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       161729      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     21108338     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        26954      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       148434      0.15%     38.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        40432      0.04%     38.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     16457871     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      8945539      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1065338      1.06%     65.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     29798789     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5068421      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     100375213                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       82257679                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    163492735                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     81185511                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     81199879                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1493627                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014880                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          10910      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd          128      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        88181      5.90%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        447814     29.98%     36.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14244      0.95%     37.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       865517     57.95%     95.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        66833      4.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      19611115                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    171297038                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     19119797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     19126113                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         100308984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        100375213                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        16246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           31                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        10178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    132545692                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.757288                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.391083                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     88982680     67.13%     67.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18487046     13.95%     81.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9902896      7.47%     88.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5723760      4.32%     92.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5031766      3.80%     96.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2631342      1.99%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1108496      0.84%     99.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       445303      0.34%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       232403      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    132545692                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.754900                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        75055                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         5340                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     38675645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      6134186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       50391829                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               132964891                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  71511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        147209063                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        59955809                       # number of cc regfile writes
system.switch_cpus1.committedInsts           97195814                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            167441989                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.368010                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.368010                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  10313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2282270                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        38903798                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.011553                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            66453467                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          13856367                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       47410333                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     60429477                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        81314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     15641970                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    305093868                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     52597100                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6868098                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    267465922                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        235651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      4451174                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2207575                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      4916277                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         6635                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1246852                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1035418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        279458987                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            264235290                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655311                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        183132538                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.987256                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             266043689                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       383134135                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      214829075                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.730989                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.730989                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       113383      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    203898461     74.32%     74.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       278211      0.10%     74.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       704985      0.26%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     54923846     20.02%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     14415142      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     274334028                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            5292722                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019293                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4667216     88.18%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        577186     10.91%     99.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        48320      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     279513367                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    687929643                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    264235290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    442751954                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         305093868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        274334028                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    137651833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1014295                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    146592483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    132954578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.063367                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.800572                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     74417271     55.97%     55.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8847477      6.65%     62.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5968963      4.49%     67.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4096860      3.08%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6053394      4.55%     74.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7930877      5.97%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      9547234      7.18%     87.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      8633336      6.49%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7459166      5.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    132954578                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.063207                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5670950                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1809228                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     60429477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15641970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      144085853                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               132964891                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        100282397                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       235466369                       # number of cc regfile writes
system.switch_cpus2.committedInsts          233471451                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            312275271                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.569512                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.569512                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads             2184                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             276                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  67858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        91921                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         9329765                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.371773                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            69811955                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          14282920                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       14618500                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     56005283                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     14552407                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    318159112                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     55529035                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       220610                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    315362500                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         16025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       273520                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         91917                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       317378                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6533                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        46884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        45037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        525349821                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            315202206                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.520764                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        273583274                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.370567                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             315294787                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       622604997                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      292368605                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.755888                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.755888                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       679976      0.22%      0.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    243514134     77.16%     77.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1443557      0.46%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           60      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           31      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           17      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc           46      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            9      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt           50      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           11      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult           13      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            2      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     55625313     17.63%     95.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     14318032      4.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead           30      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite         1830      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     315583111                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses           2086                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads         4155                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2066                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes         2245                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1177847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003732                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         608148     51.63%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        402884     34.21%     85.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       166798     14.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     316078896                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    765258229                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    315200140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    324046953                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         318159112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        315583111                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5883759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        21283                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9066460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    132897033                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.374644                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906089                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     24633757     18.54%     18.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24735029     18.61%     37.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     31259361     23.52%     60.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     16220019     12.20%     72.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     14639440     11.02%     83.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12289865      9.25%     93.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5383896      4.05%     97.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      2526486      1.90%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1209180      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    132897033                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.373432                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2044163                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       605003                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     56005283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     14552407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       88429991                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               132964891                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        245232590                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       242351200                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            485102529                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.531860                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.531860                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            30110                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           30167                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 239654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2506033                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        47380108                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.271905                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           161318453                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          44123590                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15078173                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    126629255                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        21754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     50642326                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    613260984                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    117194863                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6993445                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    568013401                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            40                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         6189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2081159                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         6253                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        42892                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1251759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1254274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        642335963                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            564747530                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.662192                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        425349691                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.247343                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             566952613                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       825619094                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      476526248                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.880196                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.880196                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1124035      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    405154560     70.46%     70.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3873767      0.67%     71.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       114977      0.02%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    119729676     20.82%     92.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     44949438      7.82%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        30245      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        30151      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     575006849                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses          87760                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       148173                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        60163                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes        62288                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           18739049                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.032589                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       12605679     67.27%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       5085821     27.14%     94.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1020185      5.44%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        11988      0.06%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        15376      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     592534103                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1302894407                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    564687367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    741398801                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         613260984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        575006849                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    128158369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1564599                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    164273494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    132725237                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.332310                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.808041                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27204713     20.50%     20.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4241508      3.20%     23.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5763210      4.34%     28.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9128957      6.88%     34.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13067371      9.85%     44.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14667825     11.05%     55.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21635501     16.30%     72.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19698781     14.84%     86.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17317371     13.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    132725237                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.324501                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     24203536                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     14380453                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    126629255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     50642326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      269531240                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               132964891                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     38177003                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38177004                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     38177003                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38177004                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      6421030                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6421038                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6421030                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6421038                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  60291440296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  60291440296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  60291440296                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  60291440296                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     44598033                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44598042                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     44598033                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44598042                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.888889                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143976                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143976                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.888889                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143976                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143976                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  9389.683633                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9389.671934                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  9389.683633                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9389.671934                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        19384                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          499                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             9503                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.039777                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   166.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5885348                       # number of writebacks
system.cpu0.dcache.writebacks::total          5885348                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       535177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       535177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       535177                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       535177                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      5885853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5885853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      5885853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5885853                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55578885568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55578885568                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  55578885568                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  55578885568                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131976                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131976                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131976                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131976                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  9442.791991                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9442.791991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  9442.791991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9442.791991                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5885348                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32445761                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32445762                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            7                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6019288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6019295                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  54042336900                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  54042336900                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     38465049                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     38465057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.875000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156487                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156487                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  8978.194248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8978.183807                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       534996                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       534996                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      5484292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5484292                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  49464576909                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  49464576909                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  9019.318612                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9019.318612                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      5731242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5731242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       401742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       401743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   6249103396                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6249103396                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      6132984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6132985                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15555.016394                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15554.977675                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       401561                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       401561                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   6114308659                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6114308659                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065476                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15226.350813                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15226.350813                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.337323                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44062866                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5885860                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.486224                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.147441                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.189882                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000288                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998418                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998706                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          241                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        362670196                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       362670196                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1607886                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1607911                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1607886                       # number of overall hits
system.cpu0.icache.overall_hits::total        1607911                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      6577798                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       6577801                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      6577798                       # number of overall misses
system.cpu0.icache.overall_misses::total      6577801                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  33183047403                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  33183047403                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  33183047403                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  33183047403                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           28                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      8185684                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8185712                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           28                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      8185684                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8185712                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.107143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803573                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803571                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.107143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803573                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803571                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5044.704535                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5044.702235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5044.704535                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5044.702235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      6577033                       # number of writebacks
system.cpu0.icache.writebacks::total          6577033                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          258                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          258                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      6577540                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      6577540                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      6577540                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      6577540                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  30991314996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  30991314996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  30991314996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  30991314996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803542                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803539                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803542                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803539                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4711.687804                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4711.687804                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4711.687804                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4711.687804                       # average overall mshr miss latency
system.cpu0.icache.replacements               6577033                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1607886                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1607911                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      6577798                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      6577801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  33183047403                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  33183047403                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      8185684                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8185712                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803573                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803571                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5044.704535                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5044.702235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          258                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      6577540                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      6577540                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  30991314996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  30991314996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803539                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4711.687804                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4711.687804                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.684345                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8185453                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          6577542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244455                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.003819                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.680526                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000007                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993517                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993524                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         72063238                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        72063238                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       12061840                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       510453                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     12256466                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        401562                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       401562                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     12061841                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     19732118                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     17657070                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           37389188                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    841892800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    753357312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1595250112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       304538                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               19490432                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      12767942                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000759                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.027545                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            12758247     99.92%     99.92% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                9695      0.08%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        12767942                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16600228488                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          37.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     6622294969                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     5882412989                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         13.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      6576715                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      5587640                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       12164355                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      6576715                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      5587640                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      12164355                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          825                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       298212                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       299048                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          825                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       298212                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       299048                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     68159439                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  23509748718                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  23577908157                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     68159439                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  23509748718                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  23577908157                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      6577540                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      5885852                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12463403                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      6577540                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      5885852                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12463403                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.050666                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.023994                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.050666                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.023994                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 82617.501818                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 78835.689771                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 78843.223018                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 82617.501818                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 78835.689771                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 78843.223018                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       304538                       # number of writebacks
system.cpu0.l2cache.writebacks::total          304538                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          825                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       298211                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       299036                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          825                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       298211                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       299036                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     67884714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  23410349217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  23478233931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     67884714                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  23410349217                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  23478233931                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.050666                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.023993                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.050666                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.023993                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82284.501818                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 78502.634769                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 78513.068430                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82284.501818                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 78502.634769                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 78513.068430                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               304538                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       450033                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       450033                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       450033                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       450033                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12012346                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12012346                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12012346                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12012346                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       340977                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       340977                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        60584                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        60585                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   4303227798                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   4303227798                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       401561                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       401562                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.150871                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.150873                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 71029.113264                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 71027.940876                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        60584                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        60584                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4283053326                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   4283053326                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.150871                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.150871                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70696.113264                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 70696.113264                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      6576715                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      5246663                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     11823378                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            7                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          825                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       237628                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       238463                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     68159439                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  19206520920                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  19274680359                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      6577540                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      5484291                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     12061841                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.043329                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.019770                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 82617.501818                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 80826.000808                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80828.809329                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          825                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       237627                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       238452                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     67884714                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  19127295891                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  19195180605                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.043329                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019769                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 82284.501818                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 80492.940158                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80499.138632                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4080.779297                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24925782                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          308634                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           80.761621                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   256.093315                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.097910                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.095911                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   243.922249                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3580.569912                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.062523                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000024                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.059551                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.874163                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996284                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2609                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          522                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       399121162                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      399121162                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  44277308703                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29855.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29855.numOps                      0                       # Number of Ops committed
system.cpu0.thread29855.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     48606194                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48606196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     48606194                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48606196                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4553731                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4553736                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4553734                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4553739                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 137353800042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 137353800042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 137353800042                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 137353800042                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     53159925                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     53159932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     53159928                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     53159935                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.714286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.085661                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085661                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.714286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.085661                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085661                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30162.914771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30162.881652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30162.894899                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30162.861781                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          399                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    39.900000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3225087                       # number of writebacks
system.cpu1.dcache.writebacks::total          3225087                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1302627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1302627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1302627                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1302627                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      3251104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3251104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      3251106                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3251106                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  72285906735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  72285906735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  72286029279                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  72286029279                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061157                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22234.264648                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22234.264648                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22234.288663                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22234.288663                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3225087                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     39730234                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39730236                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4134612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4134617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 132300339561                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 132300339561                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     43864846                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43864853                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.714286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.094258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.094258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 31998.247855                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31998.209160                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1302553                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1302553                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2832059                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2832059                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  67372246314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  67372246314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23789.139391                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23789.139391                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      8875960                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8875960                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       419119                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       419119                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5053460481                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5053460481                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9295079                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9295079                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.045090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12057.340471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12057.340471                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       419045                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       419045                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4913660421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4913660421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.045082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11725.853837                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11725.853837                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       122544                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       122544                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        61272                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        61272                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.899881                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           51876159                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3225599                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.082644                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.007853                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.892028                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999789                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999804                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        428505079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       428505079                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            2                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     41552233                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        41552251                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     41552233                       # number of overall hits
system.cpu1.icache.overall_hits::total       41552251                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          150                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          150                       # number of overall misses
system.cpu1.icache.overall_misses::total          152                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     10817505                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10817505                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     10817505                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10817505                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     41552383                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     41552403                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     41552383                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     41552403                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 72116.700000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71167.796053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 72116.700000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71167.796053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           68                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           68                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7123869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7123869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7123869                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7123869                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86876.451220                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86876.451220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86876.451220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86876.451220                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     41552233                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       41552251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          150                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     10817505                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10817505                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     41552383                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     41552403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 72116.700000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71167.796053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           68                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7123869                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7123869                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 86876.451220                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86876.451220                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           82.068452                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           41552335                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               84                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         494670.654762                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    80.068452                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.156384                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.160290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        332419308                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       332419308                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2832149                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2118832                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2565863                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        25558                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        25558                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        393534                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       393534                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2832149                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          168                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      9727401                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            9727569                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    412843904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           412849280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1459608                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               93414912                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4710849                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000094                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009686                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4710407     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 442      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4710849                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      4304522835                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           9.7                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          81918                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     3230879220                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1762167                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1762167                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1762167                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1762167                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           82                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1463427                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1463516                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           82                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1463427                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1463516                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7067925                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  63036360873                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  63043428798                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7067925                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  63036360873                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  63043428798                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           82                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      3225594                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      3225683                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           82                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      3225594                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      3225683                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.453692                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.453707                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.453692                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.453707                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 86194.207317                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 43074.482617                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 43076.692566                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 86194.207317                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 43074.482617                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 43076.692566                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1459607                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1459607                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1463427                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1463509                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1463427                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1463509                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7040619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  62549039682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  62556080301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7040619                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  62549039682                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  62556080301                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.453692                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.453705                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.453692                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.453705                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85861.207317                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 42741.482617                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 42743.898603                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85861.207317                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 42741.482617                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 42743.898603                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1459607                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1782646                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1782646                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1782646                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1782646                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1442355                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1442355                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1442355                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1442355                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        25558                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        25558                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        25558                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        25558                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       198503                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       198503                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       195031                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       195031                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   3744793458                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   3744793458                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       393534                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       393534                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.495589                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.495589                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19201.016546                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19201.016546                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       195031                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       195031                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3679848135                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   3679848135                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.495589                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.495589                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18868.016546                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18868.016546                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1563664                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1563664                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1268396                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1268485                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7067925                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  59291567415                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  59298635340                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2832060                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2832149                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.447870                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.447888                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86194.207317                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 46745.312517                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 46747.604694                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1268396                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1268478                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7040619                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  58869191547                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  58876232166                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.447870                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.447885                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 85861.207317                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 46412.312517                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 46414.862667                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4089.696309                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           6476242                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1463703                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.424560                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.667089                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005540                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.008832                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.299989                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4088.714858                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000163                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000073                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.998461                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          266                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3602                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       105083575                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      105083575                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  44277308703                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29855.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29855.numOps                      0                       # Number of Ops committed
system.cpu1.thread29855.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     67567223                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        67567226                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67567223                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67567226                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       154751                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154754                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       154751                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154754                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   7469602920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7469602920                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   7469602920                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7469602920                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     67721974                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     67721980                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     67721974                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     67721980                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002285                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002285                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002285                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002285                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 48268.527635                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48267.591920                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 48268.527635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48267.591920                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       140780                       # number of writebacks
system.cpu2.dcache.writebacks::total           140780                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        13451                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13451                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        13451                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13451                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       141300                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       141300                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       141300                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       141300                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7086237669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7086237669                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   7086237669                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7086237669                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002086                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002086                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 50150.301975                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50150.301975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 50150.301975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50150.301975                       # average overall mshr miss latency
system.cpu2.dcache.replacements                140780                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     53566496                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       53566499                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       151894                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       151896                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   7249447296                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7249447296                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     53718390                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53718395                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.400000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.002828                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002828                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 47727.015524                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47726.387107                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        13451                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13451                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       138443                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       138443                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6867033426                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6867033426                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002577                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 49601.882551                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 49601.882551                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     14000727                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14000727                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         2857                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2858                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    220155624                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    220155624                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14003584                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14003585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 77058.321316                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77031.358992                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         2857                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2857                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    219204243                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    219204243                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 76725.321316                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76725.321316                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.125279                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           67708530                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           141292                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           479.209934                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.018342                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.106937                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000036                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998256                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        541917132                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       541917132                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     13492944                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13492962                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     13492944                       # number of overall hits
system.cpu2.icache.overall_hits::total       13492962                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          460                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           462                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          460                       # number of overall misses
system.cpu2.icache.overall_misses::total          462                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     50350266                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     50350266                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     50350266                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     50350266                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     13493404                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13493424                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     13493404                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13493424                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 109457.100000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 108983.259740                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 109457.100000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 108983.259740                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu2.icache.writebacks::total               14                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           67                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          393                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          393                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     43110513                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43110513                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     43110513                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43110513                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 109695.961832                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 109695.961832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 109695.961832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 109695.961832                       # average overall mshr miss latency
system.cpu2.icache.replacements                    14                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     13492944                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13492962                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          460                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          462                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     50350266                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     50350266                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     13493404                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13493424                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 109457.100000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 108983.259740                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          393                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     43110513                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43110513                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 109695.961832                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 109695.961832                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          330.531551                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13493357                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              395                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         34160.397468                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   328.531551                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.641663                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.645569                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        107947787                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       107947787                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         138840                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty         5581                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       212491                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq           11                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp           11                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          2847                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         2847                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       138840                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          804                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       423386                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             424190                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        26176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     18052608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            18078784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        77278                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                4945792                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        218976                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003576                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059691                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              218193     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 783      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          218976                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       187836975                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         392607                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      141151374                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            7                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data        60528                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          60535                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            7                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data        60528                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         60535                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          386                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        80761                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        81152                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          386                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        80761                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        81152                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     42820803                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   6761614284                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   6804435087                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     42820803                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   6761614284                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   6804435087                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          393                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       141289                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       141687                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          393                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       141289                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       141687                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.982188                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.571601                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.572755                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.982188                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.571601                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.572755                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 110934.722798                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 83723.756318                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 83848.026999                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 110934.722798                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 83723.756318                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 83848.026999                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        77276                       # number of writebacks
system.cpu2.l2cache.writebacks::total           77276                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          386                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        80761                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        81147                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          386                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        80761                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        81147                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     42692265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   6734720871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   6777413136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     42692265                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   6734720871                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   6777413136                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.982188                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.571601                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.572720                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.982188                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.571601                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.572720                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 110601.722798                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 83390.756318                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 83520.193427                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 110601.722798                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 83390.756318                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 83520.193427                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                77276                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks         3546                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         3546                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks         3546                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         3546                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       137136                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       137136                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       137136                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       137136                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data           11                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           11                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.181818                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.181818                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        54612                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        54612                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27306                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27306                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          730                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          730                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         2116                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         2117                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    214517268                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    214517268                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         2846                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         2847                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.743500                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.743590                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 101378.671078                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 101330.783184                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         2116                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         2116                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    213812640                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    213812640                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.743500                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.743238                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 101045.671078                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 101045.671078                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        59798                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        59805                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          386                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        78645                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        79035                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     42820803                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6547097016                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   6589917819                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          393                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       138443                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       138840                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.982188                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.568068                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.569252                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 110934.722798                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 83248.738203                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 83379.740862                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          386                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        78645                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        79031                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     42692265                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6520908231                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   6563600496                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.982188                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.568068                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.569224                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 110601.722798                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 82915.738203                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83050.960965                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3973.162902                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            282378                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           81372                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.470211                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     7.443107                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.132509                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.422587                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.214479                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3945.950221                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001817                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000032                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000103                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004691                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.963367                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.970010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1528                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2395                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         4599452                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        4599452                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  44277308703                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    127621500                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       127621501                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    144198695                       # number of overall hits
system.cpu3.dcache.overall_hits::total      144198696                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          558                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           561                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          594                       # number of overall misses
system.cpu3.dcache.overall_misses::total          597                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     59456151                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     59456151                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     59456151                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     59456151                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    127622058                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    127622062                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    144199289                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    144199293                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 106552.241935                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105982.443850                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 100094.530303                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99591.542714                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          284                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          284                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          307                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     31896405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     31896405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     38283345                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     38283345                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 116410.237226                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 116410.237226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 124701.449511                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 124701.449511                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     86808932                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       86808932                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          422                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          424                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     43557732                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     43557732                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86809354                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86809356                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 103217.374408                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102730.500000                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          281                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     16183467                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     16183467                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 114776.361702                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114776.361702                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40812568                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40812569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          136                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     15898419                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15898419                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40812704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40812706                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 116900.139706                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 116046.854015                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     15712938                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15712938                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 118142.390977                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 118142.390977                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     16577195                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     16577195                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           36                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     16577231                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     16577231                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000002                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      6386940                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      6386940                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 193543.636364                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 193543.636364                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          289.526977                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          144199006                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              310                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         465158.083871                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   286.526977                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.559623                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.565482                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1153594654                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1153594654                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     48729760                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        48729777                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     48729760                       # number of overall hits
system.cpu3.icache.overall_hits::total       48729777                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        20810                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         20811                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        20810                       # number of overall misses
system.cpu3.icache.overall_misses::total        20811                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    267306093                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    267306093                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    267306093                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    267306093                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     48750570                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     48750588                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     48750570                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     48750588                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.055556                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000427                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.055556                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000427                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 12845.078952                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12844.461727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 12845.078952                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12844.461727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        18515                       # number of writebacks
system.cpu3.icache.writebacks::total            18515                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1784                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1784                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1784                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1784                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        19026                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19026                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        19026                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19026                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    210837285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    210837285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    210837285                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    210837285                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 11081.535005                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11081.535005                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 11081.535005                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11081.535005                       # average overall mshr miss latency
system.cpu3.icache.replacements                 18515                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     48729760                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       48729777                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        20810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        20811                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    267306093                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    267306093                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     48750570                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     48750588                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.055556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000427                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 12845.078952                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12844.461727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1784                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1784                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        19026                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19026                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    210837285                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    210837285                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 11081.535005                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11081.535005                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          506.954358                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           48748804                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19027                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2562.085668                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.149565                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   506.804793                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000292                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.989853                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990145                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        390023731                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       390023731                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          19203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        18515                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq           134                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp          134                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        19203                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        56569                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          620                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total              57189                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2402688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             2422528                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         19337                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000621                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.024904                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               19325     99.94%     99.94% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                  12      0.06%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           19337                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        24934374                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       19006974                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         306693                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        17617                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          17619                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        17617                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         17619                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          305                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1718                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1409                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          305                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1718                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    131772762                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     38068227                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    169840989                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    131772762                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     38068227                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    169840989                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        19026                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          307                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        19337                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        19026                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          307                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        19337                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.074057                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993485                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.088845                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.074057                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993485                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.088845                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 93522.187367                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 124813.859016                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 98859.714203                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 93522.187367                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 124813.859016                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 98859.714203                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          305                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1714                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1409                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          305                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1714                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    131303565                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     37966662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    169270227                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    131303565                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     37966662                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    169270227                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.074057                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993485                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.088638                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.074057                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993485                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.088638                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93189.187367                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 124480.859016                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 98757.425321                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93189.187367                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 124480.859016                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 98757.425321                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        18503                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        18503                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        18503                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        18503                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          133                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          134                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     15624360                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     15624360                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          134                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 117476.390977                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 116599.701493                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     15580071                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     15580071                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.992537                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 117143.390977                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 117143.390977                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        17617                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        17619                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          172                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1584                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    131772762                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     22443867                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    154216629                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        19026                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        19203                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.074057                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988506                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.082487                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93522.187367                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 130487.598837                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 97358.982955                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          172                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    131303565                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     22386591                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    153690156                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.074057                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988506                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.082331                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 93189.187367                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 130154.598837                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97210.724858                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1503.152092                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             37840                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1718                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           22.025611                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1214.470097                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   284.681995                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.296501                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.069502                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.366980                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1718                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1672                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.419434                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          607158                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         607158                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  44277308703                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1587566                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        442763                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1432069                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            661961                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             257867                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            257867                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1587566                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       892939                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4386285                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       238917                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3436                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5521577                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     38009088                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    187057216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     10096704                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       109952                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                235272960                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            706086                       # Total snoops (count)
system.l3bus.snoopTraffic                     2824000                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2551585                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000001                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.001084                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2551582    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        3      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2551585                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1833886110                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           199702788                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           974845398                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            54251736                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1141524                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          218                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        89304                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       961318                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        10711                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1061555                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          218                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        89304                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       961318                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            2                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        10711                       # number of overall hits
system.l3cache.overall_hits::total            1061555                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       208907                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       502109                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          384                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        70050                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          305                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            783878                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       208907                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       502109                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          384                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        70050                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1409                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          305                       # number of overall misses
system.l3cache.overall_misses::total           783878                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     61534737                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  20910595124                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      6684309                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  43194957790                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     41118507                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   6259910154                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    125661213                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     36746550                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  70637208384                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     61534737                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  20910595124                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      6684309                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  43194957790                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     41118507                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   6259910154                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    125661213                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     36746550                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  70637208384                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          825                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       298211                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1463427                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          386                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        80761                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1409                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          305                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1845433                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          825                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       298211                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1463427                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          386                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        80761                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1409                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          305                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1845433                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.735758                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.700534                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.343105                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.994819                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.867374                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.424766                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.735758                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.700534                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.343105                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.994819                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.867374                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.424766                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 101375.184514                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 100095.234358                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 83553.862500                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 86027.053468                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 107079.445312                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 89363.456874                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 89184.679205                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 120480.491803                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90112.502690                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 101375.184514                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 100095.234358                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 83553.862500                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 86027.053468                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 107079.445312                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 89363.456874                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 89184.679205                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 120480.491803                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90112.502690                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          44125                       # number of writebacks
system.l3cache.writebacks::total                44125                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       208907                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       502109                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          384                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        70050                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          305                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       783851                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       208907                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       502109                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          384                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        70050                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1409                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          305                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       783851                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     57492117                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  19519274504                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6151509                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  39850911850                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     38561067                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   5793377154                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    116277273                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     34715250                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  65416760724                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     57492117                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  19519274504                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6151509                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  39850911850                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     38561067                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   5793377154                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    116277273                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     34715250                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  65416760724                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.735758                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.700534                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.343105                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.994819                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.867374                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.424752                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.735758                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.700534                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.343105                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.994819                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.867374                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.424752                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94715.184514                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93435.234358                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76893.862500                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 79367.053468                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 100419.445312                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 82703.456874                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82524.679205                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 113820.491803                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 83455.606645                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94715.184514                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93435.234358                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76893.862500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 79367.053468                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 100419.445312                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 82703.456874                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82524.679205                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 113820.491803                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 83455.606645                       # average overall mshr miss latency
system.l3cache.replacements                    706086                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       398638                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       398638                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       398638                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       398638                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1432069                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1432069                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1432069                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1432069                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             2                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        33300                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        33300                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data        15219                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       193205                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           32                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           208456                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        45365                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         1826                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         2084                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          133                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          49411                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   3792518352                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    191546928                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    204864264                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     15047937                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4203977481                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        60584                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       195031                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         2116                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       257867                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.748795                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.009363                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.984877                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.191614                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 83600.095933                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 104899.741512                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 98303.389635                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 113142.383459                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 85081.813382                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        45365                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         1826                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         2084                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        49408                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3490387452                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    179385768                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    190984824                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     14162157                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   3874920201                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.748795                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.009363                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.984877                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.191603                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 76940.095933                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 98239.741512                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 91643.389635                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 106482.383459                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 78426.979457                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          218                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        74085                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       768113                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        10679                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       853099                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            7                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       163542                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       500283                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          384                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        67966                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          172                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       734467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     61534737                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  17118076772                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6684309                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  43003410862                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41118507                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6055045890                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    125661213                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     21698613                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  66433230903                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          825                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       237627                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1268396                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          386                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        78645                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1409                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1587566                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.735758                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.688230                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.394422                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.994819                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.864213                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.462637                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 101375.184514                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 104670.829340                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83553.862500                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 85958.169400                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 107079.445312                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 89089.337169                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89184.679205                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 126154.726744                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 90450.940482                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       163542                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       500283                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          384                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        67966                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          172                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       734443                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     57492117                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  16028887052                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6151509                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  39671526082                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     38561067                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5602392330                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    116277273                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     20553093                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  61541840523                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.735758                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.688230                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.394422                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.994819                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.864213                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.462622                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 94715.184514                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98010.829340                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76893.862500                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 79298.169400                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 100419.445312                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 82429.337169                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 82524.679205                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 119494.726744                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 83793.896222                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60477.343957                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2892262                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1830707                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.579861                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14023031220378                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60477.343957                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.922811                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.922811                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63066                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5384                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        19410                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        37994                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.962311                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             60648979                       # Number of tag accesses
system.l3cache.tags.data_accesses            60648979                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     44125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    208907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    502107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     70050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003029446538                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2664                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1494946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41588                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      783851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44125                       # Number of write requests accepted
system.mem_ctrls.readBursts                    783851                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44125                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                783851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44125                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  314101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  190924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  119801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   70540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   13074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     294.236486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1330.885090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2663     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2664                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.542793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.519173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1924     72.22%     72.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      2.89%     75.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              624     23.42%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.35%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2664                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                50166464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2824000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1133.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   44274939741                       # Total gap between requests
system.mem_ctrls.avgGap                      53473.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     13370048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     32134848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        24576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4483200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2820480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 877379.221741516492                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 301961550.372907698154                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 115634.823293774825                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 725763177.744592428207                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 555047.151810119161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 101252742.146611586213                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2036618.325261609163                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 440857.763807516487                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63700333.281958207488                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       208907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       502109                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          384                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        70050                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1409                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          305                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        44125                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     34751297                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  11685747728                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3154197                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  21027721886                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     24169728                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3166801566                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     63481260                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     23286220                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2318853733765                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     57250.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     55937.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39427.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     41878.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     62942.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     45207.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     45054.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     76348.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  52551925.98                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           388900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9155                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     3229                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  48233                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           20                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     13370048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     32134976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        24576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4483200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      50168192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       159232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2824000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2824000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       208907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       502109                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          384                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        70050                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1409                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          305                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         783878                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        44125                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         44125                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        11563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         7227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       877379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    301961550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       115635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    725766069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       555047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    101252742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2036618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       440858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1133044925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       877379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       115635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       555047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2036618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3596243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63779832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63779832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63779832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        11563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         7227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       877379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    301961550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       115635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    725766069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       555047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    101252742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2036618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       440858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1196824757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               783849                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               44070                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        26044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        28337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        23962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        25468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        24064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        25546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        26769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        26625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        25462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        26810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        22272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        20317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        23961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        23889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        23478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        24688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        24616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        24436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        25927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        24402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        24427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        24713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        25204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             22318027174                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2611784868                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        36029113882                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28472.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45964.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              424135                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14836                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           33.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       388948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   136.231105                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.143739                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.968389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       307246     78.99%     78.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        43945     11.30%     90.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8140      2.09%     92.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4548      1.17%     93.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2382      0.61%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2364      0.61%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1960      0.50%     95.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1508      0.39%     95.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16855      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       388948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50166336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2820480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1133.003008                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.700333                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1213032352.896000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1612710961.478402                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3297117217.363287                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  165636918.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15784992684.313013                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31235701635.635391                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4903868835.532626                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  58213060605.941368                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1314.737691                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7188343284                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3987900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33101065419                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             734467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44125                       # Transaction distribution
system.membus.trans_dist::CleanEvict           661961                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49411                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49411                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         734467                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2273844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2273844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2273844                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     52992192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     52992192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                52992192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            783880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  783880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              783880                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           554924218                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1440744726                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         863490                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       472206                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          236                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       243010                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         242982                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.988478                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         107874                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       107948                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       107804                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          144                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           20                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        17202                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          215                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    132542994                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.756681                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.595890                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     94458878     71.27%     71.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     14964982     11.29%     82.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8110676      6.12%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5837221      4.40%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3272462      2.47%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1919514      1.45%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1198865      0.90%     97.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       529045      0.40%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      2251351      1.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    132542994                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     80411252                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     100292728                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44801535                       # Number of memory references committed
system.switch_cpus0.commit.loads             38668551                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            863066                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          81176457                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           54091097                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       107818                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     16917934     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       363890      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       269550      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       161729      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     21105982     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        26954      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       148422      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        40432      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16456300     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      8923211      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1065225      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     29745340     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5067759      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    100292728                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      2251351                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        87304866                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     28935097                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15896408                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       408162                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles           973                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       242997                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     100314635                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           38675386                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            6133721                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1990772                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               336925                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     92640218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              80438969                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             863490                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       458660                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             39904480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           1988                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          8185684                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    132545692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.756948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.168058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       116041265     87.55%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          583148      0.44%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          970655      0.73%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1648562      1.24%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1876079      1.42%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1252405      0.94%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          828326      0.62%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          638232      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         8707020      6.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    132545692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.006494                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.604964                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            8185684                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             210303                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           7090                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          762                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1202                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         22414                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  44277319359                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles           973                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        87618605                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15524793                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         15974475                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     13426611                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     100311044                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         61678                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       5080531                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       8132429                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     96078072                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          285389744                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        97434059                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        134555325                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     96060900                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           17160                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3541438                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               230601573                       # The number of ROB reads
system.switch_cpus0.rob.writes              200622568                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         80411252                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          100292728                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       55638390                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     36958864                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      2201923                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19416336                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19388195                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.855065                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        7705968                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      7238277                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      7169430                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        68847                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        14552                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    137661076                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2201888                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    113537283                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.474775                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.617049                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     72867308     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11562014     10.18%     74.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4979655      4.39%     78.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5292854      4.66%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3274488      2.88%     86.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1435614      1.26%     87.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       839854      0.74%     88.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1557011      1.37%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     11728485     10.33%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    113537283                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     97195814                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     167441989                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           42605837                       # Number of memory references committed
system.switch_cpus1.commit.loads             33310758                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          25019614                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          167242615                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      3223427                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       102463      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    123839445     73.96%     74.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       215686      0.13%     74.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       678558      0.41%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     33310758     19.89%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      9295079      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    167441989                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     11728485                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6914224                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     72453391                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         45212499                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6166881                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2207575                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     18043736                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     338155819                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          197                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           52597086                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           13856367                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               601465                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               110540                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1823911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             209884932                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           55638390                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     34263593                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            128923057                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4415220                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         41552383                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    132954578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.734088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.218700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        65880193     49.55%     49.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5403189      4.06%     53.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4754733      3.58%     57.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8464057      6.37%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         8237295      6.20%     69.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4687984      3.53%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4485365      3.37%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8430671      6.34%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        22611091     17.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    132954578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.418444                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.578499                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           41552383                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            8731288                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       27118712                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       157489                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         6635                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6346886                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          914                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  44277319359                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2207575                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         9694593                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       58413830                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         47896439                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14742133                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     326462631                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1158859                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6437040                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       9143933                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        167803                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    340769400                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          872750839                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       487537250                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    176574336                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       164195001                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         17328531                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               406911863                       # The number of ROB reads
system.switch_cpus1.rob.writes              629738224                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         97195814                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          167441989                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        9735449                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      8448073                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        86461                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6949284                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6945192                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.941116                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         480665                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       352292                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       334065                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        18227                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1102                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5883708                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        86382                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    132102337                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.363889                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.403061                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     18285004     13.84%     13.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     53718837     40.66%     54.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     18442553     13.96%     68.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     14657465     11.10%     79.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      4154491      3.14%     82.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      5759324      4.36%     87.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1825342      1.38%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       742271      0.56%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     14517050     10.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    132102337                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    233471451                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     312275271                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           68753254                       # Number of memory references committed
system.switch_cpus2.commit.loads             54749670                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           9159369                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating              2003                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          311549197                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       462442                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       651960      0.21%      0.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    241433799     77.31%     77.52% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1436077      0.46%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           39      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd           25      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu           14      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc           40      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            6      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt           37      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            9      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            9      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     54749649     17.53%     95.52% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     14001768      4.48%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead           21      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite         1816      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    312275271                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     14517050                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10690447                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     81877614                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         14214833                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26022211                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         91917                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6871668                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           87                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     319722023                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          425                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           55529050                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           14282920                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 6586                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   95                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       101951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             239966577                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            9735449                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7759922                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            132702874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         184008                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          195                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         13493404                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          198                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    132897033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.423245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.340864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        79505272     59.82%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3395360      2.55%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4505023      3.39%     65.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3242156      2.44%     68.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4465374      3.36%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3096836      2.33%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4121731      3.10%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2688175      2.02%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27877106     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    132897033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073218                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.804736                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           13493426                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   51                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1786843                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1255601                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6533                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        548817                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        23519                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  44277319359                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         91917                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18846070                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       21450423                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         31957819                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     60550793                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     319076854                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        11440                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      52392574                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3240132                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        988692                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    532971864                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          822375639                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       630176496                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups             2264                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    524638595                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8333144                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        119930783                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               435744175                       # The number of ROB reads
system.switch_cpus2.rob.writes              637113909                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        233471451                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          312275271                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       60830213                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     52688554                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2102670                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34874057                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       34782952                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.738760                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         159977                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        93450                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        88081                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         5369                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          112                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    128158377                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2045469                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    115572037                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.197404                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.229690                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     20915323     18.10%     18.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17433507     15.08%     33.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6412233      5.55%     38.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     12375770     10.71%     49.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3676510      3.18%     52.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      6473389      5.60%     58.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      5440520      4.71%     62.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4757139      4.12%     67.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38087646     32.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    115572037                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     485102529                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          136645950                       # Number of memory references committed
system.switch_cpus3.commit.loads             95833295                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          43829523                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating             59130                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          482538342                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       101663                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       992353      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    343540480     70.82%     71.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3808988      0.79%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       114758      0.02%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     95803769     19.75%     91.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     40783051      8.41%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        29526      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        29604      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    485102529                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38087646                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9913252                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     25501397                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         85925928                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9303500                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       2081159                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     33269280                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        58425                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     648413047                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       241201                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          117195214                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           44123640                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   52                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2113462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             349525144                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           60830213                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35031010                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            128473415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4276720                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         48750570                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         7303                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    132725237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.117907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.112443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        19834008     14.94%     14.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9022514      6.80%     21.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4771002      3.59%     25.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11529587      8.69%     34.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6487160      4.89%     38.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8330950      6.28%     45.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         7248261      5.46%     50.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8984906      6.77%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        56516849     42.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    132725237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.457491                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.628703                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           48750570                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   34                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067256179816                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13808582                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       30795950                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         2804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        42892                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       9829667                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  44277319359                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       2081159                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14288512                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       15084288                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         90619505                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10651772                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     635535367                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        24378                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1919024                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       6856098                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         64754                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    808052407                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1551764200                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       947341426                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            30548                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    614672558                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       193379710                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         33450742                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               690745297                       # The number of ROB reads
system.switch_cpus3.rob.writes             1243713064                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          485102529                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
