m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/comparador8bits/simulation/qsim
Ecomparador8bits
Z1 w1731957366
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 2
R0
Z9 8comparador8bits.vho
Z10 Fcomparador8bits.vho
l0
L37 1
VoNh<LU68GV:N3UL[6z`821
!s100 5eObMMS49n0]V@I<=m5<e2
Z11 OV;C;2020.1;71
32
Z12 !s110 1731957378
!i10b 1
Z13 !s108 1731957378.000000
Z14 !s90 -work|work|comparador8bits.vho|
Z15 !s107 comparador8bits.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 15 comparador8bits 0 22 oNh<LU68GV:N3UL[6z`821
!i122 2
l135
L69 510
VXA:0Q]h8bGRUao;EgD98C0
!s100 ^mjUEa;1<Q4KzYiS`bZSl3
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Ecomparador8bits_vhd_vec_tst
Z18 w1731957357
R6
R7
!i122 3
R0
Z19 8comparador8bits_wf.vwf.vht
Z20 Fcomparador8bits_wf.vwf.vht
l0
L32 1
VFM0]PfZfagO7z>Vl^^bD83
!s100 QalAXlFAZD?eegG:omH6L1
R11
32
Z21 !s110 1731957379
!i10b 1
Z22 !s108 1731957379.000000
Z23 !s90 -work|work|comparador8bits_wf.vwf.vht|
Z24 !s107 comparador8bits_wf.vwf.vht|
!i113 1
R16
R17
Acomparador8bits_arch
R6
R7
Z25 DEx4 work 27 comparador8bits_vhd_vec_tst 0 22 FM0]PfZfagO7z>Vl^^bD83
!i122 3
l51
L34 1720
Vz94:o:OLnSYYY?1SnPPRO3
!s100 8N8f[N3=HfADhJ_^dP5H90
R11
32
R21
!i10b 1
R22
R23
R24
!i113 1
R16
R17
