Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: prob1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "prob1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "prob1"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : prob1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Prob1/prob1.v" into library work
Parsing module <prob1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <prob1>.
WARNING:HDLCompiler:413 - "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Prob1/prob1.v" Line 73: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <prob1>.
    Related source file is "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Prob1/prob1.v".
    Found 3-bit register for signal <count_out>.
    Found 1-bit register for signal <finished>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 1-bit register for signal <data<0>>.
    Found 3-bit adder for signal <count[2]_GND_1_o_add_4_OUT> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prob1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 9
 3-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <prob1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <prob1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    data_7 in unit <prob1>
    data_0 in unit <prob1>
    data_1 in unit <prob1>
    data_3 in unit <prob1>
    data_4 in unit <prob1>
    data_2 in unit <prob1>
    data_6 in unit <prob1>
    data_5 in unit <prob1>


Optimizing unit <prob1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block prob1, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : prob1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 36
#      LUT2                        : 16
#      LUT3                        : 7
#      LUT4                        : 1
#      LUT5                        : 4
#      LUT6                        : 7
#      VCC                         : 1
# FlipFlops/Latches                : 28
#      FDC                         : 12
#      FDP                         : 8
#      LDC                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 9
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of   4800     0%  
 Number of Slice LUTs:                   35  out of   2400     1%  
    Number used as Logic:                35  out of   2400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      23  out of     51    45%  
   Number with an unused LUT:            16  out of     51    31%  
   Number of fully used LUT-FF pairs:    12  out of     51    23%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    102    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
clk                                                        | BUFGP                  | 20    |
GND_1_o_data_in[5]_AND_6_o(GND_1_o_data_in[5]_AND_6_o1:O)  | NONE(*)(data_5_LDC)    | 1     |
GND_1_o_data_in[6]_AND_4_o(GND_1_o_data_in[6]_AND_4_o1:O)  | NONE(*)(data_6_LDC)    | 1     |
GND_1_o_data_in[2]_AND_12_o(GND_1_o_data_in[2]_AND_12_o1:O)| NONE(*)(data_2_LDC)    | 1     |
GND_1_o_data_in[4]_AND_8_o(GND_1_o_data_in[4]_AND_8_o1:O)  | NONE(*)(data_4_LDC)    | 1     |
GND_1_o_data_in[3]_AND_10_o(GND_1_o_data_in[3]_AND_10_o1:O)| NONE(*)(data_3_LDC)    | 1     |
GND_1_o_data_in[1]_AND_14_o(GND_1_o_data_in[1]_AND_14_o1:O)| NONE(*)(data_1_LDC)    | 1     |
GND_1_o_data_in[0]_AND_16_o(GND_1_o_data_in[0]_AND_16_o1:O)| NONE(*)(data_0_LDC)    | 1     |
GND_1_o_data_in[7]_AND_2_o(GND_1_o_data_in[7]_AND_2_o1:O)  | NONE(*)(data_7_LDC)    | 1     |
-----------------------------------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.574ns (Maximum Frequency: 388.455MHz)
   Minimum input arrival time before clock: 3.669ns
   Maximum output required time after clock: 3.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.574ns (frequency: 388.455MHz)
  Total number of paths / destination ports: 122 / 20
-------------------------------------------------------------------------
Delay:               2.574ns (Levels of Logic = 2)
  Source:            data_0_C_0 (FF)
  Destination:       count_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: data_0_C_0 to count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  data_0_C_0 (data_0_C_0)
     LUT3:I1->O            9   0.203   0.830  data_01 (data_0)
     LUT5:I4->O            2   0.205   0.000  Mmux_data[7]_GND_1_o_mux_6_OUT11 (data[7]_GND_1_o_mux_6_OUT<0>)
     FDC:D                     0.102          data_0_C_0
    ----------------------------------------
    Total                      2.574ns (0.957ns logic, 1.617ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_5_C_5 (FF)
  Destination Clock: clk rising

  Data Path: rst to data_5_C_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[7]_AND_2_o1 (GND_1_o_data_in[7]_AND_2_o)
     FDP:PRE                   0.430          data_7_P_7
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[5]_AND_6_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_5_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[5]_AND_6_o falling

  Data Path: rst to data_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[5]_AND_7_o1 (GND_1_o_data_in[5]_AND_7_o)
     LDC:CLR                   0.430          data_5_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[6]_AND_4_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_6_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[6]_AND_4_o falling

  Data Path: rst to data_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[6]_AND_5_o1 (GND_1_o_data_in[6]_AND_5_o)
     LDC:CLR                   0.430          data_6_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[2]_AND_12_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_2_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[2]_AND_12_o falling

  Data Path: rst to data_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[2]_AND_13_o1 (GND_1_o_data_in[2]_AND_13_o)
     LDC:CLR                   0.430          data_2_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[4]_AND_8_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_4_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[4]_AND_8_o falling

  Data Path: rst to data_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[4]_AND_9_o1 (GND_1_o_data_in[4]_AND_9_o)
     LDC:CLR                   0.430          data_4_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[3]_AND_10_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_3_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[3]_AND_10_o falling

  Data Path: rst to data_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[3]_AND_11_o1 (GND_1_o_data_in[3]_AND_11_o)
     LDC:CLR                   0.430          data_3_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[1]_AND_14_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_1_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[1]_AND_14_o falling

  Data Path: rst to data_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[1]_AND_15_o1 (GND_1_o_data_in[1]_AND_15_o)
     LDC:CLR                   0.430          data_1_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[0]_AND_16_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_0_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[0]_AND_16_o falling

  Data Path: rst to data_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[0]_AND_17_o1 (GND_1_o_data_in[0]_AND_17_o)
     LDC:CLR                   0.430          data_0_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GND_1_o_data_in[7]_AND_2_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       data_7_LDC (LATCH)
  Destination Clock: GND_1_o_data_in[7]_AND_2_o falling

  Data Path: rst to data_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.197  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  GND_1_o_data_in[7]_AND_3_o1 (GND_1_o_data_in[7]_AND_3_o)
     LDC:CLR                   0.430          data_7_LDC
    ----------------------------------------
    Total                      3.669ns (1.855ns logic, 1.814ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            count_0 (FF)
  Destination:       count_out<0> (PAD)
  Source Clock:      clk rising

  Data Path: count_0 to count_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  count_0 (count_0)
     OBUF:I->O                 2.571          count_out_0_OBUF (count_out<0>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
GND_1_o_data_in[0]_AND_16_o|         |    2.751|         |         |
GND_1_o_data_in[1]_AND_14_o|         |    1.784|         |         |
GND_1_o_data_in[2]_AND_12_o|         |    2.537|         |         |
GND_1_o_data_in[3]_AND_10_o|         |    2.537|         |         |
GND_1_o_data_in[4]_AND_8_o |         |    2.537|         |         |
GND_1_o_data_in[5]_AND_6_o |         |    2.537|         |         |
GND_1_o_data_in[6]_AND_4_o |         |    2.537|         |         |
GND_1_o_data_in[7]_AND_2_o |         |    2.537|         |         |
clk                        |    2.574|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.16 secs
 
--> 


Total memory usage is 394700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

