INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
