<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_25ECA2B6-B77F-4C86-8CAC-4A927E8AA5E0"><title>HDA 1-Load (Device Down) Topology</title><body><section id="SECTION_5396A5EA-CE58-4045-A413-95399BABB32A"><fig id="FIG_hda_1-load_device_down_topology_diagram_1"><title>HDA 1-Load (Device Down) Topology Diagram</title><image href="FIG_hda 1-load (device down) topology diagram_1.jpg" scalefit="yes" id="IMG_hda_1-load_device_down_topology_diagram_1_jpg" /></fig><table id="TABLE_5396A5EA-CE58-4045-A413-95399BABB32A_1"><title>HDA 1-Load (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>[1] 10 Ω ± 10%.</p><p>Recommended to be placed 12.7 mm from the CPU for total length &lt; 127 mm. </p><p>[2] 0 Ω placeholder for total length &gt; 127 mm.</p></entry></row><row><entry><p>R2</p></entry><entry><p>33 Ω ± 10%.</p><p>Recommended to be placed 12.7 mm from device.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Dual stripline (DSL)</p></entry><entry><p>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>40 Ω. </p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</p></entry></row></tbody></tgroup></table><table id="TABLE_5396A5EA-CE58-4045-A413-95399BABB32A_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_9D914BF2-6C0F-4921-A614-1475847843B0"><title>Segment Lengths</title><table id="TABLE_9D914BF2-6C0F-4921-A614-1475847843B0_1"><title>HDA 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>355</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>342.3</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 367.7</p></section></body></topic>