INFO-FLOW: Workspace /home/mklab/workspace/foc/foc-rewrite/foc opened at Mon Oct 17 13:29:31 CEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.16 sec.
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/mklab/workspace/foc/foc-rewrite 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mklab/workspace/foc/foc-rewrite
Execute     config_export -output=/home/mklab/workspace/foc/foc-rewrite 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.28 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/mklab/workspace/foc/foc-rewrite -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mklab/workspace/foc/foc-rewrite -rtl verilog -vivado_clock 10 
Execute   source ./foc-rewrite/foc/directives.tcl 
Execute     set_directive_top -name foc_frontend foc_frontend 
INFO: [HLS 200-1510] Running: set_directive_top -name foc_frontend foc_frontend 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] Analyzing design file 'foc-rewrite/apc/src/FOC/foc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling foc-rewrite/apc/src/FOC/foc.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang foc-rewrite/apc/src/FOC/foc.cpp -foptimization-record-file=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -hls-platform-db-name=/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.cpp.clang.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.cpp.clang.err.log 
Command       ap_eval done; 0.39 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top foc_frontend -name=foc_frontend 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -hls-platform-db-name=/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clang.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.52 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/.systemc_flag -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/all.directive.json -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.41 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.34 sec.
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.7 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.46 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.bc -hls-platform-db-name=/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.clang.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.46 sec.
INFO: [HLS 200-10] Analyzing design file 'foc-rewrite/apc/src/front/frontend.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling foc-rewrite/apc/src/front/frontend.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang foc-rewrite/apc/src/front/frontend.cpp -foptimization-record-file=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -hls-platform-db-name=/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.cpp.clang.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.cpp.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top foc_frontend -name=foc_frontend 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -hls-platform-db-name=/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clang.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.32 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/.systemc_flag -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.36 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/all.directive.json -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.77 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.15 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.15 sec.
Command       clang_tidy done; 4.48 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.28 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.bc -hls-platform-db-name=/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.clang.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.31 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 38.33 seconds. CPU system time: 2.12 seconds. Elapsed time: 40.64 seconds; current allocated memory: 411.488 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc -args  "/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.g.bc" "/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.g.bc"  
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.g.bc /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/frontend.g.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.1.lower.bc -args /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.1.lower.bc > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.2.m1.bc -args /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.2.m1.bc > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.95 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.95 sec.
Execute       run_link_or_opt -opt -out /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.3.fpc.bc -args /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=foc_frontend -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=foc_frontend -reflow-float-conversion -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.3.fpc.bc > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.73 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.73 sec.
Execute       run_link_or_opt -out /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.4.m2.bc -args /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.4.m2.bc > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       run_link_or_opt -opt -out /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.5.gdce.bc -args /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=foc_frontend 
Execute         ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.5.gdce.bc > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/mklab/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=foc_frontend -mllvm -hls-db-dir -mllvm /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.5.gdce.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.98 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, float>(float, bool)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, float>(float, bool)' into '__hls_fptosi_float_i16' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:349:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:373:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'hls::abs(float)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/absfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(float)' into 'void clarke_direct<float>(float, float, float*, float*)' (foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7:0)
INFO: [HLS 214-178] Inlining function 'int sgn<float>(float)' into 'void clarke_direct<float>(float, float, float*, float*)' (foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(float)' into 'void park_direct<float>(float, float, short, float*, float*)' (foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:9:0)
INFO: [HLS 214-178] Inlining function 'int sgn<float>(float)' into 'void park_direct<float>(float, float, short, float*, float*)' (foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:9:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(float)' into 'void PI_control<float>(float, float, float, float, float, float*)' (foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8:0)
INFO: [HLS 214-178] Inlining function 'int sgn<float>(float)' into 'void PI_control<float>(float, float, float, float, float, float*)' (foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'void field_weakening<float>(float, float, float*, float*)' (foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(float)' into 'void park_inverse<float>(float, float, short, float*, float*)' (foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9:0)
INFO: [HLS 214-178] Inlining function 'int sgn<float>(float)' into 'void park_inverse<float>(float, float, short, float*, float*)' (foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9:0)
INFO: [HLS 214-178] Inlining function 'int sgn<float>(float)' into 'void clarke_inverse<float>(float, float, float*, float*, float*)' (foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(float)' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*)' (foc-rewrite/apc/src/FOC/foc.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'int sgn<float>(float)' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*)' (foc-rewrite/apc/src/FOC/foc.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'void field_weakening<float>(float, float, float*, float*)' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*)' (foc-rewrite/apc/src/FOC/foc.cpp:88:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i16' into 'manual_control(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*)' (foc-rewrite/apc/src/FOC/foc.cpp:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'foc_frontend(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*)' (foc-rewrite/apc/src/front/frontend.cpp:3:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'calibration(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'calibration(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'calibration(hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<80>s.i80' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<10>s.i10' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<80>s.i80' into 'manual_control(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'manual_control(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'manual_control(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'manual_control(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<10>s.i10' into 'manual_control(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'manual_control(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<80>s.i80' into 'torque_foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'torque_foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'torque_foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'torque_foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<10>s.i10' into 'torque_foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'torque_foc(hls::stream<hls::axis<ap_int<80>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<64>, 0ul, 0ul, 0ul>, 0>&, float*, float*) (.1)' (/home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.92 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.71 seconds; current allocated memory: 412.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 412.391 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top foc_frontend -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.0.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.7 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.72 seconds; current allocated memory: 563.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.1.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'clarke_inverse<float>' (foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'SVPWM<float>' (foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'foc' (foc-rewrite/apc/src/FOC/foc.cpp:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'torque_foc' (foc-rewrite/apc/src/FOC/foc.cpp:281) automatically.
Command         transform done; 0.75 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.2.prechk.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.71 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.33 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.46 seconds; current allocated memory: 830.383 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.g.1.bc to /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.o.1.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::abs' into 'clarke_inverse<float>' (foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:23) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'SVPWM<float>' (foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'foc' (foc-rewrite/apc/src/FOC/foc.cpp:126) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'torque_foc' (foc-rewrite/apc/src/FOC/foc.cpp:281) automatically.
Command         transform done; 0.85 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.o.1.tmp.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:9:21) to (foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:38:1) in function 'park_inverse<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:38:2) in function 'park_direct<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30:6) in function 'foc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:10:23) to (foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:35:2) in function 'clarke_inverse<float>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7:22) to (foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:28:2) in function 'clarke_direct<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:8:19) to (foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:42:1) in function 'PI_control<float>'... converting 3 basic blocks.
Command         transform done; 0.84 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.59 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.076 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.o.2.bc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_velocity' (foc-rewrite/apc/src/FOC/../filter/filter.hpp:34:21)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_velocity' (foc-rewrite/apc/src/FOC/../filter/filter.hpp:31:21)
Command         transform done; 0.86 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.260 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.74 sec.
Command     elaborate done; 51.1 sec.
Execute     ap_eval exec zip -j /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.23 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'foc_frontend' ...
Execute       ap_set_top_model foc_frontend 
WARNING: [SYN 201-103] Legalizing function name 'low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1' to 'low_pass_filter_float_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'low_pass_filter<float>' to 'low_pass_filter_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'clarke_direct<float>' to 'clarke_direct_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'park_direct<float>' to 'park_direct_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'PI_control<float>' to 'PI_control_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'decoupling<float>' to 'decoupling_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'park_inverse<float>' to 'park_inverse_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'clarke_inverse<float>' to 'clarke_inverse_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'SVPWM<float>' to 'SVPWM_float_s'.
Execute       get_model_list foc_frontend -filter all-wo-channel -topdown 
Execute       preproc_iomode -model foc_frontend 
Execute       preproc_iomode -model calibration 
Execute       preproc_iomode -model foc 
Execute       preproc_iomode -model manual_control 
Execute       preproc_iomode -model torque_foc 
Execute       preproc_iomode -model SVPWM<float> 
Execute       preproc_iomode -model clarke_inverse<float> 
Execute       preproc_iomode -model park_inverse<float> 
Execute       preproc_iomode -model decoupling<float> 
Execute       preproc_iomode -model PI_control<float> 
Execute       preproc_iomode -model park_direct<float> 
Execute       preproc_iomode -model clarke_direct<float> 
Execute       preproc_iomode -model low_pass_filter<float> 
Execute       preproc_iomode -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
Execute       get_model_list foc_frontend -filter all-wo-channel 
INFO-FLOW: Model list for configure: low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 low_pass_filter<float> clarke_direct<float> park_direct<float> PI_control<float> decoupling<float> park_inverse<float> clarke_inverse<float> SVPWM<float> torque_foc manual_control foc calibration foc_frontend
INFO-FLOW: Configuring Module : low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 ...
Execute       set_default_model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
Execute       apply_spec_resource_limit low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
INFO-FLOW: Configuring Module : low_pass_filter<float> ...
Execute       set_default_model low_pass_filter<float> 
Execute       apply_spec_resource_limit low_pass_filter<float> 
INFO-FLOW: Configuring Module : clarke_direct<float> ...
Execute       set_default_model clarke_direct<float> 
Execute       apply_spec_resource_limit clarke_direct<float> 
INFO-FLOW: Configuring Module : park_direct<float> ...
Execute       set_default_model park_direct<float> 
Execute       apply_spec_resource_limit park_direct<float> 
INFO-FLOW: Configuring Module : PI_control<float> ...
Execute       set_default_model PI_control<float> 
Execute       apply_spec_resource_limit PI_control<float> 
INFO-FLOW: Configuring Module : decoupling<float> ...
Execute       set_default_model decoupling<float> 
Execute       apply_spec_resource_limit decoupling<float> 
INFO-FLOW: Configuring Module : park_inverse<float> ...
Execute       set_default_model park_inverse<float> 
Execute       apply_spec_resource_limit park_inverse<float> 
INFO-FLOW: Configuring Module : clarke_inverse<float> ...
Execute       set_default_model clarke_inverse<float> 
Execute       apply_spec_resource_limit clarke_inverse<float> 
INFO-FLOW: Configuring Module : SVPWM<float> ...
Execute       set_default_model SVPWM<float> 
Execute       apply_spec_resource_limit SVPWM<float> 
INFO-FLOW: Configuring Module : torque_foc ...
Execute       set_default_model torque_foc 
Execute       apply_spec_resource_limit torque_foc 
INFO-FLOW: Configuring Module : manual_control ...
Execute       set_default_model manual_control 
Execute       apply_spec_resource_limit manual_control 
INFO-FLOW: Configuring Module : foc ...
Execute       set_default_model foc 
Execute       apply_spec_resource_limit foc 
INFO-FLOW: Configuring Module : calibration ...
Execute       set_default_model calibration 
Execute       apply_spec_resource_limit calibration 
INFO-FLOW: Configuring Module : foc_frontend ...
Execute       set_default_model foc_frontend 
Execute       apply_spec_resource_limit foc_frontend 
INFO-FLOW: Model list for preprocess: low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 low_pass_filter<float> clarke_direct<float> park_direct<float> PI_control<float> decoupling<float> park_inverse<float> clarke_inverse<float> SVPWM<float> torque_foc manual_control foc calibration foc_frontend
INFO-FLOW: Preprocessing Module: low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 ...
Execute       set_default_model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
Execute       cdfg_preprocess -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
Execute       rtl_gen_preprocess low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
INFO-FLOW: Preprocessing Module: low_pass_filter<float> ...
Execute       set_default_model low_pass_filter<float> 
Execute       cdfg_preprocess -model low_pass_filter<float> 
Execute       rtl_gen_preprocess low_pass_filter<float> 
INFO-FLOW: Preprocessing Module: clarke_direct<float> ...
Execute       set_default_model clarke_direct<float> 
Execute       cdfg_preprocess -model clarke_direct<float> 
Execute       rtl_gen_preprocess clarke_direct<float> 
INFO-FLOW: Preprocessing Module: park_direct<float> ...
Execute       set_default_model park_direct<float> 
Execute       cdfg_preprocess -model park_direct<float> 
Execute       rtl_gen_preprocess park_direct<float> 
INFO-FLOW: Preprocessing Module: PI_control<float> ...
Execute       set_default_model PI_control<float> 
Execute       cdfg_preprocess -model PI_control<float> 
Execute       rtl_gen_preprocess PI_control<float> 
INFO-FLOW: Preprocessing Module: decoupling<float> ...
Execute       set_default_model decoupling<float> 
Execute       cdfg_preprocess -model decoupling<float> 
Execute       rtl_gen_preprocess decoupling<float> 
INFO-FLOW: Preprocessing Module: park_inverse<float> ...
Execute       set_default_model park_inverse<float> 
Execute       cdfg_preprocess -model park_inverse<float> 
Execute       rtl_gen_preprocess park_inverse<float> 
INFO-FLOW: Preprocessing Module: clarke_inverse<float> ...
Execute       set_default_model clarke_inverse<float> 
Execute       cdfg_preprocess -model clarke_inverse<float> 
Execute       rtl_gen_preprocess clarke_inverse<float> 
INFO-FLOW: Preprocessing Module: SVPWM<float> ...
Execute       set_default_model SVPWM<float> 
Execute       cdfg_preprocess -model SVPWM<float> 
Execute       rtl_gen_preprocess SVPWM<float> 
INFO-FLOW: Preprocessing Module: torque_foc ...
Execute       set_default_model torque_foc 
Execute       cdfg_preprocess -model torque_foc 
Execute       rtl_gen_preprocess torque_foc 
INFO-FLOW: Preprocessing Module: manual_control ...
Execute       set_default_model manual_control 
Execute       cdfg_preprocess -model manual_control 
Execute       rtl_gen_preprocess manual_control 
INFO-FLOW: Preprocessing Module: foc ...
Execute       set_default_model foc 
Execute       cdfg_preprocess -model foc 
Execute       rtl_gen_preprocess foc 
INFO-FLOW: Preprocessing Module: calibration ...
Execute       set_default_model calibration 
Execute       cdfg_preprocess -model calibration 
Execute       rtl_gen_preprocess calibration 
INFO-FLOW: Preprocessing Module: foc_frontend ...
Execute       set_default_model foc_frontend 
Execute       cdfg_preprocess -model foc_frontend 
Execute       rtl_gen_preprocess foc_frontend 
INFO-FLOW: Model list for synthesis: low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 low_pass_filter<float> clarke_direct<float> park_direct<float> PI_control<float> decoupling<float> park_inverse<float> clarke_inverse<float> SVPWM<float> torque_foc manual_control foc calibration foc_frontend
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'low_pass_filter_float_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
Execute       schedule -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.260 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.sched.adb -f 
INFO-FLOW: Finish scheduling low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1.
Execute       set_default_model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
Execute       bind -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.260 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.bind.adb -f 
INFO-FLOW: Finish binding low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'low_pass_filter_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model low_pass_filter<float> 
Execute       schedule -model low_pass_filter<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.260 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling low_pass_filter<float>.
Execute       set_default_model low_pass_filter<float> 
Execute       bind -model low_pass_filter<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.260 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.bind.adb -f 
INFO-FLOW: Finish binding low_pass_filter<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clarke_direct_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clarke_direct<float> 
Execute       schedule -model clarke_direct<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling clarke_direct<float>.
Execute       set_default_model clarke_direct<float> 
Execute       bind -model clarke_direct<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.bind.adb -f 
INFO-FLOW: Finish binding clarke_direct<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'park_direct_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model park_direct<float> 
Execute       schedule -model park_direct<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling park_direct<float>.
Execute       set_default_model park_direct<float> 
Execute       bind -model park_direct<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.bind.adb -f 
INFO-FLOW: Finish binding park_direct<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PI_control_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PI_control<float> 
Execute       schedule -model PI_control<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling PI_control<float>.
Execute       set_default_model PI_control<float> 
Execute       bind -model PI_control<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.bind.adb -f 
INFO-FLOW: Finish binding PI_control<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoupling_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decoupling<float> 
Execute       schedule -model decoupling<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling decoupling<float>.
Execute       set_default_model decoupling<float> 
Execute       bind -model decoupling<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.bind.adb -f 
INFO-FLOW: Finish binding decoupling<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'park_inverse_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model park_inverse<float> 
Execute       schedule -model park_inverse<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling park_inverse<float>.
Execute       set_default_model park_inverse<float> 
Execute       bind -model park_inverse<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.bind.adb -f 
INFO-FLOW: Finish binding park_inverse<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clarke_inverse_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clarke_inverse<float> 
Execute       schedule -model clarke_inverse<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling clarke_inverse<float>.
Execute       set_default_model clarke_inverse<float> 
Execute       bind -model clarke_inverse<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.bind.adb -f 
INFO-FLOW: Finish binding clarke_inverse<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SVPWM_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SVPWM<float> 
Execute       schedule -model SVPWM<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.263 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling SVPWM<float>.
Execute       set_default_model SVPWM<float> 
Execute       bind -model SVPWM<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.263 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.bind.adb -f 
INFO-FLOW: Finish binding SVPWM<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'torque_foc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model torque_foc 
Execute       schedule -model torque_foc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.sched.adb -f 
INFO-FLOW: Finish scheduling torque_foc.
Execute       set_default_model torque_foc 
Execute       bind -model torque_foc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.bind.adb -f 
INFO-FLOW: Finish binding torque_foc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'manual_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model manual_control 
Execute       schedule -model manual_control 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.sched.adb -f 
INFO-FLOW: Finish scheduling manual_control.
Execute       set_default_model manual_control 
Execute       bind -model manual_control 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.bind.adb -f 
INFO-FLOW: Finish binding manual_control.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model foc 
Execute       schedule -model foc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.sched.adb -f 
INFO-FLOW: Finish scheduling foc.
Execute       set_default_model foc 
Execute       bind -model foc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.bind.adb -f 
INFO-FLOW: Finish binding foc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calibration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calibration 
Execute       schedule -model calibration 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.sched.adb -f 
INFO-FLOW: Finish scheduling calibration.
Execute       set_default_model calibration 
Execute       bind -model calibration 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.bind.adb -f 
INFO-FLOW: Finish binding calibration.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foc_frontend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model foc_frontend 
Execute       schedule -model foc_frontend 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.sched.adb -f 
INFO-FLOW: Finish scheduling foc_frontend.
Execute       set_default_model foc_frontend 
Execute       bind -model foc_frontend 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.32 sec.
Execute       db_write -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.bind.adb -f 
INFO-FLOW: Finish binding foc_frontend.
Execute       get_model_list foc_frontend -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 
Execute       rtl_gen_preprocess low_pass_filter<float> 
Execute       rtl_gen_preprocess clarke_direct<float> 
Execute       rtl_gen_preprocess park_direct<float> 
Execute       rtl_gen_preprocess PI_control<float> 
Execute       rtl_gen_preprocess decoupling<float> 
Execute       rtl_gen_preprocess park_inverse<float> 
Execute       rtl_gen_preprocess clarke_inverse<float> 
Execute       rtl_gen_preprocess SVPWM<float> 
Execute       rtl_gen_preprocess torque_foc 
Execute       rtl_gen_preprocess manual_control 
Execute       rtl_gen_preprocess foc 
Execute       rtl_gen_preprocess calibration 
Execute       rtl_gen_preprocess foc_frontend 
INFO-FLOW: Model list for RTL generation: low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 low_pass_filter<float> clarke_direct<float> park_direct<float> PI_control<float> decoupling<float> park_inverse<float> clarke_inverse<float> SVPWM<float> torque_foc manual_control foc calibration foc_frontend
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'low_pass_filter_float_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'low_pass_filter_float_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.266 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1 
Execute       gen_rtl low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1 
Execute       syn_report -csynth -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.adb 
Execute       db_write -model low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'low_pass_filter_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model low_pass_filter<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'low_pass_filter_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.266 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl low_pass_filter<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_low_pass_filter_float_s 
Execute       gen_rtl low_pass_filter<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_low_pass_filter_float_s 
Execute       syn_report -csynth -model low_pass_filter<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/low_pass_filter_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model low_pass_filter<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/low_pass_filter_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model low_pass_filter<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model low_pass_filter<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.adb 
Execute       db_write -model low_pass_filter<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info low_pass_filter<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clarke_direct_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model clarke_direct<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clarke_direct_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.268 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl clarke_direct<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_clarke_direct_float_s 
Execute       gen_rtl clarke_direct<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_clarke_direct_float_s 
Execute       syn_report -csynth -model clarke_direct<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/clarke_direct_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model clarke_direct<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/clarke_direct_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model clarke_direct<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model clarke_direct<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.adb 
Execute       db_write -model clarke_direct<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clarke_direct<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'park_direct_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model park_direct<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'park_direct_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.269 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl park_direct<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_park_direct_float_s 
Execute       gen_rtl park_direct<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_park_direct_float_s 
Execute       syn_report -csynth -model park_direct<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/park_direct_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model park_direct<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/park_direct_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model park_direct<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model park_direct<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.adb 
Execute       db_write -model park_direct<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info park_direct<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PI_control_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model PI_control<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PI_control_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.271 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl PI_control<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_PI_control_float_s 
Execute       gen_rtl PI_control<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_PI_control_float_s 
Execute       syn_report -csynth -model PI_control<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/PI_control_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model PI_control<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/PI_control_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model PI_control<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model PI_control<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.adb 
Execute       db_write -model PI_control<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PI_control<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoupling_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decoupling<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoupling_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.272 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl decoupling<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_decoupling_float_s 
Execute       gen_rtl decoupling<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_decoupling_float_s 
Execute       syn_report -csynth -model decoupling<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/decoupling_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decoupling<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/decoupling_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decoupling<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model decoupling<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.adb 
Execute       db_write -model decoupling<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decoupling<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'park_inverse_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model park_inverse<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'park_inverse_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.273 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl park_inverse<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_park_inverse_float_s 
Execute       gen_rtl park_inverse<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_park_inverse_float_s 
Execute       syn_report -csynth -model park_inverse<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/park_inverse_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model park_inverse<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/park_inverse_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model park_inverse<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model park_inverse<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.adb 
Execute       db_write -model park_inverse<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info park_inverse<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clarke_inverse_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model clarke_inverse<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clarke_inverse_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.274 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl clarke_inverse<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_clarke_inverse_float_s 
Execute       gen_rtl clarke_inverse<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_clarke_inverse_float_s 
Execute       syn_report -csynth -model clarke_inverse<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/clarke_inverse_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model clarke_inverse<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/clarke_inverse_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model clarke_inverse<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model clarke_inverse<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.adb 
Execute       db_write -model clarke_inverse<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clarke_inverse<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SVPWM_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model SVPWM<float> -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SVPWM_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.277 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl SVPWM<float> -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_SVPWM_float_s 
Execute       gen_rtl SVPWM<float> -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_SVPWM_float_s 
Execute       syn_report -csynth -model SVPWM<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/SVPWM_float_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model SVPWM<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/SVPWM_float_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model SVPWM<float> -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model SVPWM<float> -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.adb 
Execute       db_write -model SVPWM<float> -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SVPWM<float> -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'torque_foc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model torque_foc -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ierr_torque_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ierr_flux_s' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'torque_foc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.280 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl torque_foc -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_torque_foc 
Execute       gen_rtl torque_foc -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_torque_foc 
Execute       syn_report -csynth -model torque_foc -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/torque_foc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model torque_foc -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/torque_foc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model torque_foc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.6 sec.
Execute       db_write -model torque_foc -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.adb 
Execute       db_write -model torque_foc -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info torque_foc -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'manual_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model manual_control -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'manual_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.285 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl manual_control -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_manual_control 
Execute       gen_rtl manual_control -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_manual_control 
Execute       syn_report -csynth -model manual_control -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/manual_control_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model manual_control -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/manual_control_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model manual_control -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -model manual_control -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.adb 
Execute       db_write -model manual_control -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info manual_control -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model foc -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ierr_vel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ierr_torque' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Vq_limit_vel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Id_ref_vel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ierr_flux' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'foc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.290 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl foc -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_foc 
Execute       gen_rtl foc -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_foc 
Execute       syn_report -csynth -model foc -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/foc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model foc -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/foc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model foc -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.74 sec.
Execute       db_write -model foc -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.adb 
Execute       db_write -model foc -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info foc -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calibration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model calibration -top_prefix foc_frontend_ -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'calibration'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.295 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl calibration -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend_calibration 
Execute       gen_rtl calibration -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend_calibration 
Execute       syn_report -csynth -model calibration -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/calibration_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model calibration -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/calibration_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model calibration -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model calibration -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.adb 
Execute       db_write -model calibration -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info calibration -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foc_frontend' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model foc_frontend -top_prefix  -sub_prefix foc_frontend_ -mg_file /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/B_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/B_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/B_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/B_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/control' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foc_frontend/logger' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'foc_frontend' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'velocity_accum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Y1a_prev' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Y1b_prev' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Y2a_prev' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Y2b_prev' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'control', 'logger' and 'ap_local_deadlock' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'foc_frontend'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.296 GB.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       gen_rtl foc_frontend -istop -style xilinx -f -lang vhdl -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/vhdl/foc_frontend 
Execute       gen_rtl foc_frontend -istop -style xilinx -f -lang vlog -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/verilog/foc_frontend 
Execute       syn_report -csynth -model foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/foc_frontend_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/foc_frontend_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.64 sec.
Execute       db_write -model foc_frontend -f -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.adb 
Execute       db_write -model foc_frontend -bindview -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info foc_frontend -p /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend 
Execute       export_constraint_db -f -tool general -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.constraint.tcl 
Execute       syn_report -designview -model foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.design.xml 
Command       syn_report done; 0.67 sec.
Execute       syn_report -csynthDesign -model foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model foc_frontend -o /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks foc_frontend 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain foc_frontend 
INFO-FLOW: Model list for RTL component generation: low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1 low_pass_filter<float> clarke_direct<float> park_direct<float> PI_control<float> decoupling<float> park_inverse<float> clarke_inverse<float> SVPWM<float> torque_foc manual_control foc calibration foc_frontend
INFO-FLOW: Handling components in module [low_pass_filter_float_Pipeline_VITIS_LOOP_29_1] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
INFO-FLOW: Found component foc_frontend_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model foc_frontend_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [low_pass_filter_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.compgen.tcl 
INFO-FLOW: Found component foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Handling components in module [clarke_direct_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.compgen.tcl 
INFO-FLOW: Found component foc_frontend_sitofp_32s_32_4_no_dsp_1.
INFO-FLOW: Append model foc_frontend_sitofp_32s_32_4_no_dsp_1
INFO-FLOW: Found component foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [park_direct_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.compgen.tcl 
INFO-FLOW: Found component foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R.
INFO-FLOW: Append model foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R
INFO-FLOW: Found component foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R.
INFO-FLOW: Append model foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R
INFO-FLOW: Handling components in module [PI_control_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [decoupling_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [park_inverse_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [clarke_inverse_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [SVPWM_float_s] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [torque_foc] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.compgen.tcl 
INFO-FLOW: Handling components in module [manual_control] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.compgen.tcl 
INFO-FLOW: Handling components in module [foc] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.compgen.tcl 
INFO-FLOW: Found component foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Handling components in module [calibration] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.compgen.tcl 
INFO-FLOW: Handling components in module [foc_frontend] ... 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.tcl 
INFO-FLOW: Found component foc_frontend_buffer_velocity_RAM_AUTO_1R1W.
INFO-FLOW: Append model foc_frontend_buffer_velocity_RAM_AUTO_1R1W
INFO-FLOW: Found component foc_frontend_control_r_s_axi.
INFO-FLOW: Append model foc_frontend_control_r_s_axi
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Found component foc_frontend_regslice_both.
INFO-FLOW: Append model foc_frontend_regslice_both
INFO-FLOW: Append model low_pass_filter_float_Pipeline_VITIS_LOOP_29_1
INFO-FLOW: Append model low_pass_filter_float_s
INFO-FLOW: Append model clarke_direct_float_s
INFO-FLOW: Append model park_direct_float_s
INFO-FLOW: Append model PI_control_float_s
INFO-FLOW: Append model decoupling_float_s
INFO-FLOW: Append model park_inverse_float_s
INFO-FLOW: Append model clarke_inverse_float_s
INFO-FLOW: Append model SVPWM_float_s
INFO-FLOW: Append model torque_foc
INFO-FLOW: Append model manual_control
INFO-FLOW: Append model foc
INFO-FLOW: Append model calibration
INFO-FLOW: Append model foc_frontend
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: foc_frontend_flow_control_loop_pipe_sequential_init foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1 foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1 foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1 foc_frontend_sitofp_32s_32_4_no_dsp_1 foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1 foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1 foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1 foc_frontend_buffer_velocity_RAM_AUTO_1R1W foc_frontend_control_r_s_axi foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both foc_frontend_regslice_both low_pass_filter_float_Pipeline_VITIS_LOOP_29_1 low_pass_filter_float_s clarke_direct_float_s park_direct_float_s PI_control_float_s decoupling_float_s park_inverse_float_s clarke_inverse_float_s SVPWM_float_s torque_foc manual_control foc calibration foc_frontend
INFO-FLOW: Generating /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model foc_frontend_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model foc_frontend_sitofp_32s_32_4_no_dsp_1
INFO-FLOW: To file: write model foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R
INFO-FLOW: To file: write model foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R
INFO-FLOW: To file: write model foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model foc_frontend_buffer_velocity_RAM_AUTO_1R1W
INFO-FLOW: To file: write model foc_frontend_control_r_s_axi
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model foc_frontend_regslice_both
INFO-FLOW: To file: write model low_pass_filter_float_Pipeline_VITIS_LOOP_29_1
INFO-FLOW: To file: write model low_pass_filter_float_s
INFO-FLOW: To file: write model clarke_direct_float_s
INFO-FLOW: To file: write model park_direct_float_s
INFO-FLOW: To file: write model PI_control_float_s
INFO-FLOW: To file: write model decoupling_float_s
INFO-FLOW: To file: write model park_inverse_float_s
INFO-FLOW: To file: write model clarke_inverse_float_s
INFO-FLOW: To file: write model SVPWM_float_s
INFO-FLOW: To file: write model torque_foc
INFO-FLOW: To file: write model manual_control
INFO-FLOW: To file: write model foc
INFO-FLOW: To file: write model calibration
INFO-FLOW: To file: write model foc_frontend
INFO-FLOW: Generating /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/vhdl' dstVlogDir='/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/vlog' tclDir='/home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db' modelList='foc_frontend_flow_control_loop_pipe_sequential_init
foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1
foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1
foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1
foc_frontend_sitofp_32s_32_4_no_dsp_1
foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1
foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1
foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R
foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R
foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1
foc_frontend_buffer_velocity_RAM_AUTO_1R1W
foc_frontend_control_r_s_axi
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
low_pass_filter_float_Pipeline_VITIS_LOOP_29_1
low_pass_filter_float_s
clarke_direct_float_s
park_direct_float_s
PI_control_float_s
decoupling_float_s
park_inverse_float_s
clarke_inverse_float_s
SVPWM_float_s
torque_foc
manual_control
foc
calibration
foc_frontend
' expOnly='0'
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.compgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'foc_frontend_buffer_velocity_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.8 seconds; current allocated memory: 1.302 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name calibration
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/mklab/workspace/foc/foc-rewrite/foc/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='foc_frontend_flow_control_loop_pipe_sequential_init
foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1
foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1
foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1
foc_frontend_sitofp_32s_32_4_no_dsp_1
foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1
foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1
foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R
foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R
foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1
foc_frontend_buffer_velocity_RAM_AUTO_1R1W
foc_frontend_control_r_s_axi
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
low_pass_filter_float_Pipeline_VITIS_LOOP_29_1
low_pass_filter_float_s
clarke_direct_float_s
park_direct_float_s
PI_control_float_s
decoupling_float_s
park_inverse_float_s
clarke_inverse_float_s
SVPWM_float_s
torque_foc
manual_control
foc
calibration
foc_frontend
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/top-io-be.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.constraint.tcl 
Execute       sc_get_clocks foc_frontend 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_sitofp_32s_32_4_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_sitofp_32s_32_4_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_sitofp_64ns_32_4_no_dsp_1_ip.tcl 
Execute       source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_sitofp_64s_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} MODULE foc_frontend LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0}' bind_report_dict='TOP foc_frontend DATA {foc_frontend {DEPTH 1 CHILDREN {calibration torque_foc manual_control foc} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_378_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_392_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_24_fu_460_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buffer_velocity_U SOURCE {} VARIABLE buffer_velocity LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 239 BRAM 21 URAM 0}} calibration {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} torque_foc {DEPTH 2 CHILDREN {low_pass_filter_float_s clarke_direct_float_s park_direct_float_s PI_control_float_s PI_control_float_s decoupling_float_s park_inverse_float_s clarke_inverse_float_s SVPWM_float_s} BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U106 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:281 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_799_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_813_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_881_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_fu_903_p2 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:283 VARIABLE add_ln283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_fu_923_p2 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:284 VARIABLE add_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_1_fu_1020_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_1_fu_1034_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_5_fu_1102_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_2_fu_1132_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_2_fu_1146_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_10_fu_1213_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_3_fu_652_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_3_fu_666_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_12_fu_734_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 102 BRAM 8 URAM 0}} low_pass_filter_float_s {DEPTH 3 CHILDREN low_pass_filter_float_Pipeline_VITIS_LOOP_29_1 BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:26 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:27 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:35 VARIABLE vel_out LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:46 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:46 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U3 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:46 VARIABLE Y1a LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:47 VARIABLE mul6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:47 VARIABLE mul7 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U4 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:47 VARIABLE Y1b LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U5 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:57 VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:57 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:57 VARIABLE Y2a LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:58 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:58 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U3 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:58 VARIABLE Y2b LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 18 BRAM 0 URAM 0}} low_pass_filter_float_Pipeline_VITIS_LOOP_29_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_66_p2 SOURCE foc-rewrite/apc/src/FOC/../filter/filter.hpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} clarke_direct_float_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U22 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U21 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17 VARIABLE Ib_temp LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U22 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_fu_202_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_fu_220_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21 VARIABLE sub_ln21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_5_fu_247_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln25_fu_265_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25 VARIABLE sub_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 5 BRAM 0 URAM 0}} park_direct_float_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U35 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:22 VARIABLE Ialpha_cos LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U36 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:23 VARIABLE Ialpha_sin LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U37 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:24 VARIABLE Ibeta_cos LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U38 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:25 VARIABLE Ibeta_sin LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U33 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:27 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U34 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:28 VARIABLE dc_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_fu_254_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_272_p2 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:31 VARIABLE sub_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_2_fu_299_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_317_p2 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_direct.hpp:35 VARIABLE sub_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sine_d_U SOURCE {} VARIABLE sine_d LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cosine_d_U SOURCE {} VARIABLE cosine_d LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 4 URAM 0}} PI_control_float_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U51 SOURCE foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:21 VARIABLE err LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U51 SOURCE foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:22 VARIABLE ierr_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U52 SOURCE foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U53 SOURCE foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U51 SOURCE foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:24 VARIABLE control_law LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_fu_164_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln37_fu_182_p2 SOURCE foc-rewrite/apc/src/FOC/../PI_control/PI_control.hpp:37 VARIABLE sub_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 8 BRAM 0 URAM 0}} decoupling_float_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U64 SOURCE foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U64 SOURCE foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20 VARIABLE mul1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U62 SOURCE foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20 VARIABLE Flux_decoup LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U64 SOURCE foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U62 SOURCE foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21 VARIABLE add3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U65 SOURCE foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U63 SOURCE foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21 VARIABLE Torque_decoup LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}}} AREA {DSP 10 BRAM 0 URAM 0}} park_inverse_float_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U73 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:22 VARIABLE Vd_cos LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U74 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:23 VARIABLE Vd_sin LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U75 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:24 VARIABLE Vq_cos LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U76 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:25 VARIABLE Vq_sin LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U71 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:27 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U72 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:28 VARIABLE dc_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_fu_254_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_272_p2 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:31 VARIABLE sub_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_1_fu_299_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_317_p2 SOURCE foc-rewrite/apc/src/FOC/../park_transform/park_inverse.hpp:35 VARIABLE sub_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sine_i_U SOURCE {} VARIABLE sine_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cosine_i_U SOURCE {} VARIABLE cosine_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 4 URAM 0}} clarke_inverse_float_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U88 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:19 VARIABLE Vbeta_temp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U86 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U88 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:20 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U87 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21 VARIABLE sub3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U89 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:21 VARIABLE dc_11 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_fu_179_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln24_fu_197_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:24 VARIABLE sub_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_3_fu_332_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln28_fu_350_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:28 VARIABLE sub_ln28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_4_fu_377_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_fu_395_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/clark_inverse.hpp:32 VARIABLE sub_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 10 BRAM 0 URAM 0}} SVPWM_float_s {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U101 SOURCE foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:17 VARIABLE offset LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U98 SOURCE foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:19 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_312_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_326_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_41_fu_394_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:24 VARIABLE dc_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_8_fu_451_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_7_fu_465_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_44_fu_533_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U100 SOURCE foc-rewrite/apc/src/FOC/../SVPWM/svpwm.h:29 VARIABLE dc_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_9_fu_590_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_8_fu_604_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_47_fu_672_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 9 BRAM 0 URAM 0}} manual_control {DEPTH 2 CHILDREN {park_inverse_float_s clarke_inverse_float_s SVPWM_float_s} BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U130 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:40 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_610_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_624_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_18_fu_692_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_714_p2 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_750_p2 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_4_fu_442_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_1_fu_456_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_21_fu_524_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 37 BRAM 4 URAM 0}} foc {DEPTH 2 CHILDREN {low_pass_filter_float_s clarke_direct_float_s PI_control_float_s park_direct_float_s decoupling_float_s park_inverse_float_s clarke_inverse_float_s SVPWM_float_s} BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U143 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:126 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_757_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_771_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_28_fu_839_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_861_p2 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:128 VARIABLE add_ln128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_881_p2 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:129 VARIABLE add_ln129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln12_fu_986_p2 SOURCE foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12 VARIABLE sub_ln12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U144 SOURCE foc-rewrite/apc/src/FOC/foc.cpp:189 VARIABLE Vq LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U144 SOURCE foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U145 SOURCE foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27 VARIABLE mul1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U143 SOURCE foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U151 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U143 SOURCE foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27 VARIABLE err_V LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U144 SOURCE foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:35 VARIABLE err_V_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U143 SOURCE foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:40 VARIABLE x_assign_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U151 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8 VARIABLE tmp_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_5_fu_1263_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_4_fu_1277_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_32_fu_1345_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_6_fu_1396_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_5_fu_1410_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_35_fu_1478_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_7_fu_1521_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344 VARIABLE add_ln344_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_6_fu_1535_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_37_fu_1603_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 100 BRAM 8 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.313 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for foc_frontend.
INFO: [VLOG 209-307] Generating Verilog RTL for foc_frontend.
Execute       syn_report -model foc_frontend -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 15.63 sec.
Command   csynth_design done; 66.96 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63.04 seconds. CPU system time: 3.24 seconds. Elapsed time: 66.96 seconds; current allocated memory: 3.598 MB.
Command ap_source done; 67.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/mklab/workspace/foc/foc-rewrite/foc opened at Mon Oct 17 13:30:49 CEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/mklab/workspace/foc/foc-rewrite 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mklab/workspace/foc/foc-rewrite
Execute     config_export -output=/home/mklab/workspace/foc/foc-rewrite 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.2 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/mklab/workspace/foc/foc-rewrite -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mklab/workspace/foc/foc-rewrite -rtl verilog -vivado_clock 10 
Execute   source ./foc-rewrite/foc/directives.tcl 
Execute     set_directive_top -name foc_frontend foc_frontend 
INFO: [HLS 200-1510] Running: set_directive_top -name foc_frontend foc_frontend 
Execute   export_design -rtl verilog -format ip_catalog -output /home/mklab/workspace/foc/foc-rewrite 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/mklab/workspace/foc/foc-rewrite 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=/home/mklab/workspace/foc/foc-rewrite -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=foc_frontend xml_exists=0
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to foc_frontend
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=38 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='foc_frontend_flow_control_loop_pipe_sequential_init
foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1
foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1
foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1
foc_frontend_sitofp_32s_32_4_no_dsp_1
foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1
foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1
foc_frontend_park_direct_float_s_sine_d_ROM_AUTO_1R
foc_frontend_park_direct_float_s_cosine_d_ROM_AUTO_1R
foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1
foc_frontend_buffer_velocity_RAM_AUTO_1R1W
foc_frontend_control_r_s_axi
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
foc_frontend_regslice_both
low_pass_filter_float_Pipeline_VITIS_LOOP_29_1
low_pass_filter_float_s
clarke_direct_float_s
park_direct_float_s
PI_control_float_s
decoupling_float_s
park_inverse_float_s
clarke_inverse_float_s
SVPWM_float_s
torque_foc
manual_control
foc
calibration
foc_frontend
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/top-io-be.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_Pipeline_VITIS_LOOP_29_1.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/low_pass_filter_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_direct_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_direct_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/PI_control_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/decoupling_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/park_inverse_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/clarke_inverse_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/SVPWM_float_s.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/torque_foc.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/manual_control.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/calibration.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.constraint.tcl 
Execute     sc_get_clocks foc_frontend 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_frontend_sitofp_32s_32_4_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_sitofp_32s_32_4_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_sitofp_64ns_32_4_no_dsp_1_ip.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/impl/misc/foc_sitofp_64s_32_4_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to foc_frontend
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.compgen.dataonly.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=foc_frontend
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.rtl_wrap.cfg.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.constraint.tcl 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/foc_frontend.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mklab/workspace/foc/foc-rewrite/foc/.autopilot/db/global.setting.tcl 
Execute     source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/mklab/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/mklab/workspace/foc/foc-rewrite/foc/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/mklab/workspace/foc/foc-rewrite/foc/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s foc-rewrite/export.zip 
INFO: [HLS 200-802] Generated output file foc-rewrite/export.zip
Command   export_design done; 19.99 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.12 seconds. CPU system time: 1.47 seconds. Elapsed time: 19.99 seconds; current allocated memory: -926.359 MB.
Command ap_source done; 20.3 sec.
Execute cleanup_all 
