- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx942
- [Device 0049, Device 0050]
- Activation: false
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: none
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: []
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DataTypeA: 11
  DataTypeB: 4
  DataTypeE: 4
  DestDataType: 4
  F32XdlMathOp: 0
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  MirrorDimsMetadata: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 0
  StridedBatched: true
  SupportUserArgs: false
  TLUA: true
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 0
  UseBeta: true
  UseBias: 0
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: ''
  UseScaleAlphaVec: 0
  UseScaleCD: false
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU2_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU2_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU2_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU2_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU3_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU3_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU3_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU3_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU4_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU4_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU4_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 5
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU5_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 5
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU5_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 5
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU5_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 5
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU5_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU6_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU6_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU6_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU6_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 7
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU7_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 7
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU7_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 7
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU7_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 7
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU7_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU8_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU8_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU9_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU9_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 9
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU9_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 31
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU9_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 10
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 32
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU10_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 10]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 10
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 33
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU10_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 10]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 10
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 34
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU10_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 10]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 10
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 35
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU10_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 10]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 11
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 36
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU11_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 11]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 11
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 37
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU11_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 11]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 11
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 38
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU11_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 11]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 11
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 39
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU11_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 11]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 12
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 40
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU12_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 12]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 12
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 41
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU12_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 12]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 12
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 42
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU12_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 12]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 12
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 43
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU12_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 12]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 13
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 44
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU13_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 13]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 13
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 45
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU13_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 13]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 13
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 46
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU13_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 13]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 13
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 47
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU13_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 13]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 14
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 48
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU14_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 14]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 14
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 49
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU14_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 14]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 14
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 50
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU14_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 14]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 14
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 51
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU14_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 14]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 15
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 52
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU15_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 15]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 15
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 53
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU15_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 15]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 15
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 54
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU15_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 15]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 15
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 55
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU15_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 15]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 16
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 56
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU16_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 16]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 16
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 57
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU16_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 16]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 16
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 58
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU16_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 16]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 16
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 59
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU16_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 16]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 17
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 60
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU17_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 17]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 17
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 61
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU17_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 17]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 17
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 62
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU17_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 17]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 17
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 63
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU17_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 17]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 18
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 64
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU18_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 18]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 18
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 65
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU18_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 18]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 18
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 66
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU18_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 18]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 18
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 67
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU18_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 18]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 19
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 68
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU19_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 19]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 19
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 69
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU19_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 19]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 19
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 70
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU19_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 19]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 19
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 71
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU19_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 19]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 20
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 72
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU20_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 20]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 20
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 73
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU20_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 20]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 20
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 74
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU20_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 20]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 20
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 75
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU20_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 20]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 21
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 76
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU21_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 21]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 21
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 77
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU21_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 21]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 21
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 78
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU21_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 21]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 21
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 79
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU21_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 21]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 22
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 80
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU22_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 22]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 22
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 81
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU22_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 22]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 22
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 82
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU22_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 22]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 22
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 83
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU22_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 22]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 23
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 84
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU23_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 23]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 23
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 85
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU23_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 23]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 23
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 86
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU23_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 23]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 23
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 87
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU23_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 23]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 24
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 88
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU24_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 24]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 24
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 89
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU24_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 24]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 24
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 90
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU24_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 24]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 24
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 91
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU24_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 24]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 25
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 92
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU25_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 25]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 25
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 93
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU25_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 25]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 25
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 94
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU25_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 25]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 25
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 95
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU25_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 25]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 26
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 96
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU26_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 26]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 26
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 97
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU26_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 26]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 26
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 98
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU26_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 26]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 26
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 99
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU26_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 26]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 27
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 100
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU27_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 27]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 27
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 101
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU27_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 27]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 27
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 102
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU27_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 27]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 27
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 103
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU27_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 27]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 28
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 104
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU28_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 28]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 28
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 105
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU28_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 28]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 28
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 106
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU28_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 28]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 28
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 107
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU28_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 28]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 29
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 108
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU29_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 29]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 29
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 109
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU29_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 29]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 29
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 110
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU29_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 29]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 29
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 111
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU29_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 29]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 30
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 112
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU30_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 30]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 30
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 113
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU30_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 30]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 30
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 114
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU30_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 30]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 30
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 115
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU30_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 30]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 31
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 116
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU31_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 31]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 31
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 117
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU31_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 31]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 31
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 118
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU31_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 31]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 31
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 119
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU31_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 31]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_16_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 120
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU32_GSUAMBSK_LBSPPA2048_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_1_NLCA1_NLCB1_SS0_SVW8_TLDS1_VWA2_WG64_4_1_WGM8
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_10_Freesize_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 19200
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19200
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 121
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x128_MI16x16x1_SN_LDSB1_GSU32_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_30_Freesize_gfx942
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 32
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 1280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9728
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PreloadKernArgs: false
    SolutionIndex: 122
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT128x16x64_MI16x16x1_SN_LDSB1_GSU32_LBSPPA2048_LPA32_MIWT2_1_SVW8_VWA2_WG64_4_1_WGM1
    StaggerU: 4
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: CustomGSUs_Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_15_Equality_gfx942
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 32
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomWGM: true, SupportUserGSU: true}
    KernelNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1
    LSCA: 64
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2304
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8448
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 1
    NonTemporalD: 1
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 123
    SolutionNameMin: Cijk_Ailk_Bljk_F8H_HHS_BH_MT64x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU32_GSUAMBSK_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NLCA1_NLCB1_SS0_SVW4_TLDS1_VWA1_WG64_4_1_WGM1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 32]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
- 
- 
- 
- 
- DeviceEfficiency
- FreeSize
