Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Feb 13 19:27:17 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 5.313ns (58.002%)  route 3.847ns (41.998%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_2/O
                         net (fo=10, routed)          1.834     3.298    io_led[2][7]_INST_0_i_2_n_0
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.119     3.417 r  io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.013     5.430    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.730     9.160 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     9.160    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.150ns  (logic 5.109ns (55.836%)  route 4.041ns (44.164%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_2/O
                         net (fo=10, routed)          1.981     3.444    io_led[2][7]_INST_0_i_2_n_0
    SLICE_X65Y69         LUT3 (Prop_lut3_I2_O)        0.124     3.568 r  io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.060     5.629    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521     9.150 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     9.150    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.986ns  (logic 5.331ns (59.330%)  route 3.655ns (40.670%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_2/O
                         net (fo=10, routed)          1.981     3.444    io_led[2][7]_INST_0_i_2_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.118     3.562 r  io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.674     5.236    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.749     8.986 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     8.986    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 5.351ns (59.825%)  route 3.593ns (40.175%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[0][0]_INST_0_i_1/O
                         net (fo=3, routed)           1.915     3.389    io_led[0]_OBUF[0]
    SLICE_X65Y67         LUT3 (Prop_lut3_I1_O)        0.150     3.539 r  io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.678     5.217    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.727     8.944 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     8.944    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.938ns  (logic 5.180ns (57.957%)  route 3.758ns (42.043%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[0][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_led[0][7]_INST_0_i_1/O
                         net (fo=2, routed)           1.851     3.376    io_led[0]_OBUF[7]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.500 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           1.907     5.406    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531     8.938 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     8.938    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 5.312ns (59.652%)  route 3.593ns (40.348%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_2/O
                         net (fo=10, routed)          1.528     2.992    io_led[2][7]_INST_0_i_2_n_0
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.118     3.110 r  io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.065     5.175    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.731     8.905 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     8.905    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 5.137ns (57.848%)  route 3.743ns (42.152%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_led[2][7]_INST_0_i_2/O
                         net (fo=10, routed)          2.218     3.681    io_led[2][7]_INST_0_i_2_n_0
    SLICE_X65Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.805 r  io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.525     5.331    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.549     8.880 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     8.880    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 5.121ns (57.708%)  route 3.753ns (42.292%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_led[2][7]_INST_0_i_2/O
                         net (fo=10, routed)          1.834     3.298    io_led[2][7]_INST_0_i_2_n_0
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.422 r  io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.919     5.341    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534     8.875 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     8.875    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 5.121ns (58.479%)  route 3.636ns (41.521%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=4, routed)           1.827     3.298    io_led[0]_OBUF[1]
    SLICE_X65Y67         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.809     5.231    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526     8.756 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     8.756    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 5.172ns (59.550%)  route 3.513ns (40.450%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_led[0][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.596     3.115    io_led[0]_OBUF[6]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.124     3.239 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           1.917     5.156    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529     8.685 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     8.685    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.485ns (75.819%)  route 0.474ns (24.181%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=4, routed)           0.474     0.713    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     1.959 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     1.959    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.488ns (75.852%)  route 0.474ns (24.148%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_led[0][0]_INST_0_i_1/O
                         net (fo=3, routed)           0.474     0.715    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     1.962 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     1.962    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.528ns (77.782%)  route 0.437ns (22.218%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_led[0][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.437     0.723    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     1.965 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     1.965    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][7]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.534ns (77.851%)  route 0.437ns (22.149%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[0][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_led[0][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.437     0.729    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     1.971 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     1.971    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.504ns (69.235%)  route 0.668ns (30.765%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[0][3]_INST_0_i_1/O
                         net (fo=4, routed)           0.668     0.922    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     2.173 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     2.173    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.505ns (69.243%)  route 0.668ns (30.757%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[0][2]_INST_0_i_1/O
                         net (fo=4, routed)           0.668     0.922    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     2.173 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     2.173    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.548ns (68.593%)  route 0.709ns (31.407%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_led[0][2]_INST_0_i_1/O
                         net (fo=4, routed)           0.429     0.682    io_led[0]_OBUF[2]
    SLICE_X65Y69         LUT5 (Prop_lut5_I1_O)        0.045     0.727 r  io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.280     1.007    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.257 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.257    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.479ns (65.195%)  route 0.789ns (34.805%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_led[0][5]_INST_0_i_1/O
                         net (fo=2, routed)           0.789     1.019    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     2.268 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     2.268    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.568ns (64.591%)  route 0.859ns (35.409%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_led[0][4]_INST_0_i_1/O
                         net (fo=7, routed)           0.532     0.767    io_led[0]_OBUF[4]
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.044     0.811 r  io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.328     1.139    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.288     2.427 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     2.427    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------





