[View]
Entity=testbench_for_rom
Architecture=
TopLevelType=2
[file:.\src\main.vhd]
Enabled=1
[file:.\src\mainRegisters.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\ControlUnit.vhd]
Enabled=1
[file:.\src\IR_PC.vhd]
Enabled=1
[file:.\src\MUX.vhd]
Enabled=1
[file:.\src\ROM.vhd]
Enabled=1
[file:.\src\TestBench\main_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\main_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\mainregisters_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\mainregisters_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\alu_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\alu_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\controlunit_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\controlunit_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\ir_pc_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\ir_pc_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\mux_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\mux_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\rom_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\rom_TB_runtest.do]
Enabled=1
[file:.\src\untitled.asdb]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\mainregisters.asdb]
Enabled=1
[file:.\src\mainregisters.awc]
Enabled=1
[file:.\src\alu.asdb]
Enabled=1
[file:.\src\alu.awc]
Enabled=1
[file:.\src\controlUnit.asdb]
Enabled=1
[file:.\src\controlUnit.awc]
Enabled=1
[file:.\src\IR_PC.asdb]
Enabled=1
[file:.\src\IR_PC.awc]
Enabled=1
[file:.\src\MUX.asdb]
Enabled=1
[file:.\src\MUX.awc]
Enabled=1
[file:.\src\ROM.asdb]
Enabled=1
[file:.\src\ROM.awc]
Enabled=1
