{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714486522288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714486522288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 17:15:22 2024 " "Processing started: Tue Apr 30 17:15:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714486522288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714486522288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aesEncrypt -c aesEncrypt " "Command: quartus_map --read_settings_files=on --write_settings_files=off aesEncrypt -c aesEncrypt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714486522288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714486522529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714486522529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 main.v(747) " "Verilog HDL Declaration information at main.v(747): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 747 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 main.v(748) " "Verilog HDL Declaration information at main.v(748): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 748 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 main.v(749) " "Verilog HDL Declaration information at main.v(749): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 749 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 main.v(750) " "Verilog HDL Declaration information at main.v(750): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 750 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 main.v(752) " "Verilog HDL Declaration information at main.v(752): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 752 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 main.v(753) " "Verilog HDL Declaration information at main.v(753): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 753 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 main.v(754) " "Verilog HDL Declaration information at main.v(754): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 754 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 main.v(755) " "Verilog HDL Declaration information at main.v(755): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 755 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714486528129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/downloads/main.v 10 10 " "Found 10 design units, including 10 entities, in source file /users/youss/downloads/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 aesEncrypt " "Found entity 1: aesEncrypt" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "2 keySchedule " "Found entity 2: keySchedule" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "3 ShiftRows " "Found entity 3: ShiftRows" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "4 round " "Found entity 4: round" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "5 MixColumns " "Found entity 5: MixColumns" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "6 MxColumns " "Found entity 6: MxColumns" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "7 SubBytes " "Found entity 7: SubBytes" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "8 sbox " "Found entity 8: sbox" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "9 add3 " "Found entity 9: add3" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 1075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""} { "Info" "ISGN_ENTITY_NAME" "10 binary_to_BCD " "Found entity 10: binary_to_BCD" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 1096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714486528131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/downloads/aesencrypt_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/youss/downloads/aesencrypt_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Encrypt_tb " "Found entity 1: AES_Encrypt_tb" {  } { { "../aesEncrypt_tb.v" "" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714486528132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714486528132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_Encrypt_tb " "Elaborating entity \"AES_Encrypt_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714486528152 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk aesEncrypt_tb.v(6) " "Verilog HDL warning at aesEncrypt_tb.v(6): assignments to clk create a combinational loop" {  } { { "../aesEncrypt_tb.v" "" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 6 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1714486528153 "|AES_Encrypt_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "aesEncrypt_tb.v(25) " "Verilog HDL warning at aesEncrypt_tb.v(25): ignoring unsupported system task" {  } { { "../aesEncrypt_tb.v" "" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714486528153 "|AES_Encrypt_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "aesEncrypt_tb.v(29) " "Verilog HDL warning at aesEncrypt_tb.v(29): ignoring unsupported system task" {  } { { "../aesEncrypt_tb.v" "" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714486528153 "|AES_Encrypt_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "aesEncrypt_tb.v(33) " "Verilog HDL warning at aesEncrypt_tb.v(33): ignoring unsupported system task" {  } { { "../aesEncrypt_tb.v" "" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1714486528153 "|AES_Encrypt_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:a " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:a\"" {  } { { "../aesEncrypt_tb.v" "a" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486528154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule aesEncrypt:a\|keySchedule:ke " "Elaborating entity \"keySchedule\" for hierarchy \"aesEncrypt:a\|keySchedule:ke\"" {  } { { "../main.v" "ke" { Text "C:/Users/youss/Downloads/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round aesEncrypt:a\|round:rndx " "Elaborating entity \"round\" for hierarchy \"aesEncrypt:a\|round:rndx\"" {  } { { "../main.v" "rndx" { Text "C:/Users/youss/Downloads/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes aesEncrypt:a\|round:rndx\|SubBytes:s " "Elaborating entity \"SubBytes\" for hierarchy \"aesEncrypt:a\|round:rndx\|SubBytes:s\"" {  } { { "../main.v" "s" { Text "C:/Users/youss/Downloads/main.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aesEncrypt:a\|round:rndx\|SubBytes:s\|sbox:b0 " "Elaborating entity \"sbox\" for hierarchy \"aesEncrypt:a\|round:rndx\|SubBytes:s\|sbox:b0\"" {  } { { "../main.v" "b0" { Text "C:/Users/youss/Downloads/main.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows aesEncrypt:a\|round:rndx\|ShiftRows:sr " "Elaborating entity \"ShiftRows\" for hierarchy \"aesEncrypt:a\|round:rndx\|ShiftRows:sr\"" {  } { { "../main.v" "sr" { Text "C:/Users/youss/Downloads/main.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns aesEncrypt:a\|round:rndx\|MixColumns:mx " "Elaborating entity \"MixColumns\" for hierarchy \"aesEncrypt:a\|round:rndx\|MixColumns:mx\"" {  } { { "../main.v" "mx" { Text "C:/Users/youss/Downloads/main.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MxColumns aesEncrypt:a\|round:rndx\|MixColumns:mx\|MxColumns:mix0 " "Elaborating entity \"MxColumns\" for hierarchy \"aesEncrypt:a\|round:rndx\|MixColumns:mx\|MxColumns:mix0\"" {  } { { "../main.v" "mix0" { Text "C:/Users/youss/Downloads/main.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(770) " "Verilog HDL assignment warning at main.v(770): truncated value with size 8 to match size of target (1)" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714486529373 "|AES_Encrypt_tb|aesEncrypt:a|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(774) " "Verilog HDL assignment warning at main.v(774): truncated value with size 8 to match size of target (1)" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714486529374 "|AES_Encrypt_tb|aesEncrypt:a|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(778) " "Verilog HDL assignment warning at main.v(778): truncated value with size 8 to match size of target (1)" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714486529374 "|AES_Encrypt_tb|aesEncrypt:a|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 main.v(782) " "Verilog HDL assignment warning at main.v(782): truncated value with size 8 to match size of target (1)" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714486529374 "|AES_Encrypt_tb|aesEncrypt:a|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:b " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:b\"" {  } { { "../aesEncrypt_tb.v" "b" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 12 main.v(45) " "Verilog HDL assignment warning at main.v(45): truncated value with size 128 to match size of target (12)" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714486529547 "|AES_Encrypt_tb|aesEncrypt:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule aesEncrypt:b\|keySchedule:ke " "Elaborating entity \"keySchedule\" for hierarchy \"aesEncrypt:b\|keySchedule:ke\"" {  } { { "../main.v" "ke" { Text "C:/Users/youss/Downloads/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486529960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:c " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:c\"" {  } { { "../aesEncrypt_tb.v" "c" { Text "C:/Users/youss/Downloads/aesEncrypt_tb.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486530084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 14 main.v(45) " "Verilog HDL assignment warning at main.v(45): truncated value with size 128 to match size of target (14)" {  } { { "../main.v" "" { Text "C:/Users/youss/Downloads/main.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714486530244 "|AES_Encrypt_tb|aesEncrypt:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule aesEncrypt:c\|keySchedule:ke " "Elaborating entity \"keySchedule\" for hierarchy \"aesEncrypt:c\|keySchedule:ke\"" {  } { { "../main.v" "ke" { Text "C:/Users/youss/Downloads/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714486530687 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1714486532437 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714486532447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/youss/Downloads/AESMAIn/output_files/aesEncrypt.map.smsg " "Generated suppressed messages file C:/Users/youss/Downloads/AESMAIn/output_files/aesEncrypt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714486532471 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5142 " "Peak virtual memory: 5142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714486532509 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 17:15:32 2024 " "Processing ended: Tue Apr 30 17:15:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714486532509 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714486532509 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714486532509 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714486532509 ""}
