// Seed: 2378683576
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  logic id_6;
  assign id_6 = id_6;
  logic id_7;
  always @(posedge id_7 or posedge 1) begin
    id_1 = id_6 == 1;
    id_7 = 1;
  end
  logic id_8;
endmodule
