

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Sun Aug 11 14:02:20 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       OPT_AP_LP_0
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    18.460|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  176|  176|  176|  176|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_438  |soft_max  |   64|   64|   64|   64|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  110|  110|        11|          -|          -|    10|    no    |
        | + Flat_Loop  |    7|    7|         4|          2|          1|     3|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      -|       0|    390|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    1766|   1745|    -|
|Memory           |        4|      -|       8|      2|    0|
|Multiplexer      |        -|      -|       -|    263|    -|
|Register         |        -|      -|     232|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     12|    2006|   2400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      5|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+------+------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+----------+---------+-------+------+------+-----+
    |grp_soft_max_fu_438  |soft_max  |        0|      2|  1766|  1745|    0|
    +---------------------+----------+---------+-------+------+------+-----+
    |Total                |          |        0|      2|  1766|  1745|    0|
    +---------------------+----------+---------+-------+------+------+-----+

    * DSP48E: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |cnn_mac_muladd_13ckv_U2346  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2347  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2348  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2349  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2350  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2351  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2352  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2353  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2354  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    |cnn_mac_muladd_13ckv_U2355  |cnn_mac_muladd_13ckv  | i0 * i1 + i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_array_V_U        |dense_out_dense_acjv  |        1|  0|   0|    0|    10|   14|     1|          140|
    |dense_out_weights_V_U  |dense_out_dense_ochv  |        3|  0|   0|    0|   300|    9|     1|         2700|
    |dense_out_bias_V_U     |dense_out_dense_ociv  |        0|  8|   2|    0|    10|    8|     1|           80|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        4|  8|   2|    0|   320|   31|     3|         2920|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_10_fu_777_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_11_fu_783_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_12_fu_822_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_13_fu_828_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_14_fu_867_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_15_fu_873_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_16_fu_912_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_17_fu_918_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_18_fu_957_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_19_fu_963_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_1_fu_535_p2   |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_2_fu_582_p2   |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_3_fu_588_p2   |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_4_fu_628_p2   |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_5_fu_634_p2   |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_6_fu_674_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_7_fu_680_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_8_fu_726_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_9_fu_732_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_fu_529_p2     |     +    |      0|  0|   8|           9|           9|
    |add_ln46_10_fu_985_p2    |     +    |      0|  0|  12|           3|           2|
    |add_ln46_11_fu_991_p2    |     +    |      0|  0|  12|           3|           2|
    |add_ln46_1_fu_644_p2     |     +    |      0|  0|  15|           6|           2|
    |add_ln46_2_fu_696_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln46_3_fu_748_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln46_4_fu_793_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln46_5_fu_838_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln46_6_fu_883_p2     |     +    |      0|  0|  15|           6|           4|
    |add_ln46_7_fu_928_p2     |     +    |      0|  0|  15|           6|           4|
    |add_ln46_8_fu_973_p2     |     +    |      0|  0|  15|           5|           4|
    |add_ln46_9_fu_979_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln46_fu_598_p2       |     +    |      0|  0|  15|           5|           2|
    |d_fu_477_p2              |     +    |      0|  0|  13|           4|           1|
    |dense_array_V_d0         |     +    |      0|  0|  19|          14|          14|
    |icmp_ln41_fu_471_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln46_fu_495_p2      |   icmp   |      0|  0|  11|           5|           3|
    |or_ln46_fu_552_p2        |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 390|         288|         253|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_f_0_0_phi_fu_430_p4         |   9|          2|    5|         10|
    |ap_phi_mux_indvars_iv14_phi_fu_406_p4  |   9|          2|    3|          6|
    |ap_phi_mux_indvars_iv22_phi_fu_394_p4  |   9|          2|    3|          6|
    |ap_phi_mux_indvars_iv34_phi_fu_382_p4  |   9|          2|    3|          6|
    |d_0_reg_367                            |   9|          2|    4|          8|
    |dense_array_V_address0                 |  15|          3|    4|         12|
    |dense_array_V_ce0                      |  15|          3|    1|          3|
    |dense_array_V_ce1                      |   9|          2|    1|          2|
    |dense_array_V_we1                      |   9|          2|    1|          2|
    |dense_out_weights_V_address0           |  15|          3|    9|         27|
    |dense_out_weights_V_address1           |  15|          3|    9|         27|
    |dense_out_weights_V_address2           |  15|          3|    9|         27|
    |dense_out_weights_V_address3           |  15|          3|    9|         27|
    |dense_out_weights_V_address4           |  15|          3|    9|         27|
    |f_0_0_reg_426                          |   9|          2|    5|         10|
    |indvars_iv14_reg_402                   |   9|          2|    3|          6|
    |indvars_iv22_reg_390                   |   9|          2|    3|          6|
    |indvars_iv34_reg_378                   |   9|          2|    3|          6|
    |p_Val2_0_reg_414                       |   9|          2|   14|         28|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 263|         55|  100|        256|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_10_reg_1523              |   3|   0|    3|          0|
    |add_ln46_11_reg_1528              |   3|   0|    3|          0|
    |add_ln46_8_reg_1513               |   5|   0|    5|          0|
    |add_ln46_9_reg_1518               |   3|   0|    3|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |d_0_reg_367                       |   4|   0|    4|          0|
    |d_reg_1344                        |   4|   0|    4|          0|
    |dense_2_out_0_V_loa_1_reg_1483    |  13|   0|   13|          0|
    |dense_2_out_0_V_loa_reg_1453      |  13|   0|   13|          0|
    |dense_2_out_1_V_loa_1_reg_1493    |  13|   0|   13|          0|
    |dense_2_out_1_V_loa_reg_1458      |  13|   0|   13|          0|
    |dense_2_out_2_V_loa_reg_1463      |  13|   0|   13|          0|
    |dense_2_out_3_V_loa_reg_1468      |  13|   0|   13|          0|
    |dense_2_out_4_V_loa_reg_1473      |  13|   0|   13|          0|
    |f_0_0_cast1_reg_1377              |   5|   0|    6|          1|
    |f_0_0_reg_426                     |   5|   0|    5|          0|
    |grp_soft_max_fu_438_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln46_reg_1373                |   1|   0|    1|          0|
    |icmp_ln46_reg_1373_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv14_reg_402              |   3|   0|    3|          0|
    |indvars_iv22_reg_390              |   3|   0|    3|          0|
    |indvars_iv34_reg_378              |   3|   0|    3|          0|
    |p_Val2_0_reg_414                  |  14|   0|   14|          0|
    |reg_451                           |   9|   0|    9|          0|
    |reg_455                           |   9|   0|    9|          0|
    |reg_459                           |   9|   0|    9|          0|
    |reg_463                           |   9|   0|    9|          0|
    |reg_467                           |   9|   0|    9|          0|
    |tmp_73_reg_1533                   |  14|   0|   14|          0|
    |zext_ln1117_2_reg_1436            |   3|   0|   64|         61|
    |zext_ln46_1_reg_1366              |   4|   0|    9|          5|
    |zext_ln46_reg_1355                |   4|   0|   10|          6|
    |zext_ln48_reg_1349                |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 232|   0|  365|        133|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |    dense_out    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |    dense_out    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |    dense_out    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |    dense_out    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |    dense_out    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |    dense_out    | return value |
|dense_2_out_0_V_address0  | out |    3|  ap_memory | dense_2_out_0_V |     array    |
|dense_2_out_0_V_ce0       | out |    1|  ap_memory | dense_2_out_0_V |     array    |
|dense_2_out_0_V_q0        |  in |   13|  ap_memory | dense_2_out_0_V |     array    |
|dense_2_out_0_V_address1  | out |    3|  ap_memory | dense_2_out_0_V |     array    |
|dense_2_out_0_V_ce1       | out |    1|  ap_memory | dense_2_out_0_V |     array    |
|dense_2_out_0_V_q1        |  in |   13|  ap_memory | dense_2_out_0_V |     array    |
|dense_2_out_1_V_address0  | out |    3|  ap_memory | dense_2_out_1_V |     array    |
|dense_2_out_1_V_ce0       | out |    1|  ap_memory | dense_2_out_1_V |     array    |
|dense_2_out_1_V_q0        |  in |   13|  ap_memory | dense_2_out_1_V |     array    |
|dense_2_out_1_V_address1  | out |    3|  ap_memory | dense_2_out_1_V |     array    |
|dense_2_out_1_V_ce1       | out |    1|  ap_memory | dense_2_out_1_V |     array    |
|dense_2_out_1_V_q1        |  in |   13|  ap_memory | dense_2_out_1_V |     array    |
|dense_2_out_2_V_address0  | out |    3|  ap_memory | dense_2_out_2_V |     array    |
|dense_2_out_2_V_ce0       | out |    1|  ap_memory | dense_2_out_2_V |     array    |
|dense_2_out_2_V_q0        |  in |   13|  ap_memory | dense_2_out_2_V |     array    |
|dense_2_out_2_V_address1  | out |    3|  ap_memory | dense_2_out_2_V |     array    |
|dense_2_out_2_V_ce1       | out |    1|  ap_memory | dense_2_out_2_V |     array    |
|dense_2_out_2_V_q1        |  in |   13|  ap_memory | dense_2_out_2_V |     array    |
|dense_2_out_3_V_address0  | out |    3|  ap_memory | dense_2_out_3_V |     array    |
|dense_2_out_3_V_ce0       | out |    1|  ap_memory | dense_2_out_3_V |     array    |
|dense_2_out_3_V_q0        |  in |   13|  ap_memory | dense_2_out_3_V |     array    |
|dense_2_out_3_V_address1  | out |    3|  ap_memory | dense_2_out_3_V |     array    |
|dense_2_out_3_V_ce1       | out |    1|  ap_memory | dense_2_out_3_V |     array    |
|dense_2_out_3_V_q1        |  in |   13|  ap_memory | dense_2_out_3_V |     array    |
|dense_2_out_4_V_address0  | out |    3|  ap_memory | dense_2_out_4_V |     array    |
|dense_2_out_4_V_ce0       | out |    1|  ap_memory | dense_2_out_4_V |     array    |
|dense_2_out_4_V_q0        |  in |   13|  ap_memory | dense_2_out_4_V |     array    |
|dense_2_out_4_V_address1  | out |    3|  ap_memory | dense_2_out_4_V |     array    |
|dense_2_out_4_V_ce1       | out |    1|  ap_memory | dense_2_out_4_V |     array    |
|dense_2_out_4_V_q1        |  in |   13|  ap_memory | dense_2_out_4_V |     array    |
|prediction_V_address0     | out |    4|  ap_memory |   prediction_V  |     array    |
|prediction_V_ce0          | out |    1|  ap_memory |   prediction_V  |     array    |
|prediction_V_we0          | out |    1|  ap_memory |   prediction_V  |     array    |
|prediction_V_d0           | out |   14|  ap_memory |   prediction_V  |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

