Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v" into library work
Parsing module <hvsync_generator_1>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bram_15.v" into library work
Parsing module <bram_15>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" into library work
Parsing module <tiledraw_4>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword4_14.v" into library work
Parsing module <bannerword4_14>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword3_13.v" into library work
Parsing module <bannerword3_13>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword2_12.v" into library work
Parsing module <bannerword2_12>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword1_11.v" into library work
Parsing module <bannerword1_11>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart2_10.v" into library work
Parsing module <bannerpart2_10>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart1_9.v" into library work
Parsing module <bannerpart1_9>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tilesort_2.v" into library work
Parsing module <tilesort_2>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" into library work
Parsing module <bannerdraw_3>.
Analyzing Verilog file "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <hvsync_generator_1>.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v" Line 17: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v" Line 20: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 14: Assignment to CounterX ignored, since the identifier is never used

Elaborating module <tilesort_2>.

Elaborating module <tiledraw_4>.
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" Line 25: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" Line 26: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" Line 27: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <bram_15>.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" Line 49: Result of 9-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" Line 53: Result of 10-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 16: Assignment to tile1 ignored, since the identifier is never used

Elaborating module <bannerdraw_3>.
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 21: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 22: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 23: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <bannerpart1_9>.

Elaborating module <bannerpart2_10>.

Elaborating module <bannerword1_11>.

Elaborating module <bannerword2_12>.

Elaborating module <bannerword3_13>.

Elaborating module <bannerword4_14>.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 84: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 99: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 104: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 115: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 126: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 137: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:Xst:2972 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 16. All outputs of instance <tiles> of block <tilesort_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <quadA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <quadB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 13: Output port <CounterX> of the instance <syncgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 13: Output port <CounterY> of the instance <syncgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 16: Output port <tile1> of the instance <tiles> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 16: Output port <tile2> of the instance <tiles> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 16: Output port <tile3> of the instance <tiles> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 16: Output port <tile4> of the instance <tiles> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/mojo_top_0.v" line 16: Output port <tile5> of the instance <tiles> is unconnected or connected to loadless signal.
    Register <vga_R> equivalent to <vga_G> has been removed
    Register <vga_B> equivalent to <vga_G> has been removed
    Found 1-bit register for signal <vga_G>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <hvsync_generator_1>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/hvsync_generator_1.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 11-bit register for signal <CounterX>.
    Found 11-bit adder for signal <CounterX[10]_GND_2_o_add_2_OUT> created at line 17.
    Found 9-bit adder for signal <CounterY[8]_GND_2_o_add_6_OUT> created at line 20.
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_15_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <hvsync_generator_1> synthesized.

Synthesizing Unit <tiledraw_4>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v".
WARNING:Xst:647 - Input <shape> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <orientation> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" line 23: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" line 23: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/tiledraw_4.v" line 23: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tiledraw_4> synthesized.

Synthesizing Unit <bram_15>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bram_15.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 6-bit register for signal <address_reg>.
    Found 64x51-bit Read Only RAM for signal <outdata>
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <bram_15> synthesized.

Synthesizing Unit <bannerdraw_3>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v".
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" line 19: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" line 19: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerdraw_3.v" line 19: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Found 12-bit subtractor for signal <n0107> created at line 101.
    Found 12-bit subtractor for signal <n0111> created at line 111.
    Found 12-bit subtractor for signal <n0114> created at line 121.
    Found 12-bit subtractor for signal <n0117> created at line 131.
    Found 12-bit subtractor for signal <n0120> created at line 141.
    Found 8-bit subtractor for signal <M_hvsync_CounterY[8]_GND_6_o_sub_5_OUT<7:0>> created at line 84.
    Found 6-bit subtractor for signal <GND_6_o_GND_6_o_sub_7_OUT<5:0>> created at line 91.
    Found 6-bit subtractor for signal <GND_6_o_GND_6_o_sub_15_OUT<5:0>> created at line 101.
    Found 5-bit subtractor for signal <M_hvsync_CounterY[8]_PWR_9_o_sub_21_OUT<4:0>> created at line 104.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_23_OUT<6:0>> created at line 111.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_31_OUT<6:0>> created at line 121.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_39_OUT<6:0>> created at line 131.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_47_OUT<6:0>> created at line 141.
    Found 113-bit shifter logical right for signal <n0106> created at line 91
    Found 113-bit shifter logical right for signal <n0109> created at line 101
    Found 139-bit shifter logical right for signal <n0113> created at line 111
    Found 141-bit shifter logical right for signal <n0116> created at line 121
    Found 139-bit shifter logical right for signal <n0119> created at line 131
    Found 141-bit shifter logical right for signal <n0122> created at line 141
    Found 11-bit comparator lessequal for signal <n0000> created at line 83
    Found 11-bit comparator lessequal for signal <n0007> created at line 93
    Found 11-bit comparator lessequal for signal <n0009> created at line 93
    Found 9-bit comparator lessequal for signal <n0012> created at line 93
    Found 9-bit comparator lessequal for signal <n0014> created at line 93
    Found 11-bit comparator lessequal for signal <n0021> created at line 103
    Found 11-bit comparator lessequal for signal <n0023> created at line 103
    Found 11-bit comparator lessequal for signal <n0031> created at line 113
    Found 11-bit comparator lessequal for signal <n0033> created at line 113
    Found 11-bit comparator lessequal for signal <n0040> created at line 123
    Found 11-bit comparator lessequal for signal <n0042> created at line 123
    Found 11-bit comparator lessequal for signal <n0049> created at line 133
    Found 11-bit comparator lessequal for signal <n0051> created at line 133
    Found 9-bit comparator lessequal for signal <n0054> created at line 133
    Found 9-bit comparator lessequal for signal <n0056> created at line 133
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <bannerdraw_3> synthesized.

Synthesizing Unit <bannerpart1_9>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart1_9.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 8-bit register for signal <address_reg>.
    Found 256x57-bit Read Only RAM for signal <outdata>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <bannerpart1_9> synthesized.

Synthesizing Unit <bannerpart2_10>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerpart2_10.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 8-bit register for signal <address_reg>.
    Found 256x57-bit Read Only RAM for signal <outdata>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <bannerpart2_10> synthesized.

Synthesizing Unit <bannerword1_11>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword1_11.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 5-bit register for signal <address_reg>.
    Found 16x70-bit Read Only RAM for signal <_n0052>
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <bannerword1_11> synthesized.

Synthesizing Unit <bannerword2_12>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword2_12.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 5-bit register for signal <address_reg>.
    Found 16x71-bit Read Only RAM for signal <_n0052>
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <bannerword2_12> synthesized.

Synthesizing Unit <bannerword3_13>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword3_13.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 5-bit register for signal <address_reg>.
    Found 16x70-bit Read Only RAM for signal <_n0052>
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <bannerword3_13> synthesized.

Synthesizing Unit <bannerword4_14>.
    Related source file is "C:/Users/1002357/Desktop/pype536/work/planAhead/pype/pype.srcs/sources_1/imports/verilog/bannerword4_14.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 5-bit register for signal <address_reg>.
    Found 16x71-bit Read Only RAM for signal <_n0052>
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <bannerword4_14> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x70-bit single-port Read Only RAM                   : 2
 16x71-bit single-port Read Only RAM                   : 2
 256x57-bit single-port Read Only RAM                  : 2
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 2
 12-bit subtractor                                     : 5
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 2
 7-bit subtractor                                      : 4
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
# Registers                                            : 17
 1-bit register                                        : 7
 11-bit register                                       : 2
 5-bit register                                        : 4
 8-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 17
 11-bit comparator lessequal                           : 11
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 18
 70-bit 2-to-1 multiplexer                             : 2
 71-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 6
 113-bit shifter logical right                         : 2
 139-bit shifter logical right                         : 2
 141-bit shifter logical right                         : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bannerpart1_9>.
INFO:Xst:3226 - The RAM <Mram_outdata> will be implemented as a BLOCK RAM, absorbing the following register(s): <address_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 57-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bannerpart1_9> synthesized (advanced).

Synthesizing (advanced) Unit <bannerpart2_10>.
INFO:Xst:3226 - The RAM <Mram_outdata> will be implemented as a BLOCK RAM, absorbing the following register(s): <address_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 57-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bannerpart2_10> synthesized (advanced).

Synthesizing (advanced) Unit <bannerword1_11>.
INFO:Xst:3231 - The small RAM <Mram__n0052> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 70-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address_reg<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bannerword1_11> synthesized (advanced).

Synthesizing (advanced) Unit <bannerword2_12>.
INFO:Xst:3231 - The small RAM <Mram__n0052> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 71-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address_reg<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bannerword2_12> synthesized (advanced).

Synthesizing (advanced) Unit <bannerword3_13>.
INFO:Xst:3231 - The small RAM <Mram__n0052> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 70-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address_reg<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bannerword3_13> synthesized (advanced).

Synthesizing (advanced) Unit <bannerword4_14>.
INFO:Xst:3231 - The small RAM <Mram__n0052> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 71-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address_reg<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bannerword4_14> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator_1>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x70-bit single-port distributed Read Only RAM       : 2
 16x71-bit single-port distributed Read Only RAM       : 2
 256x57-bit single-port block Read Only RAM            : 2
# Adders/Subtractors                                   : 13
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 2
 7-bit subtractor                                      : 5
 8-bit subtractor                                      : 5
# Counters                                             : 4
 11-bit up counter                                     : 2
 9-bit up counter                                      : 2
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 17
 11-bit comparator lessequal                           : 11
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 4
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 18
 70-bit 2-to-1 multiplexer                             : 2
 71-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 6
 113-bit shifter logical right                         : 2
 139-bit shifter logical right                         : 2
 141-bit shifter logical right                         : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <banner/hvsync/inDisplayArea> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <banner/hvsync/vga_HS> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <banner/hvsync/vga_VS> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...
WARNING:Xst:1710 - FF/Latch <banner/word4/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <banner/word1/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <banner/word2/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <banner/word3/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <banner/word4/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <banner/word1/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <banner/word2/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <banner/word3/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <banner/word4/address_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_10> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_0> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_1> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_2> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_3> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_4> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_5> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_6> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_7> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_8> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterX_9> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_0> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_1> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_2> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_3> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_4> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_5> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_6> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_7> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <banner/hvsync/CounterY_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.
FlipFlop syncgen/CounterX_0 has been replicated 3 time(s)
FlipFlop syncgen/CounterX_1 has been replicated 5 time(s)
FlipFlop syncgen/CounterX_2 has been replicated 5 time(s)
FlipFlop syncgen/CounterX_3 has been replicated 4 time(s)
FlipFlop syncgen/CounterX_4 has been replicated 3 time(s)
FlipFlop syncgen/CounterX_5 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 384
#      GND                         : 3
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 14
#      LUT3                        : 22
#      LUT4                        : 73
#      LUT5                        : 55
#      LUT6                        : 144
#      MUXCY                       : 18
#      MUXF7                       : 10
#      VCC                         : 3
#      XORCY                       : 20
# FlipFlops/Latches                : 62
#      FD                          : 20
#      FDE                         : 9
#      FDR                         : 33
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  11440     0%  
 Number of Slice LUTs:                  330  out of   5720     5%  
    Number used as Logic:               330  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    369
   Number with an unused Flip Flop:     307  out of    369    83%  
   Number with an unused LUT:            39  out of    369    10%  
   Number of fully used LUT-FF pairs:    23  out of    369     6%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   6  out of    102     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.071ns (Maximum Frequency: 123.900MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.071ns (frequency: 123.900MHz)
  Total number of paths / destination ports: 6690 / 136
-------------------------------------------------------------------------
Delay:               8.071ns (Levels of Logic = 8)
  Source:            banner/word4/address_reg_2 (FF)
  Destination:       vga_G (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: banner/word4/address_reg_2 to vga_G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.267  address_reg_2 (address_reg_2)
     end scope: 'banner/word4:address_reg_2'
     end scope: 'banner:banner/word4/address_reg_2'
     LUT3:I0->O            1   0.235   0.790  SF48131 (SF4813)
     LUT6:I4->O            2   0.250   0.726  Sh63811 (Sh6381)
     LUT6:I5->O            1   0.254   0.682  out_inv60_SW0 (N76)
     LUT6:I5->O            1   0.254   0.682  out_inv60 (out_inv60)
     LUT6:I5->O            1   0.254   0.958  out_inv61 (out_inv61)
     LUT6:I2->O            1   0.254   0.681  out_inv62 (out_inv62)
     MUXF7:S->O            1   0.185   0.000  vga_G_rstpot (vga_G_rstpot)
     FD:D                      0.074          vga_G
    ----------------------------------------
    Total                      8.071ns (2.285ns logic, 5.786ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 3)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      clk rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  vga_HS (vga_HS)
     INV:I->O              1   0.255   0.681  vga_h_sync1_INV_0 (vga_h_sync)
     end scope: 'syncgen:vga_h_sync'
     OBUF:I->O                 2.912          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      5.054ns (3.692ns logic, 1.362ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.071|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.27 secs
 
--> 

Total memory usage is 266112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   39 (   0 filtered)

