memory-map:
  bus: wb-32-be
  name: reg1
  description: register rowo async test
  comment: |
    A simple register
  x-wbgen:
    hdl_entity: reg1
  children:
  - reg:
      name: R1
      address: 0x00000000
      width: 32
      access: ro
      description: Register 1
      comment: |
        Register 1 has two fields
      children:
      - field:
          name: reset
          range: 2-0
          description: Reset bit
          comment: |
            1 to reset
          x-wbgen:
            type: SLV
            access_bus: READ_ONLY
            access_dev: WRITE_ONLY
            clock: clk1
