#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26f5070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26e7ad0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x26ab880 .functor NOT 1, L_0x273feb0, C4<0>, C4<0>, C4<0>;
L_0x273fc40 .functor XOR 8, L_0x273f630, L_0x273fba0, C4<00000000>, C4<00000000>;
L_0x273fda0 .functor XOR 8, L_0x273fc40, L_0x273fcb0, C4<00000000>, C4<00000000>;
v0x272af90_0 .net "B3_next_dut", 0 0, v0x2728ec0_0;  1 drivers
v0x272b050_0 .net "B3_next_ref", 0 0, L_0x272c620;  1 drivers
v0x272b0f0_0 .net "Count_next_dut", 0 0, v0x2728fa0_0;  1 drivers
v0x272b190_0 .net "Count_next_ref", 0 0, L_0x272d850;  1 drivers
v0x272b230_0 .net "S1_next_dut", 0 0, v0x2729060_0;  1 drivers
v0x272b320_0 .net "S1_next_ref", 0 0, L_0x272d3d0;  1 drivers
v0x272b3f0_0 .net "S_next_dut", 0 0, v0x2729100_0;  1 drivers
v0x272b4c0_0 .net "S_next_ref", 0 0, L_0x272d180;  1 drivers
v0x272b590_0 .net "Wait_next_dut", 0 0, v0x27291c0_0;  1 drivers
v0x272b660_0 .net "Wait_next_ref", 0 0, L_0x272dde0;  1 drivers
v0x272b730_0 .net *"_ivl_10", 7 0, L_0x273fcb0;  1 drivers
v0x272b7d0_0 .net *"_ivl_12", 7 0, L_0x273fda0;  1 drivers
v0x272b870_0 .net *"_ivl_2", 7 0, L_0x273f540;  1 drivers
v0x272b910_0 .net *"_ivl_4", 7 0, L_0x273f630;  1 drivers
v0x272b9b0_0 .net *"_ivl_6", 7 0, L_0x273fba0;  1 drivers
v0x272ba50_0 .net *"_ivl_8", 7 0, L_0x273fc40;  1 drivers
v0x272bb10_0 .net "ack", 0 0, v0x2727d70_0;  1 drivers
v0x272bbb0_0 .var "clk", 0 0;
v0x272bc80_0 .net "counting_dut", 0 0, L_0x273f360;  1 drivers
v0x272bd50_0 .net "counting_ref", 0 0, L_0x272e0d0;  1 drivers
v0x272be20_0 .net "d", 0 0, v0x2727ed0_0;  1 drivers
v0x272bec0_0 .net "done_counting", 0 0, v0x2727f70_0;  1 drivers
v0x272bf60_0 .net "done_dut", 0 0, L_0x273f090;  1 drivers
v0x272c030_0 .net "done_ref", 0 0, L_0x272dfe0;  1 drivers
v0x272c100_0 .net "shift_ena_dut", 0 0, L_0x273ed80;  1 drivers
v0x272c1d0_0 .net "shift_ena_ref", 0 0, L_0x272e4e0;  1 drivers
v0x272c2a0_0 .net "state", 9 0, v0x27281d0_0;  1 drivers
v0x272c340_0 .var/2u "stats1", 607 0;
v0x272c3e0_0 .var/2u "strobe", 0 0;
v0x272c480_0 .net "tb_match", 0 0, L_0x273feb0;  1 drivers
v0x272c550_0 .net "tb_mismatch", 0 0, L_0x26ab880;  1 drivers
LS_0x273f540_0_0 .concat [ 1 1 1 1], L_0x272e4e0, L_0x272e0d0, L_0x272dfe0, L_0x272dde0;
LS_0x273f540_0_4 .concat [ 1 1 1 1], L_0x272d850, L_0x272d3d0, L_0x272d180, L_0x272c620;
L_0x273f540 .concat [ 4 4 0 0], LS_0x273f540_0_0, LS_0x273f540_0_4;
LS_0x273f630_0_0 .concat [ 1 1 1 1], L_0x272e4e0, L_0x272e0d0, L_0x272dfe0, L_0x272dde0;
LS_0x273f630_0_4 .concat [ 1 1 1 1], L_0x272d850, L_0x272d3d0, L_0x272d180, L_0x272c620;
L_0x273f630 .concat [ 4 4 0 0], LS_0x273f630_0_0, LS_0x273f630_0_4;
LS_0x273fba0_0_0 .concat [ 1 1 1 1], L_0x273ed80, L_0x273f360, L_0x273f090, v0x27291c0_0;
LS_0x273fba0_0_4 .concat [ 1 1 1 1], v0x2728fa0_0, v0x2729060_0, v0x2729100_0, v0x2728ec0_0;
L_0x273fba0 .concat [ 4 4 0 0], LS_0x273fba0_0_0, LS_0x273fba0_0_4;
LS_0x273fcb0_0_0 .concat [ 1 1 1 1], L_0x272e4e0, L_0x272e0d0, L_0x272dfe0, L_0x272dde0;
LS_0x273fcb0_0_4 .concat [ 1 1 1 1], L_0x272d850, L_0x272d3d0, L_0x272d180, L_0x272c620;
L_0x273fcb0 .concat [ 4 4 0 0], LS_0x273fcb0_0_0, LS_0x273fcb0_0_4;
L_0x273feb0 .cmp/eeq 8, L_0x273f540, L_0x273fda0;
S_0x26ed7c0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x26e7ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x26c4830 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x26c4870 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x26c48b0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x26c48f0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x26c4930 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x26c4970 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x26c49b0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x26c49f0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x26c4a30 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x26c4a70 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x26cb7e0 .functor NOT 1, v0x2727ed0_0, C4<0>, C4<0>, C4<0>;
L_0x26c1070 .functor AND 1, L_0x272c710, L_0x26cb7e0, C4<1>, C4<1>;
L_0x26f6870 .functor NOT 1, v0x2727ed0_0, C4<0>, C4<0>, C4<0>;
L_0x26f68e0 .functor AND 1, L_0x272c870, L_0x26f6870, C4<1>, C4<1>;
L_0x272ca10 .functor OR 1, L_0x26c1070, L_0x26f68e0, C4<0>, C4<0>;
L_0x272cbf0 .functor NOT 1, v0x2727ed0_0, C4<0>, C4<0>, C4<0>;
L_0x272cca0 .functor AND 1, L_0x272cb20, L_0x272cbf0, C4<1>, C4<1>;
L_0x272cdb0 .functor OR 1, L_0x272ca10, L_0x272cca0, C4<0>, C4<0>;
L_0x272d0c0 .functor AND 1, L_0x272cf10, v0x2727d70_0, C4<1>, C4<1>;
L_0x272d180 .functor OR 1, L_0x272cdb0, L_0x272d0c0, C4<0>, C4<0>;
L_0x272d3d0 .functor AND 1, L_0x272d2f0, v0x2727ed0_0, C4<1>, C4<1>;
L_0x272d620 .functor NOT 1, v0x2727f70_0, C4<0>, C4<0>, C4<0>;
L_0x272d790 .functor AND 1, L_0x272d530, L_0x272d620, C4<1>, C4<1>;
L_0x272d850 .functor OR 1, L_0x272d490, L_0x272d790, C4<0>, C4<0>;
L_0x272d720 .functor AND 1, L_0x272da30, v0x2727f70_0, C4<1>, C4<1>;
L_0x272dc20 .functor NOT 1, v0x2727d70_0, C4<0>, C4<0>, C4<0>;
L_0x272dd20 .functor AND 1, L_0x272db20, L_0x272dc20, C4<1>, C4<1>;
L_0x272dde0 .functor OR 1, L_0x272d720, L_0x272dd20, C4<0>, C4<0>;
v0x26f69e0_0 .net "B3_next", 0 0, L_0x272c620;  alias, 1 drivers
v0x26aa140_0 .net "Count_next", 0 0, L_0x272d850;  alias, 1 drivers
v0x26aa240_0 .net "S1_next", 0 0, L_0x272d3d0;  alias, 1 drivers
v0x26ab9d0_0 .net "S_next", 0 0, L_0x272d180;  alias, 1 drivers
v0x26aba70_0 .net "Wait_next", 0 0, L_0x272dde0;  alias, 1 drivers
v0x26abd60_0 .net *"_ivl_10", 0 0, L_0x26f6870;  1 drivers
v0x26f6a80_0 .net *"_ivl_12", 0 0, L_0x26f68e0;  1 drivers
v0x2725f50_0 .net *"_ivl_14", 0 0, L_0x272ca10;  1 drivers
v0x2726030_0 .net *"_ivl_17", 0 0, L_0x272cb20;  1 drivers
v0x2726110_0 .net *"_ivl_18", 0 0, L_0x272cbf0;  1 drivers
v0x27261f0_0 .net *"_ivl_20", 0 0, L_0x272cca0;  1 drivers
v0x27262d0_0 .net *"_ivl_22", 0 0, L_0x272cdb0;  1 drivers
v0x27263b0_0 .net *"_ivl_25", 0 0, L_0x272cf10;  1 drivers
v0x2726490_0 .net *"_ivl_26", 0 0, L_0x272d0c0;  1 drivers
v0x2726570_0 .net *"_ivl_3", 0 0, L_0x272c710;  1 drivers
v0x2726650_0 .net *"_ivl_31", 0 0, L_0x272d2f0;  1 drivers
v0x2726730_0 .net *"_ivl_35", 0 0, L_0x272d490;  1 drivers
v0x2726810_0 .net *"_ivl_37", 0 0, L_0x272d530;  1 drivers
v0x27268f0_0 .net *"_ivl_38", 0 0, L_0x272d620;  1 drivers
v0x27269d0_0 .net *"_ivl_4", 0 0, L_0x26cb7e0;  1 drivers
v0x2726ab0_0 .net *"_ivl_40", 0 0, L_0x272d790;  1 drivers
v0x2726b90_0 .net *"_ivl_45", 0 0, L_0x272da30;  1 drivers
v0x2726c70_0 .net *"_ivl_46", 0 0, L_0x272d720;  1 drivers
v0x2726d50_0 .net *"_ivl_49", 0 0, L_0x272db20;  1 drivers
v0x2726e30_0 .net *"_ivl_50", 0 0, L_0x272dc20;  1 drivers
v0x2726f10_0 .net *"_ivl_52", 0 0, L_0x272dd20;  1 drivers
v0x2726ff0_0 .net *"_ivl_6", 0 0, L_0x26c1070;  1 drivers
v0x27270d0_0 .net *"_ivl_61", 3 0, L_0x272e230;  1 drivers
v0x27271b0_0 .net *"_ivl_9", 0 0, L_0x272c870;  1 drivers
v0x2727290_0 .net "ack", 0 0, v0x2727d70_0;  alias, 1 drivers
v0x2727350_0 .net "counting", 0 0, L_0x272e0d0;  alias, 1 drivers
v0x2727410_0 .net "d", 0 0, v0x2727ed0_0;  alias, 1 drivers
v0x27274d0_0 .net "done", 0 0, L_0x272dfe0;  alias, 1 drivers
v0x27277a0_0 .net "done_counting", 0 0, v0x2727f70_0;  alias, 1 drivers
v0x2727860_0 .net "shift_ena", 0 0, L_0x272e4e0;  alias, 1 drivers
v0x2727920_0 .net "state", 9 0, v0x27281d0_0;  alias, 1 drivers
L_0x272c620 .part v0x27281d0_0, 6, 1;
L_0x272c710 .part v0x27281d0_0, 0, 1;
L_0x272c870 .part v0x27281d0_0, 1, 1;
L_0x272cb20 .part v0x27281d0_0, 3, 1;
L_0x272cf10 .part v0x27281d0_0, 9, 1;
L_0x272d2f0 .part v0x27281d0_0, 0, 1;
L_0x272d490 .part v0x27281d0_0, 7, 1;
L_0x272d530 .part v0x27281d0_0, 8, 1;
L_0x272da30 .part v0x27281d0_0, 8, 1;
L_0x272db20 .part v0x27281d0_0, 9, 1;
L_0x272dfe0 .part v0x27281d0_0, 9, 1;
L_0x272e0d0 .part v0x27281d0_0, 8, 1;
L_0x272e230 .part v0x27281d0_0, 4, 4;
L_0x272e4e0 .reduce/or L_0x272e230;
S_0x2727b80 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x26e7ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x2727d70_0 .var "ack", 0 0;
v0x2727e30_0 .net "clk", 0 0, v0x272bbb0_0;  1 drivers
v0x2727ed0_0 .var "d", 0 0;
v0x2727f70_0 .var "done_counting", 0 0;
v0x2728040_0 .var/2u "fail_onehot", 0 0;
v0x2728130_0 .var/2u "failed", 0 0;
v0x27281d0_0 .var "state", 9 0;
v0x2728270_0 .net "tb_match", 0 0, L_0x273feb0;  alias, 1 drivers
E_0x26c1030 .event posedge, v0x2727e30_0;
E_0x26bfca0/0 .event negedge, v0x2727e30_0;
E_0x26bfca0/1 .event posedge, v0x2727e30_0;
E_0x26bfca0 .event/or E_0x26bfca0/0, E_0x26bfca0/1;
S_0x27283d0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x26e7ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x27285e0 .param/l "B0" 1 4 21, C4<0000111100>;
P_0x2728620 .param/l "B1" 1 4 22, C4<0000111110>;
P_0x2728660 .param/l "B2" 1 4 23, C4<0000111111>;
P_0x27286a0 .param/l "B3" 1 4 24, C4<0000011111>;
P_0x27286e0 .param/l "Count" 1 4 25, C4<0000010000>;
P_0x2728720 .param/l "S" 1 4 17, C4<0000000001>;
P_0x2728760 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x27287a0 .param/l "S11" 1 4 19, C4<0000110100>;
P_0x27287e0 .param/l "S110" 1 4 20, C4<0000111000>;
P_0x2728820 .param/l "Wait" 1 4 26, C4<0000110101>;
L_0x272e1c0 .functor OR 1, L_0x273e6b0, L_0x273e7a0, C4<0>, C4<0>;
L_0x273ea20 .functor OR 1, L_0x272e1c0, L_0x273e930, C4<0>, C4<0>;
L_0x273ec20 .functor OR 1, L_0x273ea20, L_0x273eb30, C4<0>, C4<0>;
v0x2728ec0_0 .var "B3_next", 0 0;
v0x2728fa0_0 .var "Count_next", 0 0;
v0x2729060_0 .var "S1_next", 0 0;
v0x2729100_0 .var "S_next", 0 0;
v0x27291c0_0 .var "Wait_next", 0 0;
L_0x7f18afcb9018 .functor BUFT 1, C4<0000011111>, C4<0>, C4<0>, C4<0>;
v0x27292d0_0 .net/2u *"_ivl_0", 9 0, L_0x7f18afcb9018;  1 drivers
L_0x7f18afcb90a8 .functor BUFT 1, C4<0000111110>, C4<0>, C4<0>, C4<0>;
v0x27293b0_0 .net/2u *"_ivl_10", 9 0, L_0x7f18afcb90a8;  1 drivers
v0x2729490_0 .net *"_ivl_12", 0 0, L_0x273e930;  1 drivers
v0x2729550_0 .net *"_ivl_15", 0 0, L_0x273ea20;  1 drivers
L_0x7f18afcb90f0 .functor BUFT 1, C4<0000111100>, C4<0>, C4<0>, C4<0>;
v0x2729610_0 .net/2u *"_ivl_16", 9 0, L_0x7f18afcb90f0;  1 drivers
v0x27296f0_0 .net *"_ivl_18", 0 0, L_0x273eb30;  1 drivers
v0x27297b0_0 .net *"_ivl_2", 0 0, L_0x273e6b0;  1 drivers
v0x2729870_0 .net *"_ivl_21", 0 0, L_0x273ec20;  1 drivers
L_0x7f18afcb9138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2729930_0 .net/2u *"_ivl_22", 0 0, L_0x7f18afcb9138;  1 drivers
L_0x7f18afcb9180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2729a10_0 .net/2u *"_ivl_24", 0 0, L_0x7f18afcb9180;  1 drivers
L_0x7f18afcb91c8 .functor BUFT 1, C4<0000110101>, C4<0>, C4<0>, C4<0>;
v0x2729af0_0 .net/2u *"_ivl_28", 9 0, L_0x7f18afcb91c8;  1 drivers
v0x2729bd0_0 .net *"_ivl_30", 0 0, L_0x273ef60;  1 drivers
L_0x7f18afcb9210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2729c90_0 .net/2u *"_ivl_32", 0 0, L_0x7f18afcb9210;  1 drivers
L_0x7f18afcb9258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2729d70_0 .net/2u *"_ivl_34", 0 0, L_0x7f18afcb9258;  1 drivers
L_0x7f18afcb92a0 .functor BUFT 1, C4<0000010000>, C4<0>, C4<0>, C4<0>;
v0x2729e50_0 .net/2u *"_ivl_38", 9 0, L_0x7f18afcb92a0;  1 drivers
L_0x7f18afcb9060 .functor BUFT 1, C4<0000111111>, C4<0>, C4<0>, C4<0>;
v0x2729f30_0 .net/2u *"_ivl_4", 9 0, L_0x7f18afcb9060;  1 drivers
v0x272a010_0 .net *"_ivl_40", 0 0, L_0x273f220;  1 drivers
L_0x7f18afcb92e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x272a0d0_0 .net/2u *"_ivl_42", 0 0, L_0x7f18afcb92e8;  1 drivers
L_0x7f18afcb9330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x272a1b0_0 .net/2u *"_ivl_44", 0 0, L_0x7f18afcb9330;  1 drivers
v0x272a290_0 .net *"_ivl_6", 0 0, L_0x273e7a0;  1 drivers
v0x272a350_0 .net *"_ivl_9", 0 0, L_0x272e1c0;  1 drivers
v0x272a410_0 .net "ack", 0 0, v0x2727d70_0;  alias, 1 drivers
v0x272a4b0_0 .net "counting", 0 0, L_0x273f360;  alias, 1 drivers
v0x272a570_0 .net "d", 0 0, v0x2727ed0_0;  alias, 1 drivers
v0x272a660_0 .net "done", 0 0, L_0x273f090;  alias, 1 drivers
v0x272a720_0 .net "done_counting", 0 0, v0x2727f70_0;  alias, 1 drivers
v0x272a810_0 .net "shift_ena", 0 0, L_0x273ed80;  alias, 1 drivers
v0x272a8d0_0 .net "state", 9 0, v0x27281d0_0;  alias, 1 drivers
E_0x26bf630 .event anyedge, v0x2727290_0, v0x27277a0_0, v0x2727410_0, v0x2727920_0;
L_0x273e6b0 .cmp/eq 10, v0x27281d0_0, L_0x7f18afcb9018;
L_0x273e7a0 .cmp/eq 10, v0x27281d0_0, L_0x7f18afcb9060;
L_0x273e930 .cmp/eq 10, v0x27281d0_0, L_0x7f18afcb90a8;
L_0x273eb30 .cmp/eq 10, v0x27281d0_0, L_0x7f18afcb90f0;
L_0x273ed80 .functor MUXZ 1, L_0x7f18afcb9180, L_0x7f18afcb9138, L_0x273ec20, C4<>;
L_0x273ef60 .cmp/eq 10, v0x27281d0_0, L_0x7f18afcb91c8;
L_0x273f090 .functor MUXZ 1, L_0x7f18afcb9258, L_0x7f18afcb9210, L_0x273ef60, C4<>;
L_0x273f220 .cmp/eq 10, v0x27281d0_0, L_0x7f18afcb92a0;
L_0x273f360 .functor MUXZ 1, L_0x7f18afcb9330, L_0x7f18afcb92e8, L_0x273f220, C4<>;
S_0x272ad70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x26e7ad0;
 .timescale -12 -12;
E_0x2709e00 .event anyedge, v0x272c3e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x272c3e0_0;
    %nor/r;
    %assign/vec4 v0x272c3e0_0, 0;
    %wait E_0x2709e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2727b80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728040_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x2727b80;
T_2 ;
    %wait E_0x26bfca0;
    %load/vec4 v0x2728270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2728130_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2727b80;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2727d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2727f70_0, 0;
    %assign/vec4 v0x2727ed0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x27281d0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26bfca0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2727d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2727f70_0, 0, 1;
    %store/vec4 v0x2727ed0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27281d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x26c1030;
    %load/vec4 v0x2728130_0;
    %assign/vec4 v0x2728040_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26bfca0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x2727d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2727f70_0, 0, 1;
    %store/vec4 v0x2727ed0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x27281d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x26c1030;
    %load/vec4 v0x2728040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x2728130_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27283d0;
T_4 ;
    %wait E_0x26bf630;
    %load/vec4 v0x272a8d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %load/vec4 v0x272a570_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x2729100_0, 0, 1;
    %load/vec4 v0x272a570_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %load/vec4 v0x272a570_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x2729100_0, 0, 1;
    %load/vec4 v0x272a570_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x272a8d0_0;
    %cmpi/e 63, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x272a8d0_0;
    %cmpi/e 16, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27291c0_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x272a8d0_0;
    %cmpi/e 53, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.25, 4;
    %load/vec4 v0x272a410_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.25;
    %flag_set/vec4 8;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x27291c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728fa0_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x26e7ad0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x272bbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x272c3e0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x26e7ad0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x272bbb0_0;
    %inv;
    %store/vec4 v0x272bbb0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x26e7ad0;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2727e30_0, v0x272c550_0, v0x272be20_0, v0x272bec0_0, v0x272bb10_0, v0x272c2a0_0, v0x272b050_0, v0x272af90_0, v0x272b4c0_0, v0x272b3f0_0, v0x272b320_0, v0x272b230_0, v0x272b190_0, v0x272b0f0_0, v0x272b660_0, v0x272b590_0, v0x272c030_0, v0x272bf60_0, v0x272bd50_0, v0x272bc80_0, v0x272c1d0_0, v0x272c100_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x26e7ad0;
T_8 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x272c340_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x26e7ad0;
T_9 ;
    %wait E_0x26bfca0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x272c340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
    %load/vec4 v0x272c480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x272c340_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x272b050_0;
    %load/vec4 v0x272b050_0;
    %load/vec4 v0x272af90_0;
    %xor;
    %load/vec4 v0x272b050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x272b4c0_0;
    %load/vec4 v0x272b4c0_0;
    %load/vec4 v0x272b3f0_0;
    %xor;
    %load/vec4 v0x272b4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x272b320_0;
    %load/vec4 v0x272b320_0;
    %load/vec4 v0x272b230_0;
    %xor;
    %load/vec4 v0x272b320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x272b190_0;
    %load/vec4 v0x272b190_0;
    %load/vec4 v0x272b0f0_0;
    %xor;
    %load/vec4 v0x272b190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x272b660_0;
    %load/vec4 v0x272b660_0;
    %load/vec4 v0x272b590_0;
    %xor;
    %load/vec4 v0x272b660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x272c030_0;
    %load/vec4 v0x272c030_0;
    %load/vec4 v0x272bf60_0;
    %xor;
    %load/vec4 v0x272c030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x272bd50_0;
    %load/vec4 v0x272bd50_0;
    %load/vec4 v0x272bc80_0;
    %xor;
    %load/vec4 v0x272bd50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x272c1d0_0;
    %load/vec4 v0x272c1d0_0;
    %load/vec4 v0x272c100_0;
    %xor;
    %load/vec4 v0x272c1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x272c340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272c340_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/review2015_fsmonehot/iter2/response2/top_module.sv";
