
---------- Begin Simulation Statistics ----------
final_tick                               162214370000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718852                       # Number of bytes of host memory used
host_op_rate                                   198713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   504.24                       # Real time elapsed on the host
host_tick_rate                              321698500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162214                       # Number of seconds simulated
sim_ticks                                162214370000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.561064                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104244                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113521                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635753                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390249                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66051                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.622144                       # CPI: cycles per instruction
system.cpu.discardedOps                        196761                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629125                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485665                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033947                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        29885573                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616468                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162214370                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132328797                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       161297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        209386                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       635121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          132                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1269739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            134                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33144                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10771                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11276                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       140087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     83179520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83179520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48108                       # Request fanout histogram
system.membus.respLayer1.occupancy         3146091250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2373435250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            285074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       653927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           349546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          349546                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           174                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284900                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1903210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1903668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       290816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1285354496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1285645312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44048                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33939456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           678668                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000532                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023185                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 678309     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    357      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             678668                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21138726809                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20936721996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5742000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               586498                       # number of demand (read+write) hits
system.l2.demand_hits::total                   586530                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data              586498                       # number of overall hits
system.l2.overall_hits::total                  586530                       # number of overall hits
system.l2.demand_misses::.cpu.inst                142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47948                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48090                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               142                       # number of overall misses
system.l2.overall_misses::.cpu.data             47948                       # number of overall misses
system.l2.overall_misses::total                 48090                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16269857243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16298239243                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28382000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16269857243                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16298239243                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           634446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               634620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          634446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              634620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.816092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.075575                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075778                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.816092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.075575                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075778                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 199873.239437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 339322.959102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 338911.192410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 199873.239437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 339322.959102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 338911.192410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33144                       # number of writebacks
system.l2.writebacks::total                     33144                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48086                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48086                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15310243243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15335785243                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15310243243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15335785243                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.816092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.075568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.816092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.075568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075771                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 179873.239437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 319335.959515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 318924.120181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 179873.239437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 319335.959515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 318924.120181                       # average overall mshr miss latency
system.l2.replacements                          44048                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       620783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           620783                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       620783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       620783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          104                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              104                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          104                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            312736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                312736                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13953754243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13953754243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        349546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            349546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.105308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 379075.094893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 379075.094893                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13217554243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13217554243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.105308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 359075.094893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 359075.094893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28382000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28382000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.816092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 199873.239437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 199873.239437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.816092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.816092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 179873.239437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 179873.239437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        273762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            273762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2316103000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2316103000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       284900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.039094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 207946.040582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 207946.040582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2092689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2092689000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 187954.823064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 187954.823064                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4089.536545                       # Cycle average of tags in use
system.l2.tags.total_refs                     1268820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48144                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.354686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.828206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.120254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4054.588084                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998422                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10198744                       # Number of tag accesses
system.l2.tags.data_accesses                 10198744                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         145408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       49094656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49240064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       145408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        145408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33939456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33939456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           47944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               48086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33144                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            896394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         302652940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             303549334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       896394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           896394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      209225952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209225952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      209225952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           896394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        302652940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            512775286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    530304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    767073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.121095994750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29916                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29916                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              813415                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             501591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48086                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33144                       # Number of write requests accepted
system.mem_ctrls.readBursts                    769376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   530304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             47904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             47888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            48192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            48176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33152                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      16.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      39.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 130732604250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3846725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            145157823000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    169927.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               188677.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                        22                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    117363                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   712346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  491025                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                769376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               530304                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   39349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   39479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  39587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  39675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  39688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  39847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  41199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   8735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   8702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   8640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   8623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   8605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   8565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   8536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   8497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   8409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   8396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   8237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   6884                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  25832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  25782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  25757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  25724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  25168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10101                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        96247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    864.188515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   705.756174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.247734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5081      5.28%      5.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9148      9.50%     14.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          498      0.52%     15.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          373      0.39%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          604      0.63%     16.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          328      0.34%     16.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3050      3.17%     19.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6359      6.61%     26.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70806     73.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        96247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.716306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    488.500354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        29902     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29916                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.725398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.289682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.694758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24384     81.51%     81.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1545      5.16%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              195      0.65%     87.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              236      0.79%     88.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              470      1.57%     89.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.04%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.03%     89.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.07%     89.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              229      0.77%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     90.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               78      0.26%     90.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.02%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                9      0.03%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               14      0.05%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             2680      8.96%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29916                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               49238080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33937472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49240064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33939456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       303.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    303.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  154544207000                       # Total gap between requests
system.mem_ctrls.avgGap                    1902550.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       145408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     49092672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33937472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 896394.074088504072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 302640709.328033030033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209213721.324442476034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       767104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       530304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    199236250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 144958586750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4004112400750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     87692.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    188968.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7550598.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            342741420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            182171385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2742438300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1380836160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12804795120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5224249500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      57890950080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80568181965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.677218                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 150235306500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5416580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6562483500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            344462160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            183085980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2750685000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1387188900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12804795120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5257945620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      57862574400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80590737180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.816263                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 150159734000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5416580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6638056000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7053411                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7053411                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7053411                       # number of overall hits
system.cpu.icache.overall_hits::total         7053411                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          174                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31021000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31021000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31021000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31021000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7053585                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7053585                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7053585                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7053585                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 178281.609195                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 178281.609195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 178281.609195                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 178281.609195                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          110                       # number of writebacks
system.cpu.icache.writebacks::total               110                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30673000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30673000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 176281.609195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 176281.609195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 176281.609195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 176281.609195                       # average overall mshr miss latency
system.cpu.icache.replacements                    110                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7053411                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7053411                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31021000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31021000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7053585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7053585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 178281.609195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 178281.609195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30673000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30673000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 176281.609195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 176281.609195                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.995465                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7053585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          40537.844828                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.995465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56428854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56428854                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51488223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51488223                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51494701                       # number of overall hits
system.cpu.dcache.overall_hits::total        51494701                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       638760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         638760                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       640703                       # number of overall misses
system.cpu.dcache.overall_misses::total        640703                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36232732000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36232732000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36232732000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36232732000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52126983                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52126983                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52135404                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52135404                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56723.545620                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56723.545620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56551.525434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56551.525434                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       620783                       # number of writebacks
system.cpu.dcache.writebacks::total            620783                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4812                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4812                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4812                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4812                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       633948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       633948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       634446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       634446                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34079878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34079878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34174914000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34174914000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012162                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012162                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012169                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53758.159975                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53758.159975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53865.756897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53865.756897                       # average overall mshr miss latency
system.cpu.dcache.replacements                 634318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40863830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40863830                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       284989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        284989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12119977000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12119977000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41148819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41148819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42527.876515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42527.876515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       284402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       284402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11454865000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11454865000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40277.019852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40277.019852                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10624393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10624393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       353771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       353771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24112755000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24112755000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68159.218817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68159.218817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       349546                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       349546                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22625013000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22625013000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64726.854262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64726.854262                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6478                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6478                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1943                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1943                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          498                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          498                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     95036000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     95036000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.059138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.059138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 190835.341365                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 190835.341365                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.974055                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52129223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            634446                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.164949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.974055                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417718286                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417718286                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162214370000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
