{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500519487581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500519487582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 10:58:07 2017 " "Processing started: Thu Jul 20 10:58:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500519487582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519487582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chris_proj -c chris_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off chris_proj -c chris_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519487582 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1500519487964 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_design.qsys " "Elaborating Qsys system entity \"soc_design.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519495476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:18 Progress: Loading Qsys/soc_design.qsys " "2017.07.20.10:58:18 Progress: Loading Qsys/soc_design.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519498772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Reading input file " "2017.07.20.10:58:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Adding General_DMA \[altera_avalon_dma 16.0\] " "2017.07.20.10:58:19 Progress: Adding General_DMA \[altera_avalon_dma 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Parameterizing module General_DMA " "2017.07.20.10:58:19 Progress: Parameterizing module General_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Adding JTAG \[altera_avalon_jtag_uart 16.0\] " "2017.07.20.10:58:19 Progress: Adding JTAG \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Parameterizing module JTAG " "2017.07.20.10:58:19 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.0\] " "2017.07.20.10:58:19 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Parameterizing module SDRAM " "2017.07.20.10:58:19 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Adding SRAM \[altera_avalon_onchip_memory2 16.0\] " "2017.07.20.10:58:19 Progress: Adding SRAM \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Parameterizing module SRAM " "2017.07.20.10:58:19 Progress: Parameterizing module SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Adding Sys_Timer \[altera_avalon_timer 16.0\] " "2017.07.20.10:58:19 Progress: Adding Sys_Timer \[altera_avalon_timer 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Parameterizing module Sys_Timer " "2017.07.20.10:58:19 Progress: Parameterizing module Sys_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:19 Progress: Adding SystemID \[altera_avalon_sysid_qsys 16.0\] " "2017.07.20.10:58:19 Progress: Adding SystemID \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519499409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Parameterizing module SystemID " "2017.07.20.10:58:20 Progress: Parameterizing module SystemID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Adding UART_COM \[altera_up_avalon_rs232 15.1\] " "2017.07.20.10:58:20 Progress: Adding UART_COM \[altera_up_avalon_rs232 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Parameterizing module UART_COM " "2017.07.20.10:58:20 Progress: Parameterizing module UART_COM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Adding convolution_slave \[chris_slave 1.0\] " "2017.07.20.10:58:20 Progress: Adding convolution_slave \[chris_slave 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Parameterizing module convolution_slave " "2017.07.20.10:58:20 Progress: Parameterizing module convolution_slave" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Adding niosII_core \[altera_nios2_gen2 16.0\] " "2017.07.20.10:58:20 Progress: Adding niosII_core \[altera_nios2_gen2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Parameterizing module niosII_core " "2017.07.20.10:58:20 Progress: Parameterizing module niosII_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Adding ref_clock \[clock_source 16.0\] " "2017.07.20.10:58:20 Progress: Adding ref_clock \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Parameterizing module ref_clock " "2017.07.20.10:58:20 Progress: Parameterizing module ref_clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:20 Progress: Adding system_pll \[altera_pll 16.0\] " "2017.07.20.10:58:20 Progress: Adding system_pll \[altera_pll 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519500692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:21 Progress: Parameterizing module system_pll " "2017.07.20.10:58:21 Progress: Parameterizing module system_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519501144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:21 Progress: Building connections " "2017.07.20.10:58:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519501160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:21 Progress: Parameterizing connections " "2017.07.20.10:58:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519501189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:21 Progress: Validating " "2017.07.20.10:58:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519501191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.20.10:58:22 Progress: Done reading input file " "2017.07.20.10:58:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519502823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_design.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519503284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_design.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519503285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.SystemID: Time stamp will be automatically updated when this component is generated. " "Soc_design.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519503285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.system_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Soc_design.system_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519503285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design.system_pll: Able to implement PLL with user settings " "Soc_design.system_pll: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519503286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design: Generating soc_design \"soc_design\" for QUARTUS_SYNTH " "Soc_design: Generating soc_design \"soc_design\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519503922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "General_DMA: softresetEnable = 1 " "General_DMA: softresetEnable = 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "General_DMA: Starting RTL generation for module 'soc_design_General_DMA' " "General_DMA: Starting RTL generation for module 'soc_design_General_DMA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "General_DMA:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_design_General_DMA --dir=/tmp/alt7367_4456690835763273770.dir/0001_General_DMA_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0001_General_DMA_gen//soc_design_General_DMA_component_configuration.pl  --do_build_sim=0  \] " "General_DMA:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_design_General_DMA --dir=/tmp/alt7367_4456690835763273770.dir/0001_General_DMA_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0001_General_DMA_gen//soc_design_General_DMA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "General_DMA: # 2017.07.20 10:58:27 (*)   soc_design_General_DMA: allowing these transactions: hw, byte_access " "General_DMA: # 2017.07.20 10:58:27 (*)   soc_design_General_DMA: allowing these transactions: hw, byte_access" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "General_DMA: Done RTL generation for module 'soc_design_General_DMA' " "General_DMA: Done RTL generation for module 'soc_design_General_DMA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "General_DMA: \"soc_design\" instantiated altera_avalon_dma \"General_DMA\" " "General_DMA: \"soc_design\" instantiated altera_avalon_dma \"General_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'soc_design_JTAG' " "JTAG: Starting RTL generation for module 'soc_design_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_design_JTAG --dir=/tmp/alt7367_4456690835763273770.dir/0002_JTAG_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0002_JTAG_gen//soc_design_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_design_JTAG --dir=/tmp/alt7367_4456690835763273770.dir/0002_JTAG_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0002_JTAG_gen//soc_design_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'soc_design_JTAG' " "JTAG: Done RTL generation for module 'soc_design_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"soc_design\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"soc_design\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'soc_design_SDRAM' " "SDRAM: Starting RTL generation for module 'soc_design_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_design_SDRAM --dir=/tmp/alt7367_4456690835763273770.dir/0003_SDRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0003_SDRAM_gen//soc_design_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_design_SDRAM --dir=/tmp/alt7367_4456690835763273770.dir/0003_SDRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0003_SDRAM_gen//soc_design_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519507807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'soc_design_SDRAM' " "SDRAM: Done RTL generation for module 'soc_design_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"soc_design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"soc_design\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: Starting RTL generation for module 'soc_design_SRAM' " "SRAM: Starting RTL generation for module 'soc_design_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_design_SRAM --dir=/tmp/alt7367_4456690835763273770.dir/0004_SRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0004_SRAM_gen//soc_design_SRAM_component_configuration.pl  --do_build_sim=0  \] " "SRAM:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64/perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_design_SRAM --dir=/tmp/alt7367_4456690835763273770.dir/0004_SRAM_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0004_SRAM_gen//soc_design_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: Done RTL generation for module 'soc_design_SRAM' " "SRAM: Done RTL generation for module 'soc_design_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: \"soc_design\" instantiated altera_avalon_onchip_memory2 \"SRAM\" " "SRAM: \"soc_design\" instantiated altera_avalon_onchip_memory2 \"SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer: Starting RTL generation for module 'soc_design_Sys_Timer' " "Sys_Timer: Starting RTL generation for module 'soc_design_Sys_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_design_Sys_Timer --dir=/tmp/alt7367_4456690835763273770.dir/0005_Sys_Timer_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0005_Sys_Timer_gen//soc_design_Sys_Timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_Timer:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/chris/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_design_Sys_Timer --dir=/tmp/alt7367_4456690835763273770.dir/0005_Sys_Timer_gen/ --quartus_dir=/home/chris/altera/16.0/quartus --verilog --config=/tmp/alt7367_4456690835763273770.dir/0005_Sys_Timer_gen//soc_design_Sys_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer: Done RTL generation for module 'soc_design_Sys_Timer' " "Sys_Timer: Done RTL generation for module 'soc_design_Sys_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_Timer: \"soc_design\" instantiated altera_avalon_timer \"Sys_Timer\" " "Sys_Timer: \"soc_design\" instantiated altera_avalon_timer \"Sys_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemID: \"soc_design\" instantiated altera_avalon_sysid_qsys \"SystemID\" " "SystemID: \"soc_design\" instantiated altera_avalon_sysid_qsys \"SystemID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART_COM: Starting Generation of RS232 UART " "UART_COM: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART_COM: \"soc_design\" instantiated altera_up_avalon_rs232 \"UART_COM\" " "UART_COM: \"soc_design\" instantiated altera_up_avalon_rs232 \"UART_COM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Convolution_slave: \"soc_design\" instantiated chris_slave \"convolution_slave\" " "Convolution_slave: \"soc_design\" instantiated chris_slave \"convolution_slave\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII_core: \"soc_design\" instantiated altera_nios2_gen2 \"niosII_core\" " "NiosII_core: \"soc_design\" instantiated altera_nios2_gen2 \"niosII_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_pll: \"soc_design\" instantiated altera_pll \"system_pll\" " "System_pll: \"soc_design\" instantiated altera_pll \"system_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519508541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519509464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_design\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519510011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_design\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_design\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519510014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_design\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_design\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519510015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_design_niosII_core_cpu' " "Cpu: Starting RTL generation for module 'soc_design_niosII_core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519510022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//eperlcmd -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_design_niosII_core_cpu --dir=/tmp/alt7367_4456690835763273770.dir/0012_cpu_gen/ --quartus_bindir=/home/chris/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7367_4456690835763273770.dir/0012_cpu_gen//soc_design_niosII_core_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/chris/altera/16.0/quartus/linux64//eperlcmd -I /home/chris/altera/16.0/quartus/linux64//perl/lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/16.0/quartus/sopc_builder/bin -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_design_niosII_core_cpu --dir=/tmp/alt7367_4456690835763273770.dir/0012_cpu_gen/ --quartus_bindir=/home/chris/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7367_4456690835763273770.dir/0012_cpu_gen//soc_design_niosII_core_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519510022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:30 (*) Starting Nios II generation " "Cpu: # 2017.07.20 10:58:30 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:30 (*)   Checking for plaintext license. " "Cpu: # 2017.07.20 10:58:30 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:30 (*)   Plaintext license not found. " "Cpu: # 2017.07.20 10:58:30 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:30 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.07.20 10:58:30 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.07.20 10:58:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.07.20 10:58:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)   Creating all objects for CPU " "Cpu: # 2017.07.20 10:58:31 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)     Testbench " "Cpu: # 2017.07.20 10:58:31 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)     Instruction decoding " "Cpu: # 2017.07.20 10:58:31 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)       Instruction fields " "Cpu: # 2017.07.20 10:58:31 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)       Instruction decodes " "Cpu: # 2017.07.20 10:58:31 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.07.20 10:58:31 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)       Instruction controls " "Cpu: # 2017.07.20 10:58:31 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:31 (*)     Pipeline frontend " "Cpu: # 2017.07.20 10:58:31 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:32 (*)     Pipeline backend " "Cpu: # 2017.07.20 10:58:32 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:33 (*)   Generating RTL from CPU objects " "Cpu: # 2017.07.20 10:58:33 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:34 (*)   Creating encrypted RTL " "Cpu: # 2017.07.20 10:58:34 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.20 10:58:35 (*) Done Nios II generation " "Cpu: # 2017.07.20 10:58:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_design_niosII_core_cpu' " "Cpu: Done RTL generation for module 'soc_design_niosII_core_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"niosII_core\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"niosII_core\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII_core_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"niosII_core_data_master_translator\" " "NiosII_core_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"niosII_core_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\" " "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII_core_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"niosII_core_data_master_agent\" " "NiosII_core_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"niosII_core_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\" " "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII_core_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"niosII_core_data_master_limiter\" " "NiosII_core_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"niosII_core_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"JTAG_avalon_jtag_slave_burst_adapter\" " "JTAG_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"JTAG_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\" " "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\" " "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII_core_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"niosII_core_data_master_to_SDRAM_s1_cmd_width_adapter\" " "NiosII_core_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"niosII_core_data_master_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_008\" " "Avalon_st_adapter_008: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_008\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_008\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_design: Done \"soc_design\" with 45 modules, 78 files " "Soc_design: Done \"soc_design\" with 45 modules, 78 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519515843 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_design.qsys " "Finished elaborating Qsys system entity \"soc_design.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519520452 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 chris_slave.v(93) " "Verilog HDL Expression warning at chris_slave.v(93): truncated literal to match 4 bits" {  } { { "Qsys/chris_slave.v" "" { Text "/home/chris/FPGA/chris/Qsys/chris_slave.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500519520652 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 chris_slave.v(94) " "Verilog HDL Expression warning at chris_slave.v(94): truncated literal to match 4 bits" {  } { { "Qsys/chris_slave.v" "" { Text "/home/chris/FPGA/chris/Qsys/chris_slave.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500519520652 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 chris_slave.v(95) " "Verilog HDL Expression warning at chris_slave.v(95): truncated literal to match 4 bits" {  } { { "Qsys/chris_slave.v" "" { Text "/home/chris/FPGA/chris/Qsys/chris_slave.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500519520653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/chris_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/chris_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 chris_slave " "Found entity 1: chris_slave" {  } { { "Qsys/chris_slave.v" "" { Text "/home/chris/FPGA/chris/Qsys/chris_slave.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chris_proj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chris_proj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chris_proj " "Found entity 1: chris_proj" {  } { { "chris_proj.bdf" "" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/soc_design.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/soc_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design " "Found entity 1: soc_design" {  } { { "db/ip/soc_design/soc_design.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_design/submodules/altera_default_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_design/submodules/altera_incr_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520660 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520663 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520663 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520663 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520663 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_design/submodules/altera_merlin_master_agent.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_design/submodules/altera_merlin_master_translator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520670 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_design/submodules/altera_reset_controller.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_design/submodules/altera_reset_synchronizer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_counters.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520677 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1500519520678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520679 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 chris_slave.v(93) " "Verilog HDL Expression warning at chris_slave.v(93): truncated literal to match 4 bits" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500519520679 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 chris_slave.v(94) " "Verilog HDL Expression warning at chris_slave.v(94): truncated literal to match 4 bits" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500519520679 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 chris_slave.v(95) " "Verilog HDL Expression warning at chris_slave.v(95): truncated literal to match 4 bits" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1500519520679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/chris_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/chris_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 chris_slave " "Found entity 1: chris_slave" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_General_DMA.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/soc_design/submodules/soc_design_General_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_General_DMA_read_data_mux " "Found entity 1: soc_design_General_DMA_read_data_mux" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520682 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_General_DMA_byteenables " "Found entity 2: soc_design_General_DMA_byteenables" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520682 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_design_General_DMA_fifo_module_fifo_ram_module " "Found entity 3: soc_design_General_DMA_fifo_module_fifo_ram_module" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520682 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_design_General_DMA_fifo_module " "Found entity 4: soc_design_General_DMA_fifo_module" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520682 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_design_General_DMA_mem_read " "Found entity 5: soc_design_General_DMA_mem_read" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 392 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520682 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_design_General_DMA_mem_write " "Found entity 6: soc_design_General_DMA_mem_write" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520682 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_design_General_DMA " "Found entity 7: soc_design_General_DMA" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_JTAG.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_design/submodules/soc_design_JTAG.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_JTAG_sim_scfifo_w " "Found entity 1: soc_design_JTAG_sim_scfifo_w" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520685 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_JTAG_scfifo_w " "Found entity 2: soc_design_JTAG_scfifo_w" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520685 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_design_JTAG_sim_scfifo_r " "Found entity 3: soc_design_JTAG_sim_scfifo_r" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520685 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_design_JTAG_scfifo_r " "Found entity 4: soc_design_JTAG_scfifo_r" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520685 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_design_JTAG " "Found entity 5: soc_design_JTAG" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_SDRAM_input_efifo_module " "Found entity 1: soc_design_SDRAM_input_efifo_module" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520687 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_SDRAM " "Found entity 2: soc_design_SDRAM" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_SRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_SRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_SRAM " "Found entity 1: soc_design_SRAM" {  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_Sys_Timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_Sys_Timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_Sys_Timer " "Found entity 1: soc_design_Sys_Timer" {  } { { "db/ip/soc_design/submodules/soc_design_Sys_Timer.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_Sys_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_SystemID.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_SystemID.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_SystemID " "Found entity 1: soc_design_SystemID" {  } { { "db/ip/soc_design/submodules/soc_design_SystemID.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SystemID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_UART_COM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_UART_COM.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_UART_COM " "Found entity 1: soc_design_UART_COM" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_irq_mapper " "Found entity 1: soc_design_irq_mapper" {  } { { "db/ip/soc_design/submodules/soc_design_irq_mapper.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0 " "Found entity 1: soc_design_mm_interconnect_0" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_008" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_demux " "Found entity 1: soc_design_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_design_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_design_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_mux " "Found entity 1: soc_design_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_mux_005 " "Found entity 1: soc_design_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_cmd_mux_008 " "Found entity 1: soc_design_mm_interconnect_0_cmd_mux_008" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520712 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router " "Found entity 2: soc_design_mm_interconnect_0_router" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520713 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_001 " "Found entity 2: soc_design_mm_interconnect_0_router_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520713 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_002 " "Found entity 2: soc_design_mm_interconnect_0_router_002" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520714 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_004 " "Found entity 2: soc_design_mm_interconnect_0_router_004" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_009_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520715 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_009 " "Found entity 2: soc_design_mm_interconnect_0_router_009" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_design_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_design_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at soc_design_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500519520716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_router_012_default_decode " "Found entity 1: soc_design_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520716 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_mm_interconnect_0_router_012 " "Found entity 2: soc_design_mm_interconnect_0_router_012" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_demux " "Found entity 1: soc_design_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_demux_005 " "Found entity 1: soc_design_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_demux_008 " "Found entity 1: soc_design_mm_interconnect_0_rsp_demux_008" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_mux " "Found entity 1: soc_design_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_design_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_design_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core " "Found entity 1: soc_design_niosII_core" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519520720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519520720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_ic_data_module " "Found entity 1: soc_design_niosII_core_cpu_ic_data_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_design_niosII_core_cpu_ic_tag_module " "Found entity 2: soc_design_niosII_core_cpu_ic_tag_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_design_niosII_core_cpu_bht_module " "Found entity 3: soc_design_niosII_core_cpu_bht_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_design_niosII_core_cpu_register_bank_a_module " "Found entity 4: soc_design_niosII_core_cpu_register_bank_a_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_design_niosII_core_cpu_register_bank_b_module " "Found entity 5: soc_design_niosII_core_cpu_register_bank_b_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_design_niosII_core_cpu_dc_tag_module " "Found entity 6: soc_design_niosII_core_cpu_dc_tag_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_design_niosII_core_cpu_dc_data_module " "Found entity 7: soc_design_niosII_core_cpu_dc_data_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_design_niosII_core_cpu_dc_victim_module " "Found entity 8: soc_design_niosII_core_cpu_dc_victim_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_design_niosII_core_cpu_nios2_oci_debug " "Found entity 9: soc_design_niosII_core_cpu_nios2_oci_debug" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_design_niosII_core_cpu_nios2_oci_break " "Found entity 10: soc_design_niosII_core_cpu_nios2_oci_break" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_design_niosII_core_cpu_nios2_oci_xbrk " "Found entity 11: soc_design_niosII_core_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_design_niosII_core_cpu_nios2_oci_dbrk " "Found entity 12: soc_design_niosII_core_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_design_niosII_core_cpu_nios2_oci_itrace " "Found entity 13: soc_design_niosII_core_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_design_niosII_core_cpu_nios2_oci_td_mode " "Found entity 14: soc_design_niosII_core_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_design_niosII_core_cpu_nios2_oci_dtrace " "Found entity 15: soc_design_niosII_core_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_design_niosII_core_cpu_nios2_oci_fifo " "Found entity 19: soc_design_niosII_core_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_design_niosII_core_cpu_nios2_oci_pib " "Found entity 20: soc_design_niosII_core_cpu_nios2_oci_pib" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_design_niosII_core_cpu_nios2_oci_im " "Found entity 21: soc_design_niosII_core_cpu_nios2_oci_im" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_design_niosII_core_cpu_nios2_performance_monitors " "Found entity 22: soc_design_niosII_core_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_design_niosII_core_cpu_nios2_avalon_reg " "Found entity 23: soc_design_niosII_core_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_design_niosII_core_cpu_ociram_sp_ram_module " "Found entity 24: soc_design_niosII_core_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_design_niosII_core_cpu_nios2_ocimem " "Found entity 25: soc_design_niosII_core_cpu_nios2_ocimem" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_design_niosII_core_cpu_nios2_oci " "Found entity 26: soc_design_niosII_core_cpu_nios2_oci" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_design_niosII_core_cpu " "Found entity 27: soc_design_niosII_core_cpu" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_debug_slave_sysclk " "Found entity 1: soc_design_niosII_core_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_debug_slave_tck " "Found entity 1: soc_design_niosII_core_cpu_debug_slave_tck" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_debug_slave_wrapper " "Found entity 1: soc_design_niosII_core_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_mult_cell " "Found entity 1: soc_design_niosII_core_cpu_mult_cell" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_niosII_core_cpu_test_bench " "Found entity 1: soc_design_niosII_core_cpu_test_bench" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_design/submodules/soc_design_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_design/submodules/soc_design_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_design_system_pll " "Found entity 1: soc_design_system_pll" {  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521368 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(316) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500519521371 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(326) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500519521371 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(336) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500519521371 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_design_SDRAM.v(680) " "Verilog HDL or VHDL warning at soc_design_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1500519521372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chris_proj " "Elaborating entity \"chris_proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500519521481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design soc_design:inst " "Elaborating entity \"soc_design\" for hierarchy \"soc_design:inst\"" {  } { { "chris_proj.bdf" "inst" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { { 104 520 776 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_General_DMA soc_design:inst\|soc_design_General_DMA:general_dma " "Elaborating entity \"soc_design_General_DMA\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\"" {  } { { "db/ip/soc_design/soc_design.v" "general_dma" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_General_DMA_read_data_mux soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_read_data_mux:the_soc_design_General_DMA_read_data_mux " "Elaborating entity \"soc_design_General_DMA_read_data_mux\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_read_data_mux:the_soc_design_General_DMA_read_data_mux\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "the_soc_design_General_DMA_read_data_mux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_General_DMA_byteenables soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_byteenables:the_soc_design_General_DMA_byteenables " "Elaborating entity \"soc_design_General_DMA_byteenables\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_byteenables:the_soc_design_General_DMA_byteenables\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "the_soc_design_General_DMA_byteenables" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_General_DMA_fifo_module soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module " "Elaborating entity \"soc_design_General_DMA_fifo_module\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "the_soc_design_General_DMA_fifo_module" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_General_DMA_fifo_module_fifo_ram_module soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram " "Elaborating entity \"soc_design_General_DMA_fifo_module_fifo_ram_module\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "soc_design_General_DMA_fifo_module_fifo_ram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "lpm_ram_dp_component" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 204 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 9 " "Parameter \"lpm_widthad\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521571 ""}  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 204 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500519521571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 204 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 204 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jm02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jm02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jm02 " "Found entity 1: altsyncram_jm02" {  } { { "db/altsyncram_jm02.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_jm02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jm02 soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_jm02:auto_generated " "Elaborating entity \"altsyncram_jm02\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_fifo_module:the_soc_design_General_DMA_fifo_module\|soc_design_General_DMA_fifo_module_fifo_ram_module:soc_design_General_DMA_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_jm02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_General_DMA_mem_read soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read " "Elaborating entity \"soc_design_General_DMA_mem_read\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_mem_read:the_soc_design_General_DMA_mem_read\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "the_soc_design_General_DMA_mem_read" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_General_DMA_mem_write soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_mem_write:the_soc_design_General_DMA_mem_write " "Elaborating entity \"soc_design_General_DMA_mem_write\" for hierarchy \"soc_design:inst\|soc_design_General_DMA:general_dma\|soc_design_General_DMA_mem_write:the_soc_design_General_DMA_mem_write\"" {  } { { "db/ip/soc_design/submodules/soc_design_General_DMA.v" "the_soc_design_General_DMA_mem_write" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_General_DMA.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_JTAG soc_design:inst\|soc_design_JTAG:jtag " "Elaborating entity \"soc_design_JTAG\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\"" {  } { { "db/ip/soc_design/soc_design.v" "jtag" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_JTAG_scfifo_w soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w " "Elaborating entity \"soc_design_JTAG_scfifo_w\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "the_soc_design_JTAG_scfifo_w" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "wfifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519521914 ""}  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500519521914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/chris/FPGA/chris/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/chris/FPGA/chris/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/chris/FPGA/chris/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519521985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519521985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/chris/FPGA/chris/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519521986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519522026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519522026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519522060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519522060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_w:the_soc_design_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/chris/FPGA/chris/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_JTAG_scfifo_r soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r " "Elaborating entity \"soc_design_JTAG_scfifo_r\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|soc_design_JTAG_scfifo_r:the_soc_design_JTAG_scfifo_r\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "the_soc_design_JTAG_scfifo_r" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "soc_design_JTAG_alt_jtag_atlantic" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522296 ""}  } { { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500519522296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/soc_design/submodules/soc_design_JTAG.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_JTAG.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SDRAM soc_design:inst\|soc_design_SDRAM:sdram " "Elaborating entity \"soc_design_SDRAM\" for hierarchy \"soc_design:inst\|soc_design_SDRAM:sdram\"" {  } { { "db/ip/soc_design/soc_design.v" "sdram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SDRAM_input_efifo_module soc_design:inst\|soc_design_SDRAM:sdram\|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module " "Elaborating entity \"soc_design_SDRAM_input_efifo_module\" for hierarchy \"soc_design:inst\|soc_design_SDRAM:sdram\|soc_design_SDRAM_input_efifo_module:the_soc_design_SDRAM_input_efifo_module\"" {  } { { "db/ip/soc_design/submodules/soc_design_SDRAM.v" "the_soc_design_SDRAM_input_efifo_module" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SRAM soc_design:inst\|soc_design_SRAM:sram " "Elaborating entity \"soc_design_SRAM\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\"" {  } { { "db/ip/soc_design/soc_design.v" "sram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_design_SRAM.hex " "Parameter \"init_file\" = \"soc_design_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519522689 ""}  } { { "db/ip/soc_design/submodules/soc_design_SRAM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_SRAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500519522689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhi1 " "Found entity 1: altsyncram_qhi1" {  } { { "db/altsyncram_qhi1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_qhi1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519522730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519522730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qhi1 soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated " "Elaborating entity \"altsyncram_qhi1\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519522731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/home/chris/FPGA/chris/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_qhi1.tdf" "decode3" { Text "/home/chris/FPGA/chris/db/altsyncram_qhi1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "/home/chris/FPGA/chris/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"soc_design:inst\|soc_design_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_qhi1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_qhi1.tdf" "mux2" { Text "/home/chris/FPGA/chris/db/altsyncram_qhi1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_Sys_Timer soc_design:inst\|soc_design_Sys_Timer:sys_timer " "Elaborating entity \"soc_design_Sys_Timer\" for hierarchy \"soc_design:inst\|soc_design_Sys_Timer:sys_timer\"" {  } { { "db/ip/soc_design/soc_design.v" "sys_timer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_SystemID soc_design:inst\|soc_design_SystemID:systemid " "Elaborating entity \"soc_design_SystemID\" for hierarchy \"soc_design:inst\|soc_design_SystemID:systemid\"" {  } { { "db/ip/soc_design/soc_design.v" "systemid" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_UART_COM soc_design:inst\|soc_design_UART_COM:uart_com " "Elaborating entity \"soc_design_UART_COM\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\"" {  } { { "db/ip/soc_design/soc_design.v" "uart_com" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity soc_design_UART_COM.v(104) " "Verilog HDL or VHDL warning at soc_design_UART_COM.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519523325 "|chris_proj|soc_design:inst|soc_design_UART_COM:uart_com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "RS232_In_Deserializer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_counters.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1500519523334 "|chris_proj|soc_design:inst|soc_design_UART_COM:uart_com|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519523458 ""}  } { { "db/ip/soc_design/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500519523458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "/home/chris/FPGA/chris/db/scfifo_q9a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "/home/chris/FPGA/chris/db/scfifo_q9a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_t0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/chris/FPGA/chris/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/chris/FPGA/chris/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519523642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519523642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "/home/chris/FPGA/chris/db/a_dpfifo_d1a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"soc_design:inst\|soc_design_UART_COM:uart_com\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/soc_design/submodules/soc_design_UART_COM.v" "RS232_Out_Serializer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_UART_COM.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chris_slave soc_design:inst\|chris_slave:convolution_slave " "Elaborating entity \"chris_slave\" for hierarchy \"soc_design:inst\|chris_slave:convolution_slave\"" {  } { { "db/ip/soc_design/soc_design.v" "convolution_slave" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in chris_slave.v(66) " "Verilog HDL or VHDL warning at chris_slave.v(66): object \"data_in\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519523780 "|chris_proj|soc_design:inst|chris_slave:convolution_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out chris_slave.v(67) " "Verilog HDL or VHDL warning at chris_slave.v(67): object \"data_out\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519523780 "|chris_proj|soc_design:inst|chris_slave:convolution_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kernel_parameter chris_slave.v(77) " "Verilog HDL or VHDL warning at chris_slave.v(77): object \"kernel_parameter\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519523780 "|chris_proj|soc_design:inst|chris_slave:convolution_slave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "image_paramete chris_slave.v(78) " "Verilog HDL or VHDL warning at chris_slave.v(78): object \"image_paramete\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/chris_slave.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/chris_slave.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519523780 "|chris_proj|soc_design:inst|chris_slave:convolution_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core soc_design:inst\|soc_design_niosII_core:niosii_core " "Elaborating entity \"soc_design_niosII_core\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\"" {  } { { "db/ip/soc_design/soc_design.v" "niosii_core" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu " "Elaborating entity \"soc_design_niosII_core_cpu\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core.v" "cpu" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519523816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_test_bench soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_test_bench:the_soc_design_niosII_core_cpu_test_bench " "Elaborating entity \"soc_design_niosII_core_cpu_test_bench\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_test_bench:the_soc_design_niosII_core_cpu_test_bench\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_test_bench" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 5970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_ic_data_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data " "Elaborating entity \"soc_design_niosII_core_cpu_ic_data_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_ic_data" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 6972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519524254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519524254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_data_module:soc_design_niosII_core_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_ic_tag_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag " "Elaborating entity \"soc_design_niosII_core_cpu_ic_tag_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_ic_tag" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 7038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgj1 " "Found entity 1: altsyncram_qgj1" {  } { { "db/altsyncram_qgj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_qgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519524338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519524338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated " "Elaborating entity \"altsyncram_qgj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_ic_tag_module:soc_design_niosII_core_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_bht_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht " "Elaborating entity \"soc_design_niosII_core_cpu_bht_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_bht" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 7208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519524414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519524414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_bht_module:soc_design_niosII_core_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_register_bank_a_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a " "Elaborating entity \"soc_design_niosII_core_cpu_register_bank_a_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_register_bank_a" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 8156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519524487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519524487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_a_module:soc_design_niosII_core_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_register_bank_b_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b " "Elaborating entity \"soc_design_niosII_core_cpu_register_bank_b_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_register_bank_b_module:soc_design_niosII_core_cpu_register_bank_b\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_register_bank_b" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 8174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_mult_cell soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell " "Elaborating entity \"soc_design_niosII_core_cpu_mult_cell\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_mult_cell" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 8759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/chris/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519524580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519524580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/chris/FPGA/chris/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_mult_cell:the_soc_design_niosII_core_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519524869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_dc_tag_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag " "Elaborating entity \"soc_design_niosII_core_cpu_dc_tag_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_dc_tag" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 9181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_jpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519525268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519525268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_tag_module:soc_design_niosII_core_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_dc_data_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data " "Elaborating entity \"soc_design_niosII_core_cpu_dc_data_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_dc_data" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 9247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519525347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519525347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_data_module:soc_design_niosII_core_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_dc_victim_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim " "Elaborating entity \"soc_design_niosII_core_cpu_dc_victim_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_dc_victim" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 9359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519525432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519525432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_dc_victim_module:soc_design_niosII_core_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_debug soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_debug\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_debug" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_debug:the_soc_design_niosII_core_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altera_std_synchronizer" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_break soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_break\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_break:the_soc_design_niosII_core_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_break" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_xbrk soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_xbrk\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_xbrk:the_soc_design_niosII_core_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_xbrk" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_dbrk soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_dbrk\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dbrk:the_soc_design_niosII_core_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_dbrk" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_itrace soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_itrace\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_itrace" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_dtrace soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_dtrace\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_dtrace" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_td_mode soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace\|soc_design_niosII_core_cpu_nios2_oci_td_mode:soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_td_mode\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_dtrace:the_soc_design_niosII_core_cpu_nios2_oci_dtrace\|soc_design_niosII_core_cpu_nios2_oci_td_mode:soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_fifo soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_fifo\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt:the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt:the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_fifo:the_soc_design_niosII_core_cpu_nios2_oci_fifo\|soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc:the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_pib soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_pib:the_soc_design_niosII_core_cpu_nios2_oci_pib " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_pib\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_pib:the_soc_design_niosII_core_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_pib" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_oci_im soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_oci_im\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_oci_im:the_soc_design_niosII_core_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_im" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_avalon_reg soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_avalon_reg\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_avalon_reg:the_soc_design_niosII_core_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_avalon_reg" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_nios2_ocimem soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem " "Elaborating entity \"soc_design_niosII_core_cpu_nios2_ocimem\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_ocimem" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519525979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_ociram_sp_ram_module soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram " "Elaborating entity \"soc_design_niosII_core_cpu_ociram_sp_ram_module\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "soc_design_niosII_core_cpu_ociram_sp_ram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519526081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519526081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_debug_slave_wrapper soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper " "Elaborating entity \"soc_design_niosII_core_cpu_debug_slave_wrapper\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_debug_slave_wrapper" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_debug_slave_tck soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck " "Elaborating entity \"soc_design_niosII_core_cpu_debug_slave_tck\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_tck:the_soc_design_niosII_core_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "the_soc_design_niosII_core_cpu_debug_slave_tck" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_niosII_core_cpu_debug_slave_sysclk soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk " "Elaborating entity \"soc_design_niosII_core_cpu_debug_slave_sysclk\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|soc_design_niosII_core_cpu_debug_slave_sysclk:the_soc_design_niosII_core_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "the_soc_design_niosII_core_cpu_debug_slave_sysclk" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\"" {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" "soc_design_niosII_core_cpu_debug_slave_phy" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_debug_slave_wrapper:the_soc_design_niosII_core_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_design_niosII_core_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/chris/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_system_pll soc_design:inst\|soc_design_system_pll:system_pll " "Elaborating entity \"soc_design_system_pll\" for hierarchy \"soc_design:inst\|soc_design_system_pll:system_pll\"" {  } { { "db/ip/soc_design/soc_design.v" "system_pll" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "altera_pll_i" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526357 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1500519526371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_design:inst\|soc_design_system_pll:system_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 8250 ps " "Parameter \"phase_shift1\" = \"8250 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519526377 ""}  } { { "db/ip/soc_design/submodules/soc_design_system_pll.v" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_system_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500519526377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_design_mm_interconnect_0\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_design/soc_design.v" "mm_interconnect_0" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_data_master_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_instruction_master_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_instruction_master_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:general_dma_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:general_dma_read_master_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "general_dma_read_master_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:general_dma_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:general_dma_write_master_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "general_dma_write_master_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_com_avalon_rs232_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "uart_com_avalon_rs232_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_avs_s0_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "convolution_slave_avs_s0_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:general_dma_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:general_dma_control_port_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "general_dma_control_port_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systemid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systemid_control_slave_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "systemid_control_slave_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sram_s1_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_data_master_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_data_master_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_core_instruction_master_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_instruction_master_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:general_dma_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:general_dma_read_master_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "general_dma_read_master_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:general_dma_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:general_dma_write_master_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "general_dma_write_master_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router " "Elaborating entity \"soc_design_mm_interconnect_0_router\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519526988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router\|soc_design_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router:router\|soc_design_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_design_mm_interconnect_0_router_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_001_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001\|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_001:router_001\|soc_design_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_002 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_design_mm_interconnect_0_router_002\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_002" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_002_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002\|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_002:router_002\|soc_design_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_004 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_design_mm_interconnect_0_router_004\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_004" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_004_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004\|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_004:router_004\|soc_design_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_009 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"soc_design_mm_interconnect_0_router_009\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_009" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_009_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_009:router_009\|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_009_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_009:router_009\|soc_design_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_012 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"soc_design_mm_interconnect_0_router_012\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_012:router_012\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "router_012" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_router_012_default_decode soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_012:router_012\|soc_design_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"soc_design_mm_interconnect_0_router_012_default_decode\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_router_012:router_012\|soc_design_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_router_012.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_core_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_core_data_master_limiter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_data_master_limiter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "jtag_avalon_jtag_slave_burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_debug_mem_slave_burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:niosii_core_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 3951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_demux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_demux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_demux_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_demux_002 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_mux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_mux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_mux_005 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_mux_005\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_cmd_mux_008 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008 " "Elaborating entity \"soc_design_mm_interconnect_0_cmd_mux_008\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "cmd_mux_008" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_cmd_mux_008.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_demux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_demux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_demux_005 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_demux_005\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_demux_008 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_demux_008\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_demux_008" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_mux soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_mux" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_mux_001 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_rsp_mux_002 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_design_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:niosii_core_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "niosii_core_data_master_to_sdram_s1_cmd_width_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "sdram_s1_to_niosii_core_data_master_rsp_width_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519527495 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519527495 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500519527495 "|chris_proj|soc_design:inst|soc_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_niosii_core_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 4866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter_008 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter_008\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" "avalon_st_adapter_008" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0.v" 5098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0\" for hierarchy \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|soc_design_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|soc_design_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v" "error_adapter_0" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_mm_interconnect_0_avalon_st_adapter_008.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_design_irq_mapper soc_design:inst\|soc_design_irq_mapper:irq_mapper " "Elaborating entity \"soc_design_irq_mapper\" for hierarchy \"soc_design:inst\|soc_design_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_design/soc_design.v" "irq_mapper" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_design:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_design:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_design/soc_design.v" "rst_controller" { Text "/home/chris/FPGA/chris/db/ip/soc_design/soc_design.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_design/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_design/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519527550 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_design_niosII_core_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_design_niosII_core_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" "the_soc_design_niosII_core_cpu_nios2_oci_itrace" { Text "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.v" 3196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1500519529333 "|chris_proj|soc_design:inst|soc_design_niosII_core:niosii_core|soc_design_niosII_core_cpu:cpu|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci|soc_design_niosII_core_cpu_nios2_oci_itrace:the_soc_design_niosII_core_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1500519530066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.20.10:58:53 Progress: Loading sldb20bc4dc/alt_sld_fab_wrapper_hw.tcl " "2017.07.20.10:58:53 Progress: Loading sldb20bc4dc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519533086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519534591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519534717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519535343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519535417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519535497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519535600 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519535604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519535604 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1500519536321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb20bc4dc/alt_sld_fab.v" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519536492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519536492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519536569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519536569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519536570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519536570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519536618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519536618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519536686 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519536686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519536686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/chris/FPGA/chris/db/ip/sldb20bc4dc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519536740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519536740 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1500519541920 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1500519541920 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1500519541920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519541940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500519541940 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500519541940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/chris/FPGA/chris/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500519541972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519541972 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1500519542726 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1500519542726 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1500519542793 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1500519542793 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1500519542793 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1500519542793 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1500519542794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500519542814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_GND GND " "Pin \"uart_GND\" is stuck at GND" {  } { { "chris_proj.bdf" "" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { { 8 208 384 24 "uart_GND" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500519546201 "|chris_proj|uart_GND"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "chris_proj.bdf" "" { Schematic "/home/chris/FPGA/chris/chris_proj.bdf" { { 216 344 520 232 "dram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500519546201 "|chris_proj|dram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500519546201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519546615 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "720 " "720 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500519549420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519549707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519549958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/chris/output_files/chris_proj.map.smsg " "Generated suppressed messages file /home/chris/FPGA/chris/output_files/chris_proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519550492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500519552083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500519552083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6888 " "Implemented 6888 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500519552713 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500519552713 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1500519552713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6438 " "Implemented 6438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500519552713 ""} { "Info" "ICUT_CUT_TM_RAMS" "395 " "Implemented 395 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500519552713 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1500519552713 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1500519552713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500519552713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1558 " "Peak virtual memory: 1558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500519552773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 10:59:12 2017 " "Processing ended: Thu Jul 20 10:59:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500519552773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500519552773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500519552773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500519552773 ""}
