Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  7 18:02:08 2024
| Host         : ST04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fnd2_timing_summary_routed.rpt -pb fnd2_timing_summary_routed.pb -rpx fnd2_timing_summary_routed.rpx -warn_on_violation
| Design       : fnd2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.319        0.000                      0                   39        0.264        0.000                      0                   39        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.319        0.000                      0                   39        0.264        0.000                      0                   39        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.941ns (41.595%)  route 2.725ns (58.405%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          1.584     9.420    m_reg[0]_i_1_n_3
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.395     9.815 r  clk100hz_i_1/O
                         net (fo=1, routed)           0.000     9.815    clk100hz_i_1_n_0
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.047    15.134    clk100hz_reg
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.546ns (42.382%)  route 2.102ns (57.618%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.960     8.796    m_reg[0]_i_1_n_3
    SLICE_X63Y31         FDRE                                         r  m_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[0]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.672    14.441    m_reg[0]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.546ns (42.382%)  route 2.102ns (57.618%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.960     8.796    m_reg[0]_i_1_n_3
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.672    14.441    m_reg[1]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.546ns (42.382%)  route 2.102ns (57.618%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.960     8.796    m_reg[0]_i_1_n_3
    SLICE_X63Y31         FDRE                                         r  m_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[2]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.672    14.441    m_reg[2]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.546ns (42.382%)  route 2.102ns (57.618%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.960     8.796    m_reg[0]_i_1_n_3
    SLICE_X63Y31         FDRE                                         r  m_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[3]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X63Y31         FDRE (Setup_fdre_C_R)       -0.672    14.441    m_reg[3]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.546ns (43.603%)  route 2.000ns (56.397%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.858     8.694    m_reg[0]_i_1_n_3
    SLICE_X63Y32         FDRE                                         r  m_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.672    14.419    m_reg[4]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.546ns (43.603%)  route 2.000ns (56.397%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.858     8.694    m_reg[0]_i_1_n_3
    SLICE_X63Y32         FDRE                                         r  m_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.672    14.419    m_reg[5]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.546ns (43.603%)  route 2.000ns (56.397%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.858     8.694    m_reg[0]_i_1_n_3
    SLICE_X63Y32         FDRE                                         r  m_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.672    14.419    m_reg[6]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.546ns (43.603%)  route 2.000ns (56.397%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.858     8.694    m_reg[0]_i_1_n_3
    SLICE_X63Y32         FDRE                                         r  m_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDRE (Setup_fdre_C_R)       -0.672    14.419    m_reg[7]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.546ns (44.214%)  route 1.951ns (55.786%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  m_reg[1]/Q
                         net (fo=2, routed)           0.667     6.272    m_reg[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  m[0]_i_13/O
                         net (fo=1, routed)           0.474     6.870    m[0]_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.465 r  m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.465    m_reg[0]_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.582 r  m_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    m_reg[0]_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.836 r  m_reg[0]_i_1/CO[0]
                         net (fo=20, routed)          0.809     8.645    m_reg[0]_i_1_n_3
    SLICE_X63Y33         FDRE                                         r  m_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  m_reg[10]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y33         FDRE (Setup_fdre_C_R)       -0.672    14.420    m_reg[10]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  m_reg[11]/Q
                         net (fo=3, routed)           0.120     1.734    m_reg[11]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  m_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    m_reg[8]_i_1_n_4
    SLICE_X63Y33         FDRE                                         r  m_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  m_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    m_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  m_reg[7]/Q
                         net (fo=3, routed)           0.120     1.733    m_reg[7]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  m_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    m_reg[4]_i_1_n_4
    SLICE_X63Y32         FDRE                                         r  m_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    m_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  m_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  m_reg[15]/Q
                         net (fo=3, routed)           0.120     1.735    m_reg[15]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  m_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    m_reg[12]_i_1_n_4
    SLICE_X63Y34         FDRE                                         r  m_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  m_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    m_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  m_reg[3]/Q
                         net (fo=2, routed)           0.120     1.732    m_reg[3]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  m_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    m_reg[0]_i_2_n_4
    SLICE_X63Y31         FDRE                                         r  m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  m_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    m_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 m_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  m_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  m_reg[8]/Q
                         net (fo=2, routed)           0.115     1.729    m_reg[8]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  m_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    m_reg[8]_i_1_n_7
    SLICE_X63Y33         FDRE                                         r  m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  m_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    m_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 m_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  m_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  m_reg[16]/Q
                         net (fo=2, routed)           0.117     1.732    m_reg[16]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  m_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    m_reg[16]_i_1_n_7
    SLICE_X63Y35         FDRE                                         r  m_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  m_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    m_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 m_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  m_reg[12]/Q
                         net (fo=3, routed)           0.117     1.732    m_reg[12]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  m_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    m_reg[12]_i_1_n_7
    SLICE_X63Y34         FDRE                                         r  m_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  m_reg[12]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    m_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 m_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  m_reg[4]/Q
                         net (fo=2, routed)           0.117     1.730    m_reg[4]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  m_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    m_reg[4]_i_1_n_7
    SLICE_X63Y32         FDRE                                         r  m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  m_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    m_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 m_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  m_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  m_reg[10]/Q
                         net (fo=3, routed)           0.122     1.736    m_reg[10]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  m_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    m_reg[8]_i_1_n_5
    SLICE_X63Y33         FDRE                                         r  m_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  m_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    m_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 m_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  m_reg[14]/Q
                         net (fo=3, routed)           0.122     1.737    m_reg[14]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  m_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    m_reg[12]_i_1_n_5
    SLICE_X63Y34         FDRE                                         r  m_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  m_reg[14]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    m_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   clk100hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   fnd0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   fnd0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   fnd0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   fnd0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   fnd0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   fnd0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   fnd0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y31   m_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   clk100hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   clk100hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   fnd0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   fnd0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   clk100hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   clk100hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   fnd0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   fnd0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   fnd0_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.352ns (54.513%)  route 3.631ns (45.487%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.723     7.324    fndsel2_OBUF
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.152     7.476 r  fnd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     9.385    fnd_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    13.129 r  fnd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.129    fnd[4]
    U5                                                                r  fnd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.347ns (56.150%)  route 3.395ns (43.850%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.330     6.931    fndsel2_OBUF
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.153     7.084 r  fnd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     9.149    fnd_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    12.888 r  fnd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.888    fnd[6]
    U7                                                                r  fnd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 4.339ns (58.020%)  route 3.140ns (41.980%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.333     6.934    fndsel2_OBUF
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.150     7.084 r  fnd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.891    fnd_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    12.624 r  fnd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.624    fnd[1]
    W6                                                                r  fnd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.116ns (55.887%)  route 3.249ns (44.113%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.723     7.324    fndsel2_OBUF
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.448 r  fnd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.974    fnd_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.509 r  fnd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.509    fnd[3]
    V8                                                                r  fnd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndsel1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 4.083ns (56.007%)  route 3.207ns (43.993%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  clk100hz_reg/Q
                         net (fo=10, routed)          1.356     6.957    fndsel2_OBUF
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.081 r  fndsel1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.851     8.932    fndsel1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.435 r  fndsel1_OBUF_inst/O
                         net (fo=0)                   0.000    12.435    fndsel1
    U2                                                                r  fndsel1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 4.091ns (56.182%)  route 3.190ns (43.818%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.383     6.984    fndsel2_OBUF
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.124     7.108 r  fnd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.916    fnd_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.426 r  fnd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.426    fnd[0]
    W7                                                                r  fnd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.084ns (57.301%)  route 3.044ns (42.699%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.330     6.931    fndsel2_OBUF
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.055 r  fnd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.769    fnd_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.273 r  fnd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.273    fnd[5]
    V5                                                                r  fnd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.115ns (57.787%)  route 3.006ns (42.213%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.333     6.934    fndsel2_OBUF
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.058 r  fnd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     8.731    fnd_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.266 r  fnd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.266    fnd[2]
    U8                                                                r  fnd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndsel2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 3.955ns (70.166%)  route 1.682ns (29.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.145    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk100hz_reg/Q
                         net (fo=10, routed)          1.682     7.283    fndsel2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.782 r  fndsel2_OBUF_inst/O
                         net (fo=0)                   0.000    10.782    fndsel2
    U4                                                                r  fndsel2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndsel2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.341ns (79.367%)  route 0.349ns (20.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk100hz_reg/Q
                         net (fo=10, routed)          0.349     1.958    fndsel2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.158 r  fndsel2_OBUF_inst/O
                         net (fo=0)                   0.000     3.158    fndsel2
    U4                                                                r  fndsel2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.422ns (70.509%)  route 0.595ns (29.491%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fnd0_reg[2]/Q
                         net (fo=1, routed)           0.266     1.877    fnd0[2]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.922 r  fnd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.250    fnd_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.486 r  fnd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.486    fnd[2]
    U8                                                                r  fnd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.422ns (70.021%)  route 0.609ns (29.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fnd0_reg[3]/Q
                         net (fo=1, routed)           0.329     1.938    fnd0[3]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.983 r  fnd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.263    fnd_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.500 r  fnd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.500    fnd[3]
    V8                                                                r  fnd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.398ns (68.000%)  route 0.658ns (32.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fnd0_reg[0]/Q
                         net (fo=1, routed)           0.265     1.875    fnd0[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  fnd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.313    fnd_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.525 r  fnd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.525    fnd[0]
    W7                                                                r  fnd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.392ns (66.901%)  route 0.688ns (33.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fnd0_reg[5]/Q
                         net (fo=1, routed)           0.335     1.945    fnd0[5]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.990 r  fnd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.344    fnd_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.549 r  fnd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.549    fnd[5]
    V5                                                                r  fnd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.480ns (71.110%)  route 0.601ns (28.890%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fnd0_reg[1]/Q
                         net (fo=1, routed)           0.206     1.817    fnd0[1]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.043     1.860 r  fnd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.254    fnd_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.550 r  fnd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.550    fnd[1]
    W6                                                                r  fnd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.482ns (70.959%)  route 0.606ns (29.041%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  fnd0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fnd0_reg[4]/Q
                         net (fo=1, routed)           0.186     1.796    fnd0[4]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.047     1.843 r  fnd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.264    fnd_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.294     3.557 r  fnd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.557    fnd[4]
    U5                                                                r  fnd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.485ns (66.140%)  route 0.760ns (33.860%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fnd0_reg[6]/Q
                         net (fo=1, routed)           0.272     1.881    fnd0[6]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.044     1.925 r  fnd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.414    fnd_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.300     3.714 r  fnd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.714    fnd[6]
    U7                                                                r  fnd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk100hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndsel1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.390ns (56.711%)  route 1.061ns (43.289%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  clk100hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  clk100hz_reg/Q
                         net (fo=10, routed)          0.655     2.264    fndsel2_OBUF
    SLICE_X65Y28         LUT1 (Prop_lut1_I0_O)        0.045     2.309 r  fndsel1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.406     2.715    fndsel1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.919 r  fndsel1_OBUF_inst/O
                         net (fo=0)                   0.000     3.919    fndsel1
    U2                                                                r  fndsel1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0[1]
                            (input port)
  Destination:            fnd0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 1.939ns (30.220%)  route 4.478ns (69.780%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw0[1] (IN)
                         net (fo=0)                   0.000     0.000    sw0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw0_IBUF[1]_inst/O
                         net (fo=8, routed)           3.620     5.082    sw0_IBUF[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.152     5.234 r  fnd0[1]_i_2/O
                         net (fo=1, routed)           0.858     6.091    fnd0[1]_i_2_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.326     6.417 r  fnd0[1]_i_1/O
                         net (fo=1, routed)           0.000     6.417    fnd0[1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.028ns  (logic 1.934ns (32.082%)  route 4.094ns (67.918%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.783     5.233    sw1_IBUF[2]
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.152     5.385 r  fnd0[3]_i_2/O
                         net (fo=1, routed)           0.311     5.696    fnd0[3]_i_2_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I0_O)        0.332     6.028 r  fnd0[3]_i_1/O
                         net (fo=1, routed)           0.000     6.028    fnd0[3]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[3]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.018ns  (logic 1.698ns (28.211%)  route 4.320ns (71.789%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.820     5.270    sw1_IBUF[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.394 r  fnd0[5]_i_2/O
                         net (fo=1, routed)           0.500     5.894    fnd0[5]_i_2_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.018 r  fnd0[5]_i_1/O
                         net (fo=1, routed)           0.000     6.018    fnd0[5]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[5]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.574ns (26.389%)  route 4.390ns (73.611%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.716     5.166    sw1_IBUF[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.290 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.674     5.964    fnd00
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[3]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 1.574ns (26.389%)  route 4.390ns (73.611%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.716     5.166    sw1_IBUF[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.290 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.674     5.964    fnd00
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[6]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.698ns (28.620%)  route 4.234ns (71.380%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.727     5.177    sw1_IBUF[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.301 r  fnd0[0]_i_2/O
                         net (fo=1, routed)           0.507     5.808    fnd0[0]_i_2_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     5.932 r  fnd0[0]_i_1/O
                         net (fo=1, routed)           0.000     5.932    fnd0[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/C

Slack:                    inf
  Source:                 sw0[1]
                            (input port)
  Destination:            fnd0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.827ns  (logic 1.709ns (29.335%)  route 4.118ns (70.665%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw0[1] (IN)
                         net (fo=0)                   0.000     0.000    sw0[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw0_IBUF[1]_inst/O
                         net (fo=8, routed)           3.620     5.082    sw0_IBUF[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.206 r  fnd0[2]_i_2/O
                         net (fo=1, routed)           0.497     5.703    fnd0[2]_i_2_n_0
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     5.827 r  fnd0[2]_i_1/O
                         net (fo=1, routed)           0.000     5.827    fnd0[2]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[2]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.823ns  (logic 1.574ns (27.026%)  route 4.249ns (72.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.716     5.166    sw1_IBUF[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.290 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.533     5.823    fnd00
    SLICE_X62Y20         FDRE                                         r  fnd0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  fnd0_reg[4]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.640ns  (logic 1.574ns (27.901%)  route 4.067ns (72.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.716     5.166    sw1_IBUF[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.290 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.350     5.640    fnd00
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.640ns  (logic 1.574ns (27.901%)  route 4.067ns (72.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          3.716     5.166    sw1_IBUF[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.290 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.350     5.640    fnd00
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            fnd0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.264ns (14.872%)  route 1.510ns (85.128%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           1.510     1.729    sw1_IBUF[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.774 r  fnd0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    fnd0[2]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[2]/C

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            fnd0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.264ns (14.686%)  route 1.533ns (85.315%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           1.533     1.752    sw1_IBUF[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  fnd0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    fnd0[1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/C

Slack:                    inf
  Source:                 sw1[2]
                            (input port)
  Destination:            fnd0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.263ns (14.419%)  route 1.560ns (85.581%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw1[2] (IN)
                         net (fo=0)                   0.000     0.000    sw1[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  sw1_IBUF[2]_inst/O
                         net (fo=14, routed)          1.560     1.778    sw1_IBUF[2]
    SLICE_X63Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  fnd0[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    fnd0[5]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[5]/C

Slack:                    inf
  Source:                 sw0[3]
                            (input port)
  Destination:            fnd0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.262ns (14.280%)  route 1.571ns (85.720%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw0[3] (IN)
                         net (fo=0)                   0.000     0.000    sw0[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw0_IBUF[3]_inst/O
                         net (fo=4, routed)           1.440     1.657    sw0_IBUF[3]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.702 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.130     1.832    fnd00
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/C

Slack:                    inf
  Source:                 sw0[3]
                            (input port)
  Destination:            fnd0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.262ns (14.280%)  route 1.571ns (85.720%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw0[3] (IN)
                         net (fo=0)                   0.000     0.000    sw0[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw0_IBUF[3]_inst/O
                         net (fo=4, routed)           1.440     1.657    sw0_IBUF[3]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.702 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.130     1.832    fnd00
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[1]/C

Slack:                    inf
  Source:                 sw0[3]
                            (input port)
  Destination:            fnd0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.262ns (14.280%)  route 1.571ns (85.720%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw0[3] (IN)
                         net (fo=0)                   0.000     0.000    sw0[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw0_IBUF[3]_inst/O
                         net (fo=4, routed)           1.440     1.657    sw0_IBUF[3]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.702 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.130     1.832    fnd00
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[2]/C

Slack:                    inf
  Source:                 sw0[3]
                            (input port)
  Destination:            fnd0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.262ns (14.280%)  route 1.571ns (85.720%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw0[3] (IN)
                         net (fo=0)                   0.000     0.000    sw0[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw0_IBUF[3]_inst/O
                         net (fo=4, routed)           1.440     1.657    sw0_IBUF[3]
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.702 r  fnd0[6]_i_1/O
                         net (fo=7, routed)           0.130     1.832    fnd00
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[5]/C

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            fnd0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.264ns (14.177%)  route 1.597ns (85.823%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           1.597     1.816    sw1_IBUF[0]
    SLICE_X63Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.861 r  fnd0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    fnd0[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  fnd0_reg[0]/C

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            fnd0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.264ns (14.165%)  route 1.599ns (85.835%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           1.599     1.818    sw1_IBUF[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  fnd0[6]_i_2/O
                         net (fo=1, routed)           0.000     1.863    fnd0[6]_i_2_n_0
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  fnd0_reg[6]/C

Slack:                    inf
  Source:                 sw1[0]
                            (input port)
  Destination:            fnd0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.264ns (14.137%)  route 1.603ns (85.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw1[0] (IN)
                         net (fo=0)                   0.000     0.000    sw1[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw1_IBUF[0]_inst/O
                         net (fo=7, routed)           1.603     1.822    sw1_IBUF[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.867 r  fnd0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    fnd0[4]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  fnd0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  fnd0_reg[4]/C





