0.7
2020.2
Oct 19 2021
03:16:22
D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v,1641012334,verilog,,D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,,data_mem,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v,1641279075,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/adder.v,,inst_mem,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/defines.vh,1641179155,verilog,,,,,,,,,,,,
D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/memsel.v,1641291537,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/mips.v,D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/defines.vh,memsel,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/adder.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/alu.v,,adder,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/alu.v,1641282161,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/aludec.v,D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/defines.vh,alu,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/aludec.v,1641208829,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/controller.v,D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/defines.vh,aludec,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/controller.v,1641295580,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/datapath.v,,controller,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/datapath.v,1641291472,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/eqcmp.v,,datapath,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/eqcmp.v,1641179790,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/flopenr.v,D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/defines.vh,eqcmp,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/flopenr.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/flopenrc.v,,flopenr,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/flopenrc.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/flopr.v,,flopenrc,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/flopr.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/floprc.v,,flopr,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/floprc.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/hazard.v,,floprc,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/hazard.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/maindec.v,,hazard,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/maindec.v,1641216123,verilog,,D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/memsel.v,D:/VIVADOproject/CPU/lab_4/lab_4/lab_4.srcs/sources_1/new/defines.vh,maindec,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/mips.v,1641212513,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/mux2.v,,mips,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/mux2.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/mux3.v,,mux2,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/mux3.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/pc.v,,mux3,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/pc.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/regfile.v,,pc,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/regfile.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/signext.v,,regfile,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/signext.v,1641017665,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/sl2.v,,signext,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/sl2.v,1641010291,verilog,,D:/VIVADOproject/CPU/lab_4/rtl/top.v,,sl2,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/rtl/top.v,1641212383,verilog,,D:/VIVADOproject/CPU/lab_4/sim/testbench.v,,top,,,../../../../lab_4.srcs/sources_1/new,,,,,
D:/VIVADOproject/CPU/lab_4/sim/testbench.v,1641279272,verilog,,,,testbench,,,../../../../lab_4.srcs/sources_1/new,,,,,
