=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob070_ece241_2013_q2/Prob070_ece241_2013_q2_sample01 results\phi4_14b_0shot_temp0.0\Prob070_ece241_2013_q2/Prob070_ece241_2013_q2_sample01.sv dataset_code-complete-iccad2023/Prob070_ece241_2013_q2_test.sv dataset_code-complete-iccad2023/Prob070_ece241_2013_q2_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob070_ece241_2013_q2/Prob070_ece241_2013_q2_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out_sop' has 24 mismatches. First mismatch occurred at time 30.
Hint: Output 'out_pos' has 74 mismatches. First mismatch occurred at time 10.
Hint: Total mismatched samples is 85 out of 107 samples

Simulation finished at 535 ps
Mismatches: 85 in 107 samples


--- stderr ---
