#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Dec 14 10:45:03 2017
# Process ID: 2489
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1
# Command line: vivado -log test_cna.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_cna.tcl -notrace
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna.vdi
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_cna.tcl -notrace
create_project: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.594 ; gain = 9.016 ; free physical = 66 ; free virtual = 10403
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[0]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[1]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[2]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[3]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[4]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[5]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[6]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[7]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[8]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 1370.098 ; gain = 278.504 ; free physical = 73 ; free virtual = 10161
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1386.105 ; gain = 16.008 ; free physical = 119 ; free virtual = 10157
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13e375d94

Time (s): cpu = 00:00:00 ; elapsed = 00:02:12 . Memory (MB): peak = 1818.594 ; gain = 0.000 ; free physical = 69 ; free virtual = 9672
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13e375d94

Time (s): cpu = 00:00:00 ; elapsed = 00:02:14 . Memory (MB): peak = 1818.594 ; gain = 0.000 ; free physical = 68 ; free virtual = 9672
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ccf2cdfc

Time (s): cpu = 00:00:00 ; elapsed = 00:02:19 . Memory (MB): peak = 1818.594 ; gain = 0.000 ; free physical = 69 ; free virtual = 9670
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ccf2cdfc

Time (s): cpu = 00:00:00 ; elapsed = 00:02:23 . Memory (MB): peak = 1818.594 ; gain = 0.000 ; free physical = 62 ; free virtual = 9671
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ccf2cdfc

Time (s): cpu = 00:00:00 ; elapsed = 00:02:23 . Memory (MB): peak = 1818.594 ; gain = 0.000 ; free physical = 62 ; free virtual = 9672
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1818.594 ; gain = 0.000 ; free physical = 62 ; free virtual = 9672
Ending Logic Optimization Task | Checksum: 1ccf2cdfc

Time (s): cpu = 00:00:00 ; elapsed = 00:02:24 . Memory (MB): peak = 1818.594 ; gain = 0.000 ; free physical = 73 ; free virtual = 9671

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cf6b44b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1818.598 ; gain = 0.004 ; free physical = 71 ; free virtual = 9671
21 Infos, 9 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:07:56 . Memory (MB): peak = 1818.598 ; gain = 448.500 ; free physical = 73 ; free virtual = 9671
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:44 . Memory (MB): peak = 1842.609 ; gain = 0.004 ; free physical = 73 ; free virtual = 9663
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.16 ; elapsed = 00:01:10 . Memory (MB): peak = 1843.609 ; gain = 25.012 ; free physical = 73 ; free virtual = 9663
Command: report_drc -file test_cna_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:02:20 . Memory (MB): peak = 1843.609 ; gain = 0.000 ; free physical = 78 ; free virtual = 9657
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.609 ; gain = 0.000 ; free physical = 67 ; free virtual = 9649
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8c8472d0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:16 . Memory (MB): peak = 1843.609 ; gain = 0.000 ; free physical = 67 ; free virtual = 9649
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.609 ; gain = 0.000 ; free physical = 73 ; free virtual = 9649

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6382002d

Time (s): cpu = 00:00:00.84 ; elapsed = 00:02:19 . Memory (MB): peak = 1843.609 ; gain = 0.000 ; free physical = 73 ; free virtual = 9652

Phase 1.3 Build Placer Netlist Model
#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Dec 14 11:03:14 2017
# Process ID: 26839
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1
# Command line: vivado -log test_cna.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_cna.tcl -notrace
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna.vdi
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_cna.tcl -notrace
Command: open_checkpoint test_cna_opt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1074.750 ; gain = 0.000 ; free physical = 10406 ; free virtual = 24574
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[0]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[1]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[2]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[3]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[4]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[5]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[6]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[7]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[8]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1363.641 ; gain = 3.000 ; free physical = 10070 ; free virtual = 24276
Restored from archive | CPU: 0.040000 secs | Memory: 0.858910 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1363.641 ; gain = 3.000 ; free physical = 10070 ; free virtual = 24276
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1363.641 ; gain = 288.895 ; free physical = 10071 ; free virtual = 24276
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.676 ; gain = 0.000 ; free physical = 10064 ; free virtual = 24269
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8c8472d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1468.676 ; gain = 0.000 ; free physical = 10064 ; free virtual = 24269
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.164 ; gain = 0.000 ; free physical = 9672 ; free virtual = 23898

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6382002d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.203 ; gain = 471.527 ; free physical = 9669 ; free virtual = 23895

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10e9d746b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.203 ; gain = 471.527 ; free physical = 9669 ; free virtual = 23894

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10e9d746b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.203 ; gain = 471.527 ; free physical = 9669 ; free virtual = 23894
Phase 1 Placer Initialization | Checksum: 10e9d746b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.203 ; gain = 471.527 ; free physical = 9669 ; free virtual = 23894

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: a9ec9e64

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a9ec9e64

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9649 ; free virtual = 23875

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9649 ; free virtual = 23875

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9649 ; free virtual = 23875
Phase 3 Detail Placement | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9649 ; free virtual = 23875

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9649 ; free virtual = 23875

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13e7f1cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9651 ; free virtual = 23877
Ending Placer Task | Checksum: f5735f01

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 559.570 ; free physical = 9662 ; free virtual = 23888
18 Infos, 10 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.246 ; gain = 664.602 ; free physical = 9664 ; free virtual = 23890
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2028.246 ; gain = 0.000 ; free physical = 9663 ; free virtual = 23890
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2028.246 ; gain = 0.000 ; free physical = 9648 ; free virtual = 23875
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2028.246 ; gain = 0.000 ; free physical = 9647 ; free virtual = 23874
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2028.246 ; gain = 0.000 ; free physical = 9645 ; free virtual = 23871
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a2b4ea03 ConstDB: 0 ShapeSum: 52be74fe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19110db8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2069.891 ; gain = 41.645 ; free physical = 9515 ; free virtual = 23742

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19110db8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2073.879 ; gain = 45.633 ; free physical = 9484 ; free virtual = 23711

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19110db8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2073.879 ; gain = 45.633 ; free physical = 9484 ; free virtual = 23711
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 974622be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9475 ; free virtual = 23702

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 151fd86ef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9476 ; free virtual = 23703

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f7d80c51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9476 ; free virtual = 23703
Phase 4 Rip-up And Reroute | Checksum: f7d80c51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9476 ; free virtual = 23703

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f7d80c51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9476 ; free virtual = 23703

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: f7d80c51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9476 ; free virtual = 23703
Phase 6 Post Hold Fix | Checksum: f7d80c51

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9476 ; free virtual = 23703

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00372787 %
  Global Horizontal Routing Utilization  = 0.00160581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: f7d80c51

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2084.934 ; gain = 56.688 ; free physical = 9476 ; free virtual = 23703

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f7d80c51

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2085.934 ; gain = 57.688 ; free physical = 9476 ; free virtual = 23703

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3932d2a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2085.934 ; gain = 57.688 ; free physical = 9476 ; free virtual = 23703
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2085.934 ; gain = 57.688 ; free physical = 9510 ; free virtual = 23736

Routing Is Done.
26 Infos, 10 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2085.938 ; gain = 57.691 ; free physical = 9511 ; free virtual = 23738
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2085.938 ; gain = 0.000 ; free physical = 9510 ; free virtual = 23738
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_routed.dcp' has been generated.
Command: report_drc -file test_cna_drc_routed.rpt -pb test_cna_drc_routed.pb -rpx test_cna_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file test_cna_methodology_drc_routed.rpt -rpx test_cna_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/test_cna_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file test_cna_power_routed.rpt -pb test_cna_power_summary_routed.pb -rpx test_cna_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
33 Infos, 11 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 11:03:56 2017...
