/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_sma -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/353_Memory_Map_SMA.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_SMA_SW_DEF
#define DEF_FXR_SMA_SW_DEF

#define FXR_NUM_CONTEXTS				256
#define FXR_NUM_PIDS					4096
#define FXR_MAX_CONTEXT					255
#define FXR_TX_CONTEXT_ENTRIES				128
#define FXR_TX_CONTEXT_MAX				127
#define FXR_RX_CONTEXT_ENTRIES				16
#define FXR_RX_CONTEXT_MAX				15
#define FXR_NUM_SL					32
#define FXR_MAX_SL					31
#define FXR_SM_CSR_OFFSET				0x0000000
#define FXR_SM_CSR_HEARTBEAT_OFFSET			0x0000000
#define FXR_SM_CSR_HOST_MAILBOX_OFFSET			0x0000008
#define FXR_SM_CSR_DOORBELL_OFFSET			0x0000020
#define FXR_SM_CSR_MAILBOX_OFFSET			0x0001000
#define FXR_SM_CSR_OOB_MAILBOX_OFFSET			0x0008000
#define FXR_SM_CSR_MAILBOX_SIZE				384
#define FXR_SM_CSR_MAILBOX_COUNT			4
/*
* Table #3 of 353_Memory_Map_SMA.xml - SM_HEARTBEAT
* This is a CSR provided to allow the CPU to write a periodic, monotonically 
* increasing (with wrap) heartbeat and a relatively slow pace.
*/
#define FXR_SM_HEARTBEAT				(FXR_SMA + 0x000000000000)
#define FXR_SM_HEARTBEAT_RESETCSR			0x0000000000000000ull
#define FXR_SM_HEARTBEAT_HEARTBEAT_SHIFT		0
#define FXR_SM_HEARTBEAT_HEARTBEAT_MASK			0xFFFFFFFFull
#define FXR_SM_HEARTBEAT_HEARTBEAT_SMASK		0xFFFFFFFFull
/*
* Table #4 of 353_Memory_Map_SMA.xml - SM_HOST_MAILBOX_ADDRESS
* This CSR holds the address (GPA or HPA) of the mailbox on the 
* host.
*/
#define FXR_SM_HOST_MAILBOX_ADDRESS			(FXR_SMA + 0x000000000008)
#define FXR_SM_HOST_MAILBOX_ADDRESS_RESETCSR		0x0000000000000000ull
#define FXR_SM_HOST_MAILBOX_ADDRESS_HOST_ADDRESS_SHIFT	0
#define FXR_SM_HOST_MAILBOX_ADDRESS_HOST_ADDRESS_MASK	0xFFFFFFFFFFFFFull
#define FXR_SM_HOST_MAILBOX_ADDRESS_HOST_ADDRESS_SMASK	0xFFFFFFFFFFFFFull
/*
* Table #5 of 353_Memory_Map_SMA.xml - SM_HOST_MAILBOX_SIZE
* This CSR holds the size (in bytes) of the mailbox on the host.
*/
#define FXR_SM_HOST_MAILBOX_SIZE			(FXR_SMA + 0x000000000010)
#define FXR_SM_HOST_MAILBOX_SIZE_RESETCSR		0x0000000000000000ull
#define FXR_SM_HOST_MAILBOX_SIZE_MBOX_SIZE_SHIFT	0
#define FXR_SM_HOST_MAILBOX_SIZE_MBOX_SIZE_MASK		0xFFFFFFFFull
#define FXR_SM_HOST_MAILBOX_SIZE_MBOX_SIZE_SMASK	0xFFFFFFFFull
/*
* Table #6 of 353_Memory_Map_SMA.xml - SM_MAILBOX_INT
* This CSR holds 4 bits indicating if a mailbox caused an interrupt.
*/
#define FXR_SM_MAILBOX_INT				(FXR_SMA + 0x000000000018)
#define FXR_SM_MAILBOX_INT_RESETCSR			0x0000000000000000ull
#define FXR_SM_MAILBOX_INT_MBOX0_INT_3_SHIFT		3
#define FXR_SM_MAILBOX_INT_MBOX0_INT_3_MASK		0x1ull
#define FXR_SM_MAILBOX_INT_MBOX0_INT_3_SMASK		0x8ull
#define FXR_SM_MAILBOX_INT_MBOX2_INT_SHIFT		2
#define FXR_SM_MAILBOX_INT_MBOX2_INT_MASK		0x1ull
#define FXR_SM_MAILBOX_INT_MBOX2_INT_SMASK		0x4ull
#define FXR_SM_MAILBOX_INT_MBOX1_INT_SHIFT		1
#define FXR_SM_MAILBOX_INT_MBOX1_INT_MASK		0x1ull
#define FXR_SM_MAILBOX_INT_MBOX1_INT_SMASK		0x2ull
#define FXR_SM_MAILBOX_INT_MBOX0_INT_SHIFT		0
#define FXR_SM_MAILBOX_INT_MBOX0_INT_MASK		0x1ull
#define FXR_SM_MAILBOX_INT_MBOX0_INT_SMASK		0x1ull
/*
* Table #7 of 353_Memory_Map_SMA.xml - SM_DOORBELL
* This CSR is a general doorbell used for communication from the host to the SMA 
* or from on FXR.
*/
#define FXR_SM_DOORBELL					(FXR_SMA + 0x000000000020)
#define FXR_SM_DOORBELL_RESETCSR			0x0000000000000000ull
#define FXR_SM_DOORBELL_DOORBELL_SHIFT			0
#define FXR_SM_DOORBELL_DOORBELL_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_SM_DOORBELL_DOORBELL_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #8 of 353_Memory_Map_SMA.xml - SM_MAILBOX
* An array of 8 byte entries for a mailbox
*/
#define FXR_SM_MAILBOX					(FXR_SMA + 0x000000001000)
#define FXR_SM_MAILBOX_RESETCSR				0x0000000000000000ull
#define FXR_SM_MAILBOX_MBOX_ENTRY_SHIFT			0
#define FXR_SM_MAILBOX_MBOX_ENTRY_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_SM_MAILBOX_MBOX_ENTRY_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #9 of 353_Memory_Map_SMA.xml - SM_OOB_MAILBOX
* An array of 8 byte entries for a mailbox. The size matches the host SMA 
* mailbox. 
*/
#define FXR_SM_OOB_MAILBOX				(FXR_SMA + 0x000000008000)
#define FXR_SM_OOB_MAILBOX_RESETCSR			0x0000000000000000ull
#define FXR_SM_OOB_MAILBOX_MBOX_ENTRY_SHIFT		0
#define FXR_SM_OOB_MAILBOX_MBOX_ENTRY_MASK		0xFFFFFFFFFFFFFFFFull
#define FXR_SM_OOB_MAILBOX_MBOX_ENTRY_SMASK		0xFFFFFFFFFFFFFFFFull

#endif 		/* DEF_FXR_SMA_SW_DEF */
