Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Jun  7 12:02:59 2024
| Host              : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpt -pb cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.pb -rpx cms_pix_28_fw_top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cms_pix_28_fw_top_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.557        0.000                      0                26531        0.028        0.000                      0                26531        0.975        0.000                       0                  9074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.250        0.000                      0                18296        0.028        0.000                      0                18296        3.500        0.000                       0                  9062  
clk_pl_1            0.999        0.000                      0                   16        0.065        0.000                      0                   16        0.975        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      clk_pl_1            0.557        0.000                      0                   14        0.075        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.856        0.000                      0                 8216        1.856        0.000                      0                 8216  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__23/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.496ns (10.898%)  route 4.055ns (89.102%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.557ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.500ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.572     1.735    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X46Y60         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.812 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__23/Q
                         net (fo=64, routed)          2.542     4.354    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[6]_i_23_0
    SLICE_X59Y1          MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.065     4.419 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[6]_i_35/O
                         net (fo=1, routed)           0.000     4.419    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[6]_i_35_n_0
    SLICE_X59Y1          MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     4.445 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[6]_i_13/O
                         net (fo=1, routed)           0.555     5.000    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[6]_i_13_n_0
    SLICE_X54Y15         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.050 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[6]_i_6/O
                         net (fo=1, routed)           0.009     5.059    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[6]_i_6_n_0
    SLICE_X54Y15         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.122 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[6]_i_3/O
                         net (fo=1, routed)           0.747     5.869    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[6]_i_3_n_0
    SLICE_X44Y70         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.994 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.154     6.148    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[6]_i_2_n_0
    SLICE_X42Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     6.238 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.048     6.286    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]_0[6]
    SLICE_X42Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.371    11.501    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.140    11.642    
                         clock uncertainty           -0.130    11.512    
    SLICE_X42Y71         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.537    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.412ns (9.219%)  route 4.057ns (90.781%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.557ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.500ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.557     1.720    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.796 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/Q
                         net (fo=128, routed)         3.204     5.000    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[27]_i_8_0
    SLICE_X49Y114        MUXF8 (Prop_F8MUX_TOP_SLICEM_S_O)
                                                      0.074     5.074 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_41/O
                         net (fo=1, routed)           0.601     5.675    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_41_n_0
    SLICE_X43Y84         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.727 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[25]_i_14/O
                         net (fo=1, routed)           0.017     5.744    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[25]_i_14_n_0
    SLICE_X43Y84         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.804 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_7/O
                         net (fo=1, routed)           0.000     5.804    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_7_n_0
    SLICE_X43Y84         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.832 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_3/O
                         net (fo=1, routed)           0.163     5.995    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]_1
    SLICE_X44Y84         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     6.117 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.072     6.189    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[25]
    SLICE_X44Y84         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.372    11.502    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y84         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.094    11.596    
                         clock uncertainty           -0.130    11.467    
    SLICE_X44Y84         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.492    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.481ns (10.829%)  route 3.961ns (89.171%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.557ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.500ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.557     1.720    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.796 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/Q
                         net (fo=128, routed)         3.131     4.927    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[27]_i_8_0
    SLICE_X51Y95         MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     4.996 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[27]_i_43/O
                         net (fo=1, routed)           0.405     5.401    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[27]_i_43_n_0
    SLICE_X49Y87         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.526 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[27]_i_14/O
                         net (fo=1, routed)           0.017     5.543    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[27]_i_14_n_0
    SLICE_X49Y87         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.603 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[27]_i_7/O
                         net (fo=1, routed)           0.000     5.603    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[27]_i_7_n_0
    SLICE_X49Y87         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.631 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[27]_i_3/O
                         net (fo=1, routed)           0.349     5.980    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]_1
    SLICE_X43Y85         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     6.103 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.059     6.162    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[27]
    SLICE_X43Y85         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.358    11.488    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y85         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.094    11.582    
                         clock uncertainty           -0.130    11.452    
    SLICE_X43Y85         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.477    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.474ns (10.671%)  route 3.968ns (89.329%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 11.509 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.557ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.500ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.557     1.720    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.796 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/Q
                         net (fo=128, routed)         2.972     4.768    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[27]_i_8_0
    SLICE_X46Y94         MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.074     4.842 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_45/O
                         net (fo=1, routed)           0.436     5.278    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_45_n_0
    SLICE_X46Y88         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.428 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_15/O
                         net (fo=1, routed)           0.011     5.439    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_15_n_0
    SLICE_X46Y88         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     5.497 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_7/O
                         net (fo=1, routed)           0.000     5.497    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_7_n_0
    SLICE_X46Y88         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.525 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[26]_i_3/O
                         net (fo=1, routed)           0.483     6.008    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]_1
    SLICE_X44Y78         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     6.096 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.066     6.162    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[26]
    SLICE_X44Y78         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.379    11.509    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y78         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.094    11.603    
                         clock uncertainty           -0.130    11.474    
    SLICE_X44Y78         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.499    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.321ns (7.366%)  route 4.037ns (92.634%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 11.509 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.557ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.500ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.557     1.720    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.796 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep/Q
                         net (fo=128, routed)         2.835     4.631    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[27]_i_8_0
    SLICE_X51Y111        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     4.700 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_41/O
                         net (fo=1, routed)           0.660     5.360    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_41_n_0
    SLICE_X44Y86         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.397 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[24]_i_14/O
                         net (fo=1, routed)           0.017     5.414    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[24]_i_14_n_0
    SLICE_X44Y86         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.474 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_7/O
                         net (fo=1, routed)           0.000     5.474    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_7_n_0
    SLICE_X44Y86         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.502 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_3/O
                         net (fo=1, routed)           0.453     5.955    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]_1
    SLICE_X44Y78         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     6.006 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.072     6.078    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[24]
    SLICE_X44Y78         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.379    11.509    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y78         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.094    11.603    
                         clock uncertainty           -0.130    11.474    
    SLICE_X44Y78         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.499    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.415ns (9.678%)  route 3.873ns (90.322%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.537ns (routing 0.557ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.500ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.537     1.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.779 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=8, routed)           0.279     2.058    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X39Y71         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.181 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=16, routed)          0.093     2.274    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.364 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=589, routed)         2.722     5.086    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_reset
    SLICE_X50Y24         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     5.209 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_array_0_reg[31][15]_i_1/O
                         net (fo=16, routed)          0.779     5.988    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][0]_0[0]
    SLICE_X45Y20         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.390    11.520    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y20         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][2]/C
                         clock pessimism              0.094    11.614    
                         clock uncertainty           -0.130    11.485    
    SLICE_X45Y20         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.425    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][2]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.439ns (10.153%)  route 3.885ns (89.847%))
  Logic Levels:           4  (LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.557ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.500ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.557     1.720    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X40Y48         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.799 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__0/Q
                         net (fo=130, routed)         2.414     4.213    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[23]_i_19_0
    SLICE_X50Y98         MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.074     4.287 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_14/O
                         net (fo=1, routed)           0.369     4.656    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_14_n_0
    SLICE_X49Y105        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.709 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[21]_i_5/O
                         net (fo=1, routed)           0.812     5.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]_1
    SLICE_X44Y81         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.666 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.218     5.884    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_n_0
    SLICE_X44Y77         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.972 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.072     6.044    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[21]
    SLICE_X44Y77         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.380    11.510    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y77         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.094    11.604    
                         clock uncertainty           -0.130    11.475    
    SLICE_X44Y77         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.500    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.563ns (13.509%)  route 3.605ns (86.491%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.557ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.500ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.592     1.755    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X47Y49         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.834 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[17]_rep__0/Q
                         net (fo=121, routed)         1.818     3.652    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[18]_i_134_0
    SLICE_X51Y12         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     3.742 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[19]_i_231/O
                         net (fo=1, routed)           0.010     3.752    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[19]_i_231_n_0
    SLICE_X51Y12         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     3.809 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_139/O
                         net (fo=1, routed)           0.000     3.809    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_139_n_0
    SLICE_X51Y12         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     3.835 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_61/O
                         net (fo=1, routed)           0.534     4.369    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_61_n_0
    SLICE_X50Y22         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     4.469 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[19]_i_22/O
                         net (fo=1, routed)           0.011     4.480    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[19]_i_22_n_0
    SLICE_X50Y22         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     4.538 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_8/O
                         net (fo=1, routed)           0.000     4.538    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_8_n_0
    SLICE_X50Y22         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.566 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_3/O
                         net (fo=1, routed)           1.174     5.740    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]_3
    SLICE_X43Y85         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     5.865 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.058     5.923    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[19]
    SLICE_X43Y85         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.358    11.488    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y85         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.094    11.582    
                         clock uncertainty           -0.130    11.452    
    SLICE_X43Y85         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.477    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.415ns (10.010%)  route 3.731ns (89.990%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.537ns (routing 0.557ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.537     1.700    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.779 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=8, routed)           0.279     2.058    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X39Y71         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.181 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=16, routed)          0.093     2.274    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.364 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=589, routed)         2.722     5.086    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/op_code_w_reset
    SLICE_X50Y24         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     5.209 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_array_0_reg[31][15]_i_1/O
                         net (fo=16, routed)          0.637     5.846    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][0]_0[0]
    SLICE_X44Y23         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y23         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][7]/C
                         clock pessimism              0.094    11.616    
                         clock uncertainty           -0.130    11.487    
    SLICE_X44Y23         FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    11.427    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[31][7]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.432ns (10.272%)  route 3.773ns (89.728%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.557ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.500ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.573     1.736    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X42Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.816 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]/Q
                         net (fo=89, routed)          2.377     4.193    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31][2]
    SLICE_X55Y29         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.069     4.262 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31]_i_61/O
                         net (fo=1, routed)           0.000     4.262    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31]_i_61_n_0
    SLICE_X55Y29         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.290 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31]_i_25/O
                         net (fo=1, routed)           0.341     4.631    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31]_i_25_n_0
    SLICE_X51Y24         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     4.753 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[31]_i_14/O
                         net (fo=1, routed)           0.009     4.762    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[31]_i_14_n_0
    SLICE_X51Y24         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     4.818 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31]_i_9/O
                         net (fo=1, routed)           0.000     4.818    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31]_i_9_n_0
    SLICE_X51Y24         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     4.844 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[31]_i_4/O
                         net (fo=1, routed)           0.997     5.841    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]_0
    SLICE_X45Y89         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     5.892 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.049     5.941    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[31]
    SLICE_X45Y89         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.358    11.488    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y89         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.140    11.629    
                         clock uncertainty           -0.130    11.499    
    SLICE_X45Y89         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.524    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -5.941    
  -------------------------------------------------------------------
                         slack                                  5.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.093ns (47.000%)  route 0.105ns (53.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.367ns (routing 0.500ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.557ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.367     1.497    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X43Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.555 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_read_status32_reg_reg[7]/Q
                         net (fo=2, routed)           0.069     1.624    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_read_status32[1]_480[7]
    SLICE_X41Y71         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.659 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.036     1.695    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[9]_0[7]
    SLICE_X41Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.584     1.747    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.140     1.607    
    SLICE_X41Y71         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.667    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.969ns (routing 0.306ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.347ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.969     1.062    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X17Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y184        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.101 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.023     1.124    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X17Y184        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.144 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0/O
                         net (fo=1, routed)           0.006     1.150    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0_n_0
    SLICE_X17Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.101     1.217    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X17Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.145     1.072    
    SLICE_X17Y184        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.119    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.971ns (routing 0.306ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.347ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.971     1.064    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y182        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.103 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[68]/Q
                         net (fo=1, routed)           0.023     1.126    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[68]
    SLICE_X15Y182        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.146 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[68]_i_1__0/O
                         net (fo=1, routed)           0.006     1.152    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[68]_i_1__0_n_0
    SLICE_X15Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.103     1.219    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]/C
                         clock pessimism             -0.145     1.074    
    SLICE_X15Y182        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.121    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.967ns (routing 0.306ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.347ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.967     1.060    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y183        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.099 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[76]/Q
                         net (fo=1, routed)           0.023     1.122    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[76]
    SLICE_X15Y183        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.142 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[76]_i_1__0/O
                         net (fo=1, routed)           0.006     1.148    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[76]_i_1__0_n_0
    SLICE_X15Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.098     1.214    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X15Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]/C
                         clock pessimism             -0.145     1.069    
    SLICE_X15Y183        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.116    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.973ns (routing 0.306ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.347ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.973     1.066    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y182        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.105 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[70]/Q
                         net (fo=1, routed)           0.025     1.130    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[70]
    SLICE_X14Y182        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.154 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[70]_i_1__0/O
                         net (fo=1, routed)           0.009     1.163    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[70]_i_1__0_n_0
    SLICE_X14Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.111     1.227    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y182        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]/C
                         clock pessimism             -0.145     1.082    
    SLICE_X14Y182        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.129    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.971ns (routing 0.306ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.347ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.971     1.064    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X16Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.103 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]/Q
                         net (fo=1, routed)           0.025     1.128    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[64]
    SLICE_X16Y183        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.152 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0/O
                         net (fo=1, routed)           0.009     1.161    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0
    SLICE_X16Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.109     1.225    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X16Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]/C
                         clock pessimism             -0.145     1.080    
    SLICE_X16Y183        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.127    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.971ns (routing 0.306ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.347ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.971     1.064    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X16Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y184        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.103 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[72]/Q
                         net (fo=1, routed)           0.025     1.128    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[72]
    SLICE_X16Y184        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.152 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[72]_i_1__0/O
                         net (fo=1, routed)           0.009     1.161    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[72]_i_1__0_n_0
    SLICE_X16Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.109     1.225    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X16Y184        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]/C
                         clock pessimism             -0.145     1.080    
    SLICE_X16Y184        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.127    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.057ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.964ns (routing 0.306ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.347ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.964     1.057    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X16Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y185        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.096 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[74]/Q
                         net (fo=1, routed)           0.025     1.121    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[74]
    SLICE_X16Y185        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     1.145 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[74]_i_1__0/O
                         net (fo=1, routed)           0.009     1.154    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[74]_i_1__0_n_0
    SLICE_X16Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.099     1.215    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X16Y185        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
                         clock pessimism             -0.144     1.071    
    SLICE_X16Y185        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.118    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.402ns (routing 0.500ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.557ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.402     1.532    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y129        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y129        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.590 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.110     1.700    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X40Y130        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.623     1.786    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X40Y130        SRL16E                                       r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.144     1.642    
    SLICE_X40Y130        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     1.662    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.969ns (routing 0.306ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.347ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.969     1.062    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X17Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.101 r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.108     1.209    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X19Y183        SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.109     1.225    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X19Y183        SRLC32E                                      r  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.106     1.119    
    SLICE_X19Y183        SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.046     1.165    cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y73  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X40Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.064         10.000      8.936      SLICE_X37Y87  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.532         5.000       4.468      SLICE_X37Y71  cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.298ns (22.723%)  route 1.013ns (77.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.241     1.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[2]
    SLICE_X41Y72         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     2.085 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4/O
                         net (fo=1, routed)           0.205     2.290    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.327 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.518 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     2.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism              0.199     4.109    
                         clock uncertainty           -0.107     4.002    
    SLICE_X40Y72         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074     3.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.298ns (22.723%)  route 1.013ns (77.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.241     1.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[2]
    SLICE_X41Y72         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     2.085 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4/O
                         net (fo=1, routed)           0.205     2.290    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.327 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.518 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     2.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism              0.199     4.109    
                         clock uncertainty           -0.107     4.002    
    SLICE_X40Y72         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074     3.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.298ns (22.723%)  route 1.013ns (77.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.241     1.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[2]
    SLICE_X41Y72         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     2.085 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4/O
                         net (fo=1, routed)           0.205     2.290    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.327 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.518 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     2.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism              0.199     4.109    
                         clock uncertainty           -0.107     4.002    
    SLICE_X40Y72         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     3.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.298ns (22.723%)  route 1.013ns (77.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.241     1.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[2]
    SLICE_X41Y72         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     2.085 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4/O
                         net (fo=1, routed)           0.205     2.290    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.327 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.518 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     2.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
                         clock pessimism              0.199     4.109    
                         clock uncertainty           -0.107     4.002    
    SLICE_X40Y72         FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074     3.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.298ns (22.723%)  route 1.013ns (77.277%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.241     1.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[2]
    SLICE_X41Y72         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     2.085 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4/O
                         net (fo=1, routed)           0.205     2.290    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.327 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.483    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.518 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     2.929    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                         clock pessimism              0.199     4.109    
                         clock uncertainty           -0.107     4.002    
    SLICE_X40Y72         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     3.928    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.928    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.304%)  route 0.836ns (64.696%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.462ns (routing 0.649ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.462     1.625    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.704 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/Q
                         net (fo=11, routed)          0.349     2.053    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[0]
    SLICE_X41Y70         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     2.143 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_7/O
                         net (fo=1, routed)           0.048     2.191    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_7_n_0
    SLICE_X41Y70         LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     2.291 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4/O
                         net (fo=1, routed)           0.200     2.491    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4_n_0
    SLICE_X40Y73         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.579 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2/O
                         net (fo=1, routed)           0.167     2.746    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2_n_0
    SLICE_X40Y73         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.845 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.072     2.917    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_16
    SLICE_X40Y73         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y73         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism              0.132     4.042    
                         clock uncertainty           -0.107     3.935    
    SLICE_X40Y73         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.351ns (32.226%)  route 0.738ns (67.774%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.242     1.938    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[2]
    SLICE_X41Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     2.086 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4/O
                         net (fo=1, routed)           0.245     2.331    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4_n_0
    SLICE_X39Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     2.366 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_2/O
                         net (fo=1, routed)           0.202     2.568    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_reg
    SLICE_X39Y72         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.658 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.049     2.707    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism              0.132     4.041    
                         clock uncertainty           -0.107     3.935    
    SLICE_X39Y72         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.314ns (32.491%)  route 0.652ns (67.509%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 3.912 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.585ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.241     1.937    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/Q[2]
    SLICE_X41Y72         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     2.085 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4/O
                         net (fo=1, routed)           0.205     2.290    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_4_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.327 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.155     2.482    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.533 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=1, routed)           0.051     2.584    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_2[0]
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.280     3.912    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.132     4.043    
                         clock uncertainty           -0.107     3.937    
    SLICE_X39Y72         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.962    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.962    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.201ns (35.143%)  route 0.371ns (64.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.649ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.455     1.618    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.696 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/Q
                         net (fo=9, routed)           0.304     2.000    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[2]
    SLICE_X40Y72         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.123 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[5]_i_2/O
                         net (fo=1, routed)           0.067     2.190    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[5]_i_2_n_0
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                         clock pessimism              0.199     4.109    
                         clock uncertainty           -0.107     4.002    
    SLICE_X40Y72         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     4.027    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.027    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.786%)  route 0.263ns (53.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.462ns (routing 0.649ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.462     1.625    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.704 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/Q
                         net (fo=11, routed)          0.205     1.909    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_0[0]
    SLICE_X40Y72         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.061 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[1]_i_1/O
                         net (fo=1, routed)           0.058     2.119    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[1]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism              0.132     4.042    
                         clock uncertainty           -0.107     3.935    
    SLICE_X40Y72         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.960    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -2.119    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.053ns (44.167%)  route 0.067ns (55.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.808ns (routing 0.355ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.808     0.901    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.940 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/Q
                         net (fo=1, routed)           0.051     0.991    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel[0]
    SLICE_X39Y71         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.005 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/super_pixel_sel_iob_i_1/O
                         net (fo=1, routed)           0.016     1.021    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg_0
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                         clock pessimism             -0.126     0.909    
    SLICE_X39Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.955    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.096ns (71.642%)  route 0.038ns (28.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.804ns (routing 0.355ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.804     0.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/Q
                         net (fo=1, routed)           0.032     0.968    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana[0]
    SLICE_X39Y72         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.057     1.025 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_ana_iob_i_1/O
                         net (fo=1, routed)           0.006     1.031    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                         clock pessimism             -0.133     0.903    
    SLICE_X39Y72         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.950    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.077ns (56.529%)  route 0.059ns (43.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.804ns (routing 0.355ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.804     0.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.934 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.035     0.969    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.040     1.009 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[5]_i_2/O
                         net (fo=1, routed)           0.024     1.033    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[5]_i_2_n_0
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                         clock pessimism             -0.135     0.903    
    SLICE_X40Y72         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.949    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.087ns (62.519%)  route 0.052ns (37.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.804ns (routing 0.355ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.804     0.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/Q
                         net (fo=10, routed)          0.046     0.982    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[1]
    SLICE_X40Y72         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     1.030 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     1.036    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[2]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism             -0.135     0.903    
    SLICE_X40Y72         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.950    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.080ns (41.451%)  route 0.113ns (58.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.805ns (routing 0.355ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.805     0.898    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y73         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.937 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/Q
                         net (fo=1, routed)           0.097     1.034    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk[0]
    SLICE_X39Y72         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     1.075 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_iob_i_1/O
                         net (fo=1, routed)           0.016     1.091    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                         clock pessimism             -0.093     0.942    
    SLICE_X39Y72         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.988    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.090ns (57.267%)  route 0.067ns (42.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.804ns (routing 0.355ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.804     0.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/Q
                         net (fo=10, routed)          0.046     0.982    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[1]
    SLICE_X40Y72         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     1.033 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[1]_i_1/O
                         net (fo=1, routed)           0.021     1.054    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[1]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism             -0.135     0.903    
    SLICE_X40Y72         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.949    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.099ns (48.556%)  route 0.105ns (51.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.807ns (routing 0.355ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.807     0.900    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.939 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/Q
                         net (fo=11, routed)          0.097     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_0[0]
    SLICE_X40Y72         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.060     1.095 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[4]_i_1/O
                         net (fo=1, routed)           0.008     1.103    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[4]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
                         clock pessimism             -0.093     0.945    
    SLICE_X40Y72         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.992    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.102ns (49.566%)  route 0.104ns (50.434%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.804ns (routing 0.355ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.804     0.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.934 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/Q
                         net (fo=6, routed)           0.039     0.973    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.023 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_i_3/O
                         net (fo=2, routed)           0.050     1.073    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y72         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.088 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.015     1.103    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism             -0.093     0.942    
    SLICE_X39Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.988    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.099ns (45.646%)  route 0.118ns (54.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.807ns (routing 0.355ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.807     0.900    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.939 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/Q
                         net (fo=11, routed)          0.097     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_0[0]
    SLICE_X40Y72         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.060     1.095 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[3]_i_1/O
                         net (fo=1, routed)           0.021     1.116    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt[3]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism             -0.093     0.945    
    SLICE_X40Y72         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.991    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.089ns (32.738%)  route 0.183ns (67.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.807ns (routing 0.355ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.402ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.807     0.900    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.939 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/Q
                         net (fo=11, routed)          0.166     1.104    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[0][0]
    SLICE_X39Y72         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     1.154 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=1, routed)           0.017     1.171    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_2[0]
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.923     1.039    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism             -0.134     0.906    
    SLICE_X39Y72         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.952    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y71  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y73  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.500       1.950      SLICE_X40Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y71  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y71  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y73  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y73  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y71  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y71  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X39Y72  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y73  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.250       0.975      SLICE_X40Y73  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.580ns (38.309%)  route 0.934ns (61.691%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.557ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.572     1.735    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y70         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.814 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[2]/Q
                         net (fo=6, routed)           0.225     2.039    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[2]
    SLICE_X41Y70         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     2.191 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_10/O
                         net (fo=2, routed)           0.094     2.285    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_10_n_0
    SLICE_X41Y70         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     2.395 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_9/O
                         net (fo=1, routed)           0.176     2.571    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_9_n_0
    SLICE_X41Y70         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     2.623 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4/O
                         net (fo=1, routed)           0.200     2.823    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_4_n_0
    SLICE_X40Y73         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.911 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2/O
                         net (fo=1, routed)           0.167     3.078    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2_n_0
    SLICE_X40Y73         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.177 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.072     3.249    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_16
    SLICE_X40Y73         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y73         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism              0.000     3.910    
                         clock uncertainty           -0.130     3.780    
    SLICE_X40Y73         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.805    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                          3.805    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.285ns (21.064%)  route 1.068ns (78.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.557ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.571     1.734    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y73         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.810 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/Q
                         net (fo=4, routed)           0.285     2.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.216 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.216     2.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.641    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.676 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     3.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism              0.000     3.910    
                         clock uncertainty           -0.130     3.780    
    SLICE_X40Y72         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.285ns (21.064%)  route 1.068ns (78.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.557ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.571     1.734    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y73         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.810 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/Q
                         net (fo=4, routed)           0.285     2.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.216 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.216     2.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.641    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.676 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     3.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism              0.000     3.910    
                         clock uncertainty           -0.130     3.780    
    SLICE_X40Y72         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.285ns (21.064%)  route 1.068ns (78.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.557ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.571     1.734    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y73         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.810 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/Q
                         net (fo=4, routed)           0.285     2.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.216 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.216     2.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.641    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.676 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     3.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]/C
                         clock pessimism              0.000     3.910    
                         clock uncertainty           -0.130     3.780    
    SLICE_X40Y72         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.285ns (21.064%)  route 1.068ns (78.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.557ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.571     1.734    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y73         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.810 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/Q
                         net (fo=4, routed)           0.285     2.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.216 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.216     2.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.641    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.676 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     3.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]/C
                         clock pessimism              0.000     3.910    
                         clock uncertainty           -0.130     3.780    
    SLICE_X40Y72         FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.285ns (21.064%)  route 1.068ns (78.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.557ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.571     1.734    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y73         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.810 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/Q
                         net (fo=4, routed)           0.285     2.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.216 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.216     2.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.156     2.641    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.676 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.411     3.087    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]/C
                         clock pessimism              0.000     3.910    
                         clock uncertainty           -0.130     3.780    
    SLICE_X40Y72         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     3.706    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.327ns (30.371%)  route 0.750ns (69.629%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 3.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.557ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.585ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.572     1.735    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y70         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.814 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[2]/Q
                         net (fo=6, routed)           0.254     2.067    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[2]
    SLICE_X41Y72         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.190 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4/O
                         net (fo=1, routed)           0.245     2.435    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_4_n_0
    SLICE_X39Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     2.470 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ana_ff_i_2/O
                         net (fo=1, routed)           0.202     2.672    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_reg
    SLICE_X39Y72         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.762 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.049     2.811    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.278     3.910    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism              0.000     3.910    
                         clock uncertainty           -0.130     3.780    
    SLICE_X39Y72         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.805    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                          3.805    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.239ns (23.408%)  route 0.782ns (76.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 3.912 - 2.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.577ns (routing 0.557ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.585ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.577     1.740    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X42Y72         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.821 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[12]/Q
                         net (fo=2, routed)           0.345     2.166    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi_rdata_reg[23][2]
    SLICE_X39Y71         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     2.324 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_2/O
                         net (fo=1, routed)           0.437     2.761    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.280     3.912    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
                         clock pessimism              0.000     3.912    
                         clock uncertainty           -0.130     3.782    
    SLICE_X39Y71         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.807    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.231ns (24.397%)  route 0.716ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 3.912 - 2.500 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.557ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.585ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.539     1.702    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y41         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.783 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[27]/Q
                         net (fo=14, routed)          0.451     2.234    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[27]
    SLICE_X39Y71         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     2.384 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=589, routed)         0.265     2.649    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.280     3.912    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.000     3.912    
                         clock uncertainty           -0.130     3.782    
    SLICE_X39Y72         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     3.708    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.708    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_1 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.301ns (29.861%)  route 0.707ns (70.139%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.412ns = ( 3.912 - 2.500 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 0.557ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.585ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.571     1.734    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y73         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.810 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/Q
                         net (fo=4, routed)           0.285     2.094    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[5]
    SLICE_X40Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.216 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5/O
                         net (fo=1, routed)           0.216     2.432    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_5_n_0
    SLICE_X40Y72         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     2.484 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_pl_clk1_cnt[5]_i_3/O
                         net (fo=2, routed)           0.155     2.640    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt_reg[1]
    SLICE_X39Y72         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     2.691 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=1, routed)           0.051     2.742    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_2[0]
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.107     2.607    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.632 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.280     3.912    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.000     3.912    
                         clock uncertainty           -0.130     3.782    
    SLICE_X39Y72         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.807    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                  1.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.060ns (17.381%)  route 0.285ns (82.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.982 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=8, routed)           0.279     1.261    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X39Y72         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     1.281 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_ana_iob_i_1/O
                         net (fo=1, routed)           0.006     1.287    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                         clock pessimism              0.000     1.035    
                         clock uncertainty            0.130     1.165    
    SLICE_X39Y72         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.212    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.062ns (17.357%)  route 0.295ns (82.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.982 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=8, routed)           0.279     1.261    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X39Y72         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.283 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_iob_i_1/O
                         net (fo=1, routed)           0.016     1.299    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                         clock pessimism              0.000     1.035    
                         clock uncertainty            0.130     1.165    
    SLICE_X39Y72         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.211    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.062ns (16.979%)  route 0.303ns (83.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.982 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=8, routed)           0.287     1.269    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X39Y71         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.291 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/super_pixel_sel_iob_i_1/O
                         net (fo=1, routed)           0.016     1.307    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg_0
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                         clock pessimism              0.000     1.035    
                         clock uncertainty            0.130     1.165    
    SLICE_X39Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.211    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.119ns (32.018%)  route 0.253ns (67.982%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.306ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.860     0.953    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y73         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.991 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg[5]/Q
                         net (fo=4, routed)           0.144     1.135    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_static_0_reg_reg_n_0_[5]
    SLICE_X40Y73         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.040     1.175 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2/O
                         net (fo=1, routed)           0.083     1.258    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_2_n_0
    SLICE_X40Y73         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.299 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/fw_bxclk_ff_i_1/O
                         net (fo=1, routed)           0.026     1.325    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst_n_16
    SLICE_X40Y73         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y73         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg/C
                         clock pessimism              0.000     1.038    
                         clock uncertainty            0.130     1.168    
    SLICE_X40Y73         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.214    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.062ns (16.173%)  route 0.321ns (83.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.402ns, distribution 0.517ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.981 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[28]/Q
                         net (fo=8, routed)           0.306     1.287    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[28]
    SLICE_X39Y72         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.310 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.015     1.325    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg_0
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.919     1.035    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg/C
                         clock pessimism              0.000     1.035    
                         clock uncertainty            0.130     1.165    
    SLICE_X39Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.211    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.054ns (13.784%)  route 0.338ns (86.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.402ns, distribution 0.521ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.981 f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=8, routed)           0.321     1.302    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X39Y72         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.317 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[0]_i_1/O
                         net (fo=1, routed)           0.017     1.334    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]_2[0]
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.923     1.039    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]/C
                         clock pessimism              0.000     1.039    
                         clock uncertainty            0.130     1.169    
    SLICE_X39Y72         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.449%)  route 0.323ns (81.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.402ns, distribution 0.521ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.982 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=8, routed)           0.118     1.100    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X39Y71         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.033     1.133 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_2/O
                         net (fo=1, routed)           0.205     1.338    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.923     1.039    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
                         clock pessimism              0.000     1.039    
                         clock uncertainty            0.130     1.169    
    SLICE_X39Y71         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.215    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.110ns (30.918%)  route 0.246ns (69.082%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.402ns, distribution 0.521ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.982 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[29]/Q
                         net (fo=8, routed)           0.118     1.100    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[29]
    SLICE_X39Y71         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.135 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/w_cfg_static_0_reg[23]_i_3/O
                         net (fo=16, routed)          0.046     1.180    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_dev_id_enable[0]
    SLICE_X39Y71         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.215 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_super_pixel_sel_ff_i_1/O
                         net (fo=589, routed)         0.082     1.298    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[0]
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.923     1.039    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg/C
                         clock pessimism              0.000     1.039    
                         clock uncertainty            0.130     1.169    
    SLICE_X39Y71         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.010     1.159    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_super_pixel_sel_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.061ns (15.667%)  route 0.328ns (84.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.981 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=8, routed)           0.139     1.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.142 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.189     1.331    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]/C
                         clock pessimism              0.000     1.038    
                         clock uncertainty            0.130     1.168    
    SLICE_X40Y72         FDRE (Hold_HFF_SLICEM_C_R)
                                                     -0.010     1.158    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.061ns (15.667%)  route 0.328ns (84.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.306ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.402ns, distribution 0.520ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.849     0.942    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y68         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.981 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=8, routed)           0.139     1.120    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[30]
    SLICE_X39Y72         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.142 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/fw_pl_clk1_cnt[5]_i_1/O
                         net (fo=5, routed)           0.189     1.331    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/SR[1]
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.922     1.038    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]/C
                         clock pessimism              0.000     1.038    
                         clock uncertainty            0.130     1.168    
    SLICE_X40Y72         FDRE (Hold_HFF2_SLICEM_C_R)
                                                     -0.010     1.158    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/fw_pl_clk1_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.107ns (2.859%)  route 3.635ns (97.141%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.683     5.560    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y44         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y44         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][7]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X44Y44         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][7]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.107ns (2.859%)  route 3.635ns (97.141%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.683     5.560    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y44         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y44         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][9]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X44Y44         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][9]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[53][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.107ns (2.869%)  route 3.622ns (97.131%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.500ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.670     5.547    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y33         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[53][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.380    11.510    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y33         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[53][15]/C
                         clock pessimism              0.090    11.600    
                         clock uncertainty           -0.130    11.470    
    SLICE_X44Y33         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.404    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[53][15]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[56][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.107ns (2.869%)  route 3.622ns (97.131%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.500ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.670     5.547    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y33         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[56][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.380    11.510    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y33         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[56][15]/C
                         clock pessimism              0.090    11.600    
                         clock uncertainty           -0.130    11.470    
    SLICE_X44Y33         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.404    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[56][15]
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[67][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.107ns (2.861%)  route 3.633ns (97.139%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.681     5.558    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y42         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[67][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y42         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[67][8]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X44Y42         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[67][8]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.107ns (2.862%)  route 3.632ns (97.138%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.500ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.680     5.557    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y41         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.390    11.520    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y41         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][8]/C
                         clock pessimism              0.090    11.610    
                         clock uncertainty           -0.130    11.480    
    SLICE_X44Y41         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.414    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[69][8]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[71][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.107ns (2.860%)  route 3.634ns (97.140%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.682     5.559    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y43         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[71][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y43         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[71][7]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X44Y43         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[71][7]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.107ns (2.860%)  route 3.634ns (97.140%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.500ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.682     5.559    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y43         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.392    11.522    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y43         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][7]/C
                         clock pessimism              0.090    11.612    
                         clock uncertainty           -0.130    11.482    
    SLICE_X44Y43         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.416    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[74][7]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.107ns (2.862%)  route 3.632ns (97.138%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.500ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.680     5.557    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y41         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.390    11.520    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y41         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][8]/C
                         clock pessimism              0.090    11.610    
                         clock uncertainty           -0.130    11.480    
    SLICE_X44Y41         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.414    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[77][8]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[79][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.107ns (2.861%)  route 3.633ns (97.139%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.557ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.655     1.818    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.897 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.952     3.849    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.877 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        1.681     5.558    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X44Y42         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[79][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.391    11.521    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y42         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[79][7]/C
                         clock pessimism              0.090    11.611    
                         clock uncertainty           -0.130    11.481    
    SLICE_X44Y42         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.415    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[79][7]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  5.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.056ns (2.890%)  route 1.882ns (97.110%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.347ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.877     2.938    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y8          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.050     1.166    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y8          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][13]/C
                         clock pessimism             -0.064     1.102    
    SLICE_X60Y8          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][13]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.056ns (2.890%)  route 1.882ns (97.110%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.347ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.877     2.938    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y8          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.050     1.166    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y8          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][0]/C
                         clock pessimism             -0.064     1.102    
    SLICE_X60Y8          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][0]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][12]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.056ns (2.890%)  route 1.882ns (97.110%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.347ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.877     2.938    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y8          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.050     1.166    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y8          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][12]/C
                         clock pessimism             -0.064     1.102    
    SLICE_X60Y8          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][12]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][13]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.056ns (2.890%)  route 1.882ns (97.110%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.347ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.877     2.938    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y8          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.050     1.166    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y8          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][13]/C
                         clock pessimism             -0.064     1.102    
    SLICE_X60Y8          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.082    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][13]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.056ns (2.889%)  route 1.883ns (97.111%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.347ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.878     2.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y3          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.051     1.167    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y3          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][2]/C
                         clock pessimism             -0.064     1.103    
    SLICE_X60Y3          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.083    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[167][2]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.056ns (2.889%)  route 1.883ns (97.111%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.347ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.878     2.939    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y3          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.051     1.167    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y3          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][2]/C
                         clock pessimism             -0.064     1.103    
    SLICE_X60Y3          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.083    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[171][2]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.056ns (2.902%)  route 1.874ns (97.098%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.347ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.869     2.931    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y19         FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.042     1.158    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y19         FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]/C
                         clock pessimism             -0.064     1.094    
    SLICE_X60Y19         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.074    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[149][3]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.056ns (2.894%)  route 1.879ns (97.106%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.347ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.874     2.936    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y4          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.047     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y4          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][1]/C
                         clock pessimism             -0.064     1.099    
    SLICE_X60Y4          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.079    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][1]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.056ns (2.894%)  route 1.879ns (97.106%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.347ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.874     2.936    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y4          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.047     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y4          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][2]/C
                         clock pessimism             -0.064     1.099    
    SLICE_X60Y4          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.079    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[164][2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.056ns (2.894%)  route 1.879ns (97.106%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.908ns (routing 0.306ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.347ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        0.908     1.001    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y183        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.040 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.005     2.045    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.062 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8428, routed)        0.874     2.936    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X60Y4          FDCE                                         f  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.047     1.163    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X60Y4          FDCE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][2]/C
                         clock pessimism             -0.064     1.099    
    SLICE_X60Y4          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.079    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[175][2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  1.857    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.238ns  (logic 0.152ns (12.278%)  route 1.086ns (87.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.500ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.642     0.642    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y181        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.794 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     1.238    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.516     1.646    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.061ns (10.463%)  route 0.522ns (89.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.086ns (routing 0.347ns, distribution 0.739ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.329     0.329    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y181        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.390 r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.193     0.583    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=9062, routed)        1.086     1.202    cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y186        FDRE                                         r  cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.916ns  (logic 0.979ns (24.993%)  route 2.937ns (75.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.649ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.458     1.621    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.700 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           2.937     4.637    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     5.537 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     5.537    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.973ns (26.344%)  route 2.721ns (73.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.457ns (routing 0.649ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.457     1.620    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.699 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           2.721     4.420    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     5.315 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.315    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.664ns  (logic 0.966ns (26.367%)  route 2.698ns (73.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.457ns (routing 0.649ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          1.457     1.620    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.700 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           2.698     4.398    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     5.284 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     5.284    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 0.418ns (24.186%)  route 1.311ns (75.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.355ns, distribution 0.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.804     0.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.937 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           1.311     2.248    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.626 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     2.626    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 0.425ns (24.378%)  route 1.319ns (75.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.355ns, distribution 0.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.804     0.897    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y72         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.936 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           1.319     2.255    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.641 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.641    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 0.431ns (23.181%)  route 1.427ns (76.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.355ns, distribution 0.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12, routed)          0.805     0.898    cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y71         FDRE                                         r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.937 r  cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           1.427     2.364    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.755 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.755    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------





