Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/thanotos/Documents/FPGA/BCD_adder/testbench_isim_beh.exe -prj C:/Users/thanotos/Documents/FPGA/BCD_adder/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/BCD_adder/FAS_1bit.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/BCD_adder/FA_4bit.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/BCD_adder/BCD_adder.vhd" into library work
Parsing VHDL file "C:/Users/thanotos/Documents/FPGA/BCD_adder/tb_bcd_8bit_add.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity FA_1bit [fa_1bit_default]
Compiling architecture behavioral of entity FA_4bit [fa_4bit_default]
Compiling architecture rtl of entity BCD_Digit_Adder [bcd_digit_adder_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/Users/thanotos/Documents/FPGA/BCD_adder/testbench_isim_beh.exe
Fuse Memory Usage: 35976 KB
Fuse CPU Usage: 452 ms
