<stg><name>forwardHidden</name>


<trans_list>

<trans id="261" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %input_7_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_7_val

]]></Node>
<StgValue><ssdm name="input_7_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %input_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_6_val

]]></Node>
<StgValue><ssdm name="input_6_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %input_5_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_5_val

]]></Node>
<StgValue><ssdm name="input_5_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %input_4_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_4_val

]]></Node>
<StgValue><ssdm name="input_4_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %input_3_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_3_val

]]></Node>
<StgValue><ssdm name="input_3_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %input_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_2_val

]]></Node>
<StgValue><ssdm name="input_2_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %input_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_1_val

]]></Node>
<StgValue><ssdm name="input_1_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %input_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_0_val

]]></Node>
<StgValue><ssdm name="input_0_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2">
<![CDATA[
entry:9 %W1_0_0_load = load i2 %W1_0_0

]]></Node>
<StgValue><ssdm name="W1_0_0_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="8">
<![CDATA[
entry:10 %sext_ln56 = sext i8 %input_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="2">
<![CDATA[
entry:11 %sext_ln56_1 = sext i2 %W1_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:12 %sum = mul i10 %sext_ln56_1, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2">
<![CDATA[
entry:24 %W1_3_0_load = load i2 %W1_3_0

]]></Node>
<StgValue><ssdm name="W1_3_0_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="2">
<![CDATA[
entry:25 %sext_ln56_8 = sext i2 %W1_3_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="8">
<![CDATA[
entry:26 %sext_ln56_9 = sext i8 %input_3_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:27 %mul_ln56_2 = mul i10 %sext_ln56_8, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2">
<![CDATA[
entry:34 %W1_5_0_load = load i2 %W1_5_0

]]></Node>
<StgValue><ssdm name="W1_5_0_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="2">
<![CDATA[
entry:35 %sext_ln56_14 = sext i2 %W1_5_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_14"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="8">
<![CDATA[
entry:36 %sext_ln56_15 = sext i8 %input_5_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56_15"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:37 %mul_ln56_4 = mul i10 %sext_ln56_14, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2">
<![CDATA[
entry:44 %W1_7_0_load = load i2 %W1_7_0

]]></Node>
<StgValue><ssdm name="W1_7_0_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="2">
<![CDATA[
entry:45 %sext_ln56_20 = sext i2 %W1_7_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_20"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="8">
<![CDATA[
entry:46 %sext_ln56_21 = sext i8 %input_7_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56_21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:47 %mul_ln56_6 = mul i10 %sext_ln56_20, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2">
<![CDATA[
entry:62 %W1_0_1_load = load i2 %W1_0_1

]]></Node>
<StgValue><ssdm name="W1_0_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="2">
<![CDATA[
entry:63 %sext_ln56_27 = sext i2 %W1_0_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:64 %sum_4 = mul i10 %sext_ln56_27, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2">
<![CDATA[
entry:74 %W1_3_1_load = load i2 %W1_3_1

]]></Node>
<StgValue><ssdm name="W1_3_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="2">
<![CDATA[
entry:75 %sext_ln56_33 = sext i2 %W1_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_33"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:76 %mul_ln56_10 = mul i10 %sext_ln56_33, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2">
<![CDATA[
entry:82 %W1_5_1_load = load i2 %W1_5_1

]]></Node>
<StgValue><ssdm name="W1_5_1_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="2">
<![CDATA[
entry:83 %sext_ln56_37 = sext i2 %W1_5_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_37"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:84 %mul_ln56_12 = mul i10 %sext_ln56_37, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_12"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2">
<![CDATA[
entry:90 %W1_7_1_load = load i2 %W1_7_1

]]></Node>
<StgValue><ssdm name="W1_7_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="2">
<![CDATA[
entry:91 %sext_ln56_41 = sext i2 %W1_7_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_41"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:92 %mul_ln56_14 = mul i10 %sext_ln56_41, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_14"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2">
<![CDATA[
entry:107 %W1_0_2_load = load i2 %W1_0_2

]]></Node>
<StgValue><ssdm name="W1_0_2_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="2">
<![CDATA[
entry:108 %sext_ln56_47 = sext i2 %W1_0_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_47"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:109 %sum_5 = mul i10 %sext_ln56_47, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2">
<![CDATA[
entry:119 %W1_3_2_load = load i2 %W1_3_2

]]></Node>
<StgValue><ssdm name="W1_3_2_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="2">
<![CDATA[
entry:120 %sext_ln56_53 = sext i2 %W1_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_53"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:121 %mul_ln56_18 = mul i10 %sext_ln56_53, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_18"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2">
<![CDATA[
entry:127 %W1_5_2_load = load i2 %W1_5_2

]]></Node>
<StgValue><ssdm name="W1_5_2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="2">
<![CDATA[
entry:128 %sext_ln56_57 = sext i2 %W1_5_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_57"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:129 %mul_ln56_20 = mul i10 %sext_ln56_57, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_20"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2">
<![CDATA[
entry:135 %W1_7_2_load = load i2 %W1_7_2

]]></Node>
<StgValue><ssdm name="W1_7_2_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="2">
<![CDATA[
entry:136 %sext_ln56_61 = sext i2 %W1_7_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_61"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:137 %mul_ln56_22 = mul i10 %sext_ln56_61, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_22"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2">
<![CDATA[
entry:152 %W1_0_3_load = load i2 %W1_0_3

]]></Node>
<StgValue><ssdm name="W1_0_3_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="2">
<![CDATA[
entry:153 %sext_ln56_67 = sext i2 %W1_0_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_67"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:154 %sum_6 = mul i10 %sext_ln56_67, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2">
<![CDATA[
entry:164 %W1_3_3_load = load i2 %W1_3_3

]]></Node>
<StgValue><ssdm name="W1_3_3_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="2">
<![CDATA[
entry:165 %sext_ln56_73 = sext i2 %W1_3_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_73"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:166 %mul_ln56_26 = mul i10 %sext_ln56_73, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_26"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2">
<![CDATA[
entry:172 %W1_5_3_load = load i2 %W1_5_3

]]></Node>
<StgValue><ssdm name="W1_5_3_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="2">
<![CDATA[
entry:173 %sext_ln56_77 = sext i2 %W1_5_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_77"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:174 %mul_ln56_28 = mul i10 %sext_ln56_77, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_28"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2">
<![CDATA[
entry:180 %W1_7_3_load = load i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="W1_7_3_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="2">
<![CDATA[
entry:181 %sext_ln56_81 = sext i2 %W1_7_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_81"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:182 %mul_ln56_30 = mul i10 %sext_ln56_81, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:12 %sum = mul i10 %sext_ln56_1, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:27 %mul_ln56_2 = mul i10 %sext_ln56_8, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:37 %mul_ln56_4 = mul i10 %sext_ln56_14, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:47 %mul_ln56_6 = mul i10 %sext_ln56_20, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:64 %sum_4 = mul i10 %sext_ln56_27, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:76 %mul_ln56_10 = mul i10 %sext_ln56_33, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_10"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:84 %mul_ln56_12 = mul i10 %sext_ln56_37, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_12"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:92 %mul_ln56_14 = mul i10 %sext_ln56_41, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_14"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:109 %sum_5 = mul i10 %sext_ln56_47, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:121 %mul_ln56_18 = mul i10 %sext_ln56_53, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:129 %mul_ln56_20 = mul i10 %sext_ln56_57, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_20"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:137 %mul_ln56_22 = mul i10 %sext_ln56_61, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_22"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:154 %sum_6 = mul i10 %sext_ln56_67, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:166 %mul_ln56_26 = mul i10 %sext_ln56_73, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_26"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:174 %mul_ln56_28 = mul i10 %sext_ln56_77, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_28"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:182 %mul_ln56_30 = mul i10 %sext_ln56_81, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_30"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:12 %sum = mul i10 %sext_ln56_1, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="10">
<![CDATA[
entry:13 %sext_ln53 = sext i10 %sum

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2">
<![CDATA[
entry:14 %W1_1_0_load = load i2 %W1_1_0

]]></Node>
<StgValue><ssdm name="W1_1_0_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="2">
<![CDATA[
entry:15 %sext_ln56_2 = sext i2 %W1_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="8">
<![CDATA[
entry:16 %sext_ln56_3 = sext i8 %input_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:17 %mul_ln56 = mul i10 %sext_ln56_2, i10 %sext_ln56_3

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="10">
<![CDATA[
entry:18 %sext_ln56_4 = sext i10 %mul_ln56

]]></Node>
<StgValue><ssdm name="sext_ln56_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2">
<![CDATA[
entry:19 %W1_2_0_load = load i2 %W1_2_0

]]></Node>
<StgValue><ssdm name="W1_2_0_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="2">
<![CDATA[
entry:20 %sext_ln56_5 = sext i2 %W1_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="8">
<![CDATA[
entry:21 %sext_ln56_6 = sext i8 %input_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:22 %mul_ln56_1 = mul i10 %sext_ln56_5, i10 %sext_ln56_6

]]></Node>
<StgValue><ssdm name="mul_ln56_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="10">
<![CDATA[
entry:23 %sext_ln56_7 = sext i10 %mul_ln56_1

]]></Node>
<StgValue><ssdm name="sext_ln56_7"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:27 %mul_ln56_2 = mul i10 %sext_ln56_8, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="10">
<![CDATA[
entry:28 %sext_ln56_10 = sext i10 %mul_ln56_2

]]></Node>
<StgValue><ssdm name="sext_ln56_10"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2">
<![CDATA[
entry:29 %W1_4_0_load = load i2 %W1_4_0

]]></Node>
<StgValue><ssdm name="W1_4_0_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="2">
<![CDATA[
entry:30 %sext_ln56_11 = sext i2 %W1_4_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_11"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="8">
<![CDATA[
entry:31 %sext_ln56_12 = sext i8 %input_4_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56_12"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:32 %mul_ln56_3 = mul i10 %sext_ln56_11, i10 %sext_ln56_12

]]></Node>
<StgValue><ssdm name="mul_ln56_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="10">
<![CDATA[
entry:33 %sext_ln56_13 = sext i10 %mul_ln56_3

]]></Node>
<StgValue><ssdm name="sext_ln56_13"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:37 %mul_ln56_4 = mul i10 %sext_ln56_14, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="10">
<![CDATA[
entry:38 %sext_ln56_16 = sext i10 %mul_ln56_4

]]></Node>
<StgValue><ssdm name="sext_ln56_16"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2">
<![CDATA[
entry:39 %W1_6_0_load = load i2 %W1_6_0

]]></Node>
<StgValue><ssdm name="W1_6_0_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="2">
<![CDATA[
entry:40 %sext_ln56_17 = sext i2 %W1_6_0_load

]]></Node>
<StgValue><ssdm name="sext_ln56_17"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="8">
<![CDATA[
entry:41 %sext_ln56_18 = sext i8 %input_6_val_read

]]></Node>
<StgValue><ssdm name="sext_ln56_18"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:42 %mul_ln56_5 = mul i10 %sext_ln56_17, i10 %sext_ln56_18

]]></Node>
<StgValue><ssdm name="mul_ln56_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="10">
<![CDATA[
entry:43 %sext_ln56_19 = sext i10 %mul_ln56_5

]]></Node>
<StgValue><ssdm name="sext_ln56_19"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:47 %mul_ln56_6 = mul i10 %sext_ln56_20, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_6"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="10">
<![CDATA[
entry:48 %sext_ln56_22 = sext i10 %mul_ln56_6

]]></Node>
<StgValue><ssdm name="sext_ln56_22"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:49 %add_ln56 = add i11 %sext_ln56_4, i11 %sext_ln53

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:51 %add_ln56_1 = add i11 %sext_ln56_7, i11 %sext_ln56_10

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:54 %add_ln56_3 = add i11 %sext_ln56_13, i11 %sext_ln56_16

]]></Node>
<StgValue><ssdm name="add_ln56_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:56 %add_ln56_4 = add i11 %sext_ln56_19, i11 %sext_ln56_22

]]></Node>
<StgValue><ssdm name="add_ln56_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:64 %sum_4 = mul i10 %sext_ln56_27, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="10">
<![CDATA[
entry:65 %sext_ln56_28 = sext i10 %sum_4

]]></Node>
<StgValue><ssdm name="sext_ln56_28"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2">
<![CDATA[
entry:66 %W1_1_1_load = load i2 %W1_1_1

]]></Node>
<StgValue><ssdm name="W1_1_1_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="2">
<![CDATA[
entry:67 %sext_ln56_29 = sext i2 %W1_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_29"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:68 %mul_ln56_8 = mul i10 %sext_ln56_29, i10 %sext_ln56_3

]]></Node>
<StgValue><ssdm name="mul_ln56_8"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="10">
<![CDATA[
entry:69 %sext_ln56_30 = sext i10 %mul_ln56_8

]]></Node>
<StgValue><ssdm name="sext_ln56_30"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2">
<![CDATA[
entry:70 %W1_2_1_load = load i2 %W1_2_1

]]></Node>
<StgValue><ssdm name="W1_2_1_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="2">
<![CDATA[
entry:71 %sext_ln56_31 = sext i2 %W1_2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_31"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:72 %mul_ln56_9 = mul i10 %sext_ln56_31, i10 %sext_ln56_6

]]></Node>
<StgValue><ssdm name="mul_ln56_9"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="10">
<![CDATA[
entry:73 %sext_ln56_32 = sext i10 %mul_ln56_9

]]></Node>
<StgValue><ssdm name="sext_ln56_32"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:76 %mul_ln56_10 = mul i10 %sext_ln56_33, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_10"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="10">
<![CDATA[
entry:77 %sext_ln56_34 = sext i10 %mul_ln56_10

]]></Node>
<StgValue><ssdm name="sext_ln56_34"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2">
<![CDATA[
entry:78 %W1_4_1_load = load i2 %W1_4_1

]]></Node>
<StgValue><ssdm name="W1_4_1_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="2">
<![CDATA[
entry:79 %sext_ln56_35 = sext i2 %W1_4_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_35"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:80 %mul_ln56_11 = mul i10 %sext_ln56_35, i10 %sext_ln56_12

]]></Node>
<StgValue><ssdm name="mul_ln56_11"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="10">
<![CDATA[
entry:81 %sext_ln56_36 = sext i10 %mul_ln56_11

]]></Node>
<StgValue><ssdm name="sext_ln56_36"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:84 %mul_ln56_12 = mul i10 %sext_ln56_37, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_12"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="10">
<![CDATA[
entry:85 %sext_ln56_38 = sext i10 %mul_ln56_12

]]></Node>
<StgValue><ssdm name="sext_ln56_38"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2">
<![CDATA[
entry:86 %W1_6_1_load = load i2 %W1_6_1

]]></Node>
<StgValue><ssdm name="W1_6_1_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="2">
<![CDATA[
entry:87 %sext_ln56_39 = sext i2 %W1_6_1_load

]]></Node>
<StgValue><ssdm name="sext_ln56_39"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:88 %mul_ln56_13 = mul i10 %sext_ln56_39, i10 %sext_ln56_18

]]></Node>
<StgValue><ssdm name="mul_ln56_13"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="10">
<![CDATA[
entry:89 %sext_ln56_40 = sext i10 %mul_ln56_13

]]></Node>
<StgValue><ssdm name="sext_ln56_40"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:92 %mul_ln56_14 = mul i10 %sext_ln56_41, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_14"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="10">
<![CDATA[
entry:93 %sext_ln56_42 = sext i10 %mul_ln56_14

]]></Node>
<StgValue><ssdm name="sext_ln56_42"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:94 %add_ln56_7 = add i11 %sext_ln56_30, i11 %sext_ln56_28

]]></Node>
<StgValue><ssdm name="add_ln56_7"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:96 %add_ln56_8 = add i11 %sext_ln56_32, i11 %sext_ln56_34

]]></Node>
<StgValue><ssdm name="add_ln56_8"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:99 %add_ln56_10 = add i11 %sext_ln56_36, i11 %sext_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_10"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:101 %add_ln56_11 = add i11 %sext_ln56_40, i11 %sext_ln56_42

]]></Node>
<StgValue><ssdm name="add_ln56_11"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:109 %sum_5 = mul i10 %sext_ln56_47, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="10">
<![CDATA[
entry:110 %sext_ln56_48 = sext i10 %sum_5

]]></Node>
<StgValue><ssdm name="sext_ln56_48"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="2">
<![CDATA[
entry:111 %W1_1_2_load = load i2 %W1_1_2

]]></Node>
<StgValue><ssdm name="W1_1_2_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="2">
<![CDATA[
entry:112 %sext_ln56_49 = sext i2 %W1_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_49"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:113 %mul_ln56_16 = mul i10 %sext_ln56_49, i10 %sext_ln56_3

]]></Node>
<StgValue><ssdm name="mul_ln56_16"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="10">
<![CDATA[
entry:114 %sext_ln56_50 = sext i10 %mul_ln56_16

]]></Node>
<StgValue><ssdm name="sext_ln56_50"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2">
<![CDATA[
entry:115 %W1_2_2_load = load i2 %W1_2_2

]]></Node>
<StgValue><ssdm name="W1_2_2_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="2">
<![CDATA[
entry:116 %sext_ln56_51 = sext i2 %W1_2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_51"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:117 %mul_ln56_17 = mul i10 %sext_ln56_51, i10 %sext_ln56_6

]]></Node>
<StgValue><ssdm name="mul_ln56_17"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="10">
<![CDATA[
entry:118 %sext_ln56_52 = sext i10 %mul_ln56_17

]]></Node>
<StgValue><ssdm name="sext_ln56_52"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:121 %mul_ln56_18 = mul i10 %sext_ln56_53, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_18"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="10">
<![CDATA[
entry:122 %sext_ln56_54 = sext i10 %mul_ln56_18

]]></Node>
<StgValue><ssdm name="sext_ln56_54"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2">
<![CDATA[
entry:123 %W1_4_2_load = load i2 %W1_4_2

]]></Node>
<StgValue><ssdm name="W1_4_2_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="2">
<![CDATA[
entry:124 %sext_ln56_55 = sext i2 %W1_4_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_55"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:125 %mul_ln56_19 = mul i10 %sext_ln56_55, i10 %sext_ln56_12

]]></Node>
<StgValue><ssdm name="mul_ln56_19"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="10">
<![CDATA[
entry:126 %sext_ln56_56 = sext i10 %mul_ln56_19

]]></Node>
<StgValue><ssdm name="sext_ln56_56"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:129 %mul_ln56_20 = mul i10 %sext_ln56_57, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_20"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="10">
<![CDATA[
entry:130 %sext_ln56_58 = sext i10 %mul_ln56_20

]]></Node>
<StgValue><ssdm name="sext_ln56_58"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2">
<![CDATA[
entry:131 %W1_6_2_load = load i2 %W1_6_2

]]></Node>
<StgValue><ssdm name="W1_6_2_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="2">
<![CDATA[
entry:132 %sext_ln56_59 = sext i2 %W1_6_2_load

]]></Node>
<StgValue><ssdm name="sext_ln56_59"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:133 %mul_ln56_21 = mul i10 %sext_ln56_59, i10 %sext_ln56_18

]]></Node>
<StgValue><ssdm name="mul_ln56_21"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="10">
<![CDATA[
entry:134 %sext_ln56_60 = sext i10 %mul_ln56_21

]]></Node>
<StgValue><ssdm name="sext_ln56_60"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:137 %mul_ln56_22 = mul i10 %sext_ln56_61, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_22"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="10">
<![CDATA[
entry:138 %sext_ln56_62 = sext i10 %mul_ln56_22

]]></Node>
<StgValue><ssdm name="sext_ln56_62"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:139 %add_ln56_14 = add i11 %sext_ln56_50, i11 %sext_ln56_48

]]></Node>
<StgValue><ssdm name="add_ln56_14"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:141 %add_ln56_15 = add i11 %sext_ln56_52, i11 %sext_ln56_54

]]></Node>
<StgValue><ssdm name="add_ln56_15"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:144 %add_ln56_17 = add i11 %sext_ln56_56, i11 %sext_ln56_58

]]></Node>
<StgValue><ssdm name="add_ln56_17"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:146 %add_ln56_18 = add i11 %sext_ln56_60, i11 %sext_ln56_62

]]></Node>
<StgValue><ssdm name="add_ln56_18"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:154 %sum_6 = mul i10 %sext_ln56_67, i10 %sext_ln56

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="10">
<![CDATA[
entry:155 %sext_ln56_68 = sext i10 %sum_6

]]></Node>
<StgValue><ssdm name="sext_ln56_68"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2">
<![CDATA[
entry:156 %W1_1_3_load = load i2 %W1_1_3

]]></Node>
<StgValue><ssdm name="W1_1_3_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="2">
<![CDATA[
entry:157 %sext_ln56_69 = sext i2 %W1_1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_69"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:158 %mul_ln56_24 = mul i10 %sext_ln56_69, i10 %sext_ln56_3

]]></Node>
<StgValue><ssdm name="mul_ln56_24"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="10">
<![CDATA[
entry:159 %sext_ln56_70 = sext i10 %mul_ln56_24

]]></Node>
<StgValue><ssdm name="sext_ln56_70"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2">
<![CDATA[
entry:160 %W1_2_3_load = load i2 %W1_2_3

]]></Node>
<StgValue><ssdm name="W1_2_3_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="2">
<![CDATA[
entry:161 %sext_ln56_71 = sext i2 %W1_2_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_71"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:162 %mul_ln56_25 = mul i10 %sext_ln56_71, i10 %sext_ln56_6

]]></Node>
<StgValue><ssdm name="mul_ln56_25"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="10">
<![CDATA[
entry:163 %sext_ln56_72 = sext i10 %mul_ln56_25

]]></Node>
<StgValue><ssdm name="sext_ln56_72"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:166 %mul_ln56_26 = mul i10 %sext_ln56_73, i10 %sext_ln56_9

]]></Node>
<StgValue><ssdm name="mul_ln56_26"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="10">
<![CDATA[
entry:167 %sext_ln56_74 = sext i10 %mul_ln56_26

]]></Node>
<StgValue><ssdm name="sext_ln56_74"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2">
<![CDATA[
entry:168 %W1_4_3_load = load i2 %W1_4_3

]]></Node>
<StgValue><ssdm name="W1_4_3_load"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="2">
<![CDATA[
entry:169 %sext_ln56_75 = sext i2 %W1_4_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_75"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:170 %mul_ln56_27 = mul i10 %sext_ln56_75, i10 %sext_ln56_12

]]></Node>
<StgValue><ssdm name="mul_ln56_27"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="10">
<![CDATA[
entry:171 %sext_ln56_76 = sext i10 %mul_ln56_27

]]></Node>
<StgValue><ssdm name="sext_ln56_76"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:174 %mul_ln56_28 = mul i10 %sext_ln56_77, i10 %sext_ln56_15

]]></Node>
<StgValue><ssdm name="mul_ln56_28"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="10">
<![CDATA[
entry:175 %sext_ln56_78 = sext i10 %mul_ln56_28

]]></Node>
<StgValue><ssdm name="sext_ln56_78"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="2">
<![CDATA[
entry:176 %W1_6_3_load = load i2 %W1_6_3

]]></Node>
<StgValue><ssdm name="W1_6_3_load"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="2">
<![CDATA[
entry:177 %sext_ln56_79 = sext i2 %W1_6_3_load

]]></Node>
<StgValue><ssdm name="sext_ln56_79"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:178 %mul_ln56_29 = mul i10 %sext_ln56_79, i10 %sext_ln56_18

]]></Node>
<StgValue><ssdm name="mul_ln56_29"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="10">
<![CDATA[
entry:179 %sext_ln56_80 = sext i10 %mul_ln56_29

]]></Node>
<StgValue><ssdm name="sext_ln56_80"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:182 %mul_ln56_30 = mul i10 %sext_ln56_81, i10 %sext_ln56_21

]]></Node>
<StgValue><ssdm name="mul_ln56_30"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="10">
<![CDATA[
entry:183 %sext_ln56_82 = sext i10 %mul_ln56_30

]]></Node>
<StgValue><ssdm name="sext_ln56_82"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:184 %add_ln56_21 = add i11 %sext_ln56_70, i11 %sext_ln56_68

]]></Node>
<StgValue><ssdm name="add_ln56_21"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:186 %add_ln56_22 = add i11 %sext_ln56_72, i11 %sext_ln56_74

]]></Node>
<StgValue><ssdm name="add_ln56_22"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:189 %add_ln56_24 = add i11 %sext_ln56_76, i11 %sext_ln56_78

]]></Node>
<StgValue><ssdm name="add_ln56_24"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:191 %add_ln56_25 = add i11 %sext_ln56_80, i11 %sext_ln56_82

]]></Node>
<StgValue><ssdm name="add_ln56_25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="198" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:49 %add_ln56 = add i11 %sext_ln56_4, i11 %sext_ln53

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:51 %add_ln56_1 = add i11 %sext_ln56_7, i11 %sext_ln56_10

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:54 %add_ln56_3 = add i11 %sext_ln56_13, i11 %sext_ln56_16

]]></Node>
<StgValue><ssdm name="add_ln56_3"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="11">
<![CDATA[
entry:55 %sext_ln56_25 = sext i11 %add_ln56_3

]]></Node>
<StgValue><ssdm name="sext_ln56_25"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:56 %add_ln56_4 = add i11 %sext_ln56_19, i11 %sext_ln56_22

]]></Node>
<StgValue><ssdm name="add_ln56_4"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="11">
<![CDATA[
entry:57 %sext_ln56_26 = sext i11 %add_ln56_4

]]></Node>
<StgValue><ssdm name="sext_ln56_26"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:58 %add_ln56_5 = add i12 %sext_ln56_26, i12 %sext_ln56_25

]]></Node>
<StgValue><ssdm name="add_ln56_5"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:94 %add_ln56_7 = add i11 %sext_ln56_30, i11 %sext_ln56_28

]]></Node>
<StgValue><ssdm name="add_ln56_7"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:96 %add_ln56_8 = add i11 %sext_ln56_32, i11 %sext_ln56_34

]]></Node>
<StgValue><ssdm name="add_ln56_8"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:99 %add_ln56_10 = add i11 %sext_ln56_36, i11 %sext_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_10"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="11">
<![CDATA[
entry:100 %sext_ln56_45 = sext i11 %add_ln56_10

]]></Node>
<StgValue><ssdm name="sext_ln56_45"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:101 %add_ln56_11 = add i11 %sext_ln56_40, i11 %sext_ln56_42

]]></Node>
<StgValue><ssdm name="add_ln56_11"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="11">
<![CDATA[
entry:102 %sext_ln56_46 = sext i11 %add_ln56_11

]]></Node>
<StgValue><ssdm name="sext_ln56_46"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:103 %add_ln56_12 = add i12 %sext_ln56_46, i12 %sext_ln56_45

]]></Node>
<StgValue><ssdm name="add_ln56_12"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:139 %add_ln56_14 = add i11 %sext_ln56_50, i11 %sext_ln56_48

]]></Node>
<StgValue><ssdm name="add_ln56_14"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:141 %add_ln56_15 = add i11 %sext_ln56_52, i11 %sext_ln56_54

]]></Node>
<StgValue><ssdm name="add_ln56_15"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:144 %add_ln56_17 = add i11 %sext_ln56_56, i11 %sext_ln56_58

]]></Node>
<StgValue><ssdm name="add_ln56_17"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="11">
<![CDATA[
entry:145 %sext_ln56_65 = sext i11 %add_ln56_17

]]></Node>
<StgValue><ssdm name="sext_ln56_65"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:146 %add_ln56_18 = add i11 %sext_ln56_60, i11 %sext_ln56_62

]]></Node>
<StgValue><ssdm name="add_ln56_18"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="11">
<![CDATA[
entry:147 %sext_ln56_66 = sext i11 %add_ln56_18

]]></Node>
<StgValue><ssdm name="sext_ln56_66"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:148 %add_ln56_19 = add i12 %sext_ln56_66, i12 %sext_ln56_65

]]></Node>
<StgValue><ssdm name="add_ln56_19"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:184 %add_ln56_21 = add i11 %sext_ln56_70, i11 %sext_ln56_68

]]></Node>
<StgValue><ssdm name="add_ln56_21"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:186 %add_ln56_22 = add i11 %sext_ln56_72, i11 %sext_ln56_74

]]></Node>
<StgValue><ssdm name="add_ln56_22"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:189 %add_ln56_24 = add i11 %sext_ln56_76, i11 %sext_ln56_78

]]></Node>
<StgValue><ssdm name="add_ln56_24"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="11">
<![CDATA[
entry:190 %sext_ln56_85 = sext i11 %add_ln56_24

]]></Node>
<StgValue><ssdm name="sext_ln56_85"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:191 %add_ln56_25 = add i11 %sext_ln56_80, i11 %sext_ln56_82

]]></Node>
<StgValue><ssdm name="add_ln56_25"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="11">
<![CDATA[
entry:192 %sext_ln56_86 = sext i11 %add_ln56_25

]]></Node>
<StgValue><ssdm name="sext_ln56_86"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:193 %add_ln56_26 = add i12 %sext_ln56_86, i12 %sext_ln56_85

]]></Node>
<StgValue><ssdm name="add_ln56_26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="11">
<![CDATA[
entry:50 %sext_ln56_23 = sext i11 %add_ln56

]]></Node>
<StgValue><ssdm name="sext_ln56_23"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="11">
<![CDATA[
entry:52 %sext_ln56_24 = sext i11 %add_ln56_1

]]></Node>
<StgValue><ssdm name="sext_ln56_24"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:53 %add_ln56_2 = add i12 %sext_ln56_24, i12 %sext_ln56_23

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:59 %x = add i12 %add_ln56_5, i12 %add_ln56_2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:60 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:61 %select_ln53 = select i1 %tmp, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="11">
<![CDATA[
entry:95 %sext_ln56_43 = sext i11 %add_ln56_7

]]></Node>
<StgValue><ssdm name="sext_ln56_43"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="11">
<![CDATA[
entry:97 %sext_ln56_44 = sext i11 %add_ln56_8

]]></Node>
<StgValue><ssdm name="sext_ln56_44"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:98 %add_ln56_9 = add i12 %sext_ln56_44, i12 %sext_ln56_43

]]></Node>
<StgValue><ssdm name="add_ln56_9"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:104 %x_4 = add i12 %add_ln56_12, i12 %add_ln56_9

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:105 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x_4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:106 %select_ln56 = select i1 %tmp_32, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="11">
<![CDATA[
entry:140 %sext_ln56_63 = sext i11 %add_ln56_14

]]></Node>
<StgValue><ssdm name="sext_ln56_63"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="11">
<![CDATA[
entry:142 %sext_ln56_64 = sext i11 %add_ln56_15

]]></Node>
<StgValue><ssdm name="sext_ln56_64"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:143 %add_ln56_16 = add i12 %sext_ln56_64, i12 %sext_ln56_63

]]></Node>
<StgValue><ssdm name="add_ln56_16"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:149 %x_5 = add i12 %add_ln56_19, i12 %add_ln56_16

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:150 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:151 %select_ln56_1 = select i1 %tmp_33, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln56_1"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="11">
<![CDATA[
entry:185 %sext_ln56_83 = sext i11 %add_ln56_21

]]></Node>
<StgValue><ssdm name="sext_ln56_83"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="11">
<![CDATA[
entry:187 %sext_ln56_84 = sext i11 %add_ln56_22

]]></Node>
<StgValue><ssdm name="sext_ln56_84"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:188 %add_ln56_23 = add i12 %sext_ln56_84, i12 %sext_ln56_83

]]></Node>
<StgValue><ssdm name="add_ln56_23"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:194 %x_3 = add i12 %add_ln56_26, i12 %add_ln56_23

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:195 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:196 %select_ln61 = select i1 %tmp_34, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:197 %mrv = insertvalue i32 <undef>, i8 %select_ln53

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:198 %mrv_1 = insertvalue i32 %mrv, i8 %select_ln56

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:199 %mrv_2 = insertvalue i32 %mrv_1, i8 %select_ln56_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:200 %mrv_3 = insertvalue i32 %mrv_2, i8 %select_ln61

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32">
<![CDATA[
entry:201 %ret_ln61 = ret i32 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
