

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_329_6_VITIS_LOOP_330_7'
================================================================
* Date:           Sun Feb  5 16:56:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.697 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.560 us|  1.560 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_329_6_VITIS_LOOP_330_7  |       24|       24|         2|          2|          1|    12|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     167|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     100|    -|
|Register             |        -|     -|       16|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       16|     267|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln329_1_fu_142_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln329_fu_151_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln330_fu_250_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln331_fu_229_p2       |         +|   0|  0|  14|           7|           7|
    |sub_ln331_1_fu_195_p2     |         -|   0|  0|  14|           7|           7|
    |sub_ln331_fu_130_p2       |         -|   0|  0|  14|           7|           7|
    |icmp_ln329_fu_136_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln330_fu_157_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln329_1_fu_201_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln329_2_fu_209_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln329_fu_163_p3    |    select|   0|  0|   2|           1|           1|
    |ccs_d0                    |       xor|   0|  0|  65|          64|          65|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 167|         103|         106|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten25_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |ccs_address0                            |  14|          3|    4|         12|
    |ccs_we0                                 |   9|          2|    8|         16|
    |i_149_fu_64                             |   9|          2|    3|          6|
    |indvar_flatten25_fu_68                  |   9|          2|    4|          8|
    |j_fu_60                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 100|         22|   32|         69|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  2|   0|    2|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |ccs_addr_reg_302        |  4|   0|    4|          0|
    |i_149_fu_64             |  3|   0|    3|          0|
    |indvar_flatten25_fu_68  |  4|   0|    4|          0|
    |j_fu_60                 |  2|   0|    2|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 16|   0|   16|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_329_6_VITIS_LOOP_330_7|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_329_6_VITIS_LOOP_330_7|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_329_6_VITIS_LOOP_330_7|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_329_6_VITIS_LOOP_330_7|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_329_6_VITIS_LOOP_330_7|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_329_6_VITIS_LOOP_330_7|  return value|
|ccs_address0  |  out|    4|   ap_memory|                                                         ccs|         array|
|ccs_ce0       |  out|    1|   ap_memory|                                                         ccs|         array|
|ccs_we0       |  out|    8|   ap_memory|                                                         ccs|         array|
|ccs_d0        |  out|   64|   ap_memory|                                                         ccs|         array|
|ccs_q0        |   in|   64|   ap_memory|                                                         ccs|         array|
+--------------+-----+-----+------------+------------------------------------------------------------+--------------+

