{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "e9b59cef_1b152f2a",
        "filename": "src/nvidia-gpu/NvidiaPciePort.cpp",
        "patchSetId": 26
      },
      "lineNbr": 69,
      "author": {
        "id": 1000056
      },
      "writtenOn": "2025-12-10T13:45:10Z",
      "side": 1,
      "message": "@haghera@nvidia.com this is a uint64_t now in the PDI based on feedback.",
      "range": {
        "startLine": 69,
        "startChar": 42,
        "endLine": 69,
        "endChar": 47
      },
      "revId": "054df13e442c5bb205dc0e987a8e466d40f847f5",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "f2b67adb_df9424d8",
        "filename": "src/nvidia-gpu/NvidiaPciePort.cpp",
        "patchSetId": 26
      },
      "lineNbr": 71,
      "author": {
        "id": 1000056
      },
      "writtenOn": "2025-12-10T13:45:10Z",
      "side": 1,
      "message": "@haghera@nvidia.com this is called width now in the PDI based on feedback. Please fixup here and in bmcweb.",
      "range": {
        "startLine": 71,
        "startChar": 42,
        "endLine": 71,
        "endChar": 47
      },
      "revId": "054df13e442c5bb205dc0e987a8e466d40f847f5",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    }
  ]
}