# CocoTB Makefile for Softmax Unit testbench

SIM ?= icarus
TOPLEVEL_LANG ?= verilog

# RTL source files
VERILOG_SOURCES += $(PWD)/../../rtl/transformer_pkg.sv
VERILOG_SOURCES += $(PWD)/../../rtl/softmax_unit.sv

# Top-level module
TOPLEVEL = softmax_unit

# Python test module
MODULE = test_softmax

# Icarus Verilog flags
COMPILE_ARGS += -g2012
COMPILE_ARGS += -PVEC_LEN=8

include $(shell cocotb-config --makefiles)/Makefile.sim
