{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402169828891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402169828891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 08 03:36:59 2014 " "Processing started: Sun Jun 08 03:36:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402169828891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402169828891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off single_cpu -c single_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off single_cpu -c single_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402169828891 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1402169834082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu_7_1200mv_85c_slow.vo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu_7_1200mv_85c_slow.vo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169836457 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1402169836817 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu_7_1200mv_0c_slow.vo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu_7_1200mv_0c_slow.vo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169839254 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1402169839535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu_min_1200mv_0c_fast.vo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu_min_1200mv_0c_fast.vo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169841707 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1402169841989 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu.vo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu.vo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169844114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu_7_1200mv_85c_v_slow.sdo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu_7_1200mv_85c_v_slow.sdo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169846020 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu_7_1200mv_0c_v_slow.sdo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu_7_1200mv_0c_v_slow.sdo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169847942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu_min_1200mv_0c_v_fast.sdo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu_min_1200mv_0c_v_fast.sdo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169850098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single_cpu_v.sdo F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/ simulation " "Generated file single_cpu_v.sdo in folder \"F:/LAB4_121220307/LAB4_121220307_single_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1402169852208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402169852505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 08 03:37:32 2014 " "Processing ended: Sun Jun 08 03:37:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402169852505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402169852505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402169852505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402169852505 ""}
