Timing Analyzer report for IIR
Tue May  9 12:47:59 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:clock_divider_1|clk_50kHz'
 14. Slow 1200mV 85C Model Hold: 'clock_divider:clock_divider_1|clk_50kHz'
 15. Slow 1200mV 85C Model Hold: 'sys_clk'
 16. Slow 1200mV 85C Model Recovery: 'clock_divider:clock_divider_1|clk_50kHz'
 17. Slow 1200mV 85C Model Removal: 'clock_divider:clock_divider_1|clk_50kHz'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'sys_clk'
 26. Slow 1200mV 0C Model Setup: 'clock_divider:clock_divider_1|clk_50kHz'
 27. Slow 1200mV 0C Model Hold: 'clock_divider:clock_divider_1|clk_50kHz'
 28. Slow 1200mV 0C Model Hold: 'sys_clk'
 29. Slow 1200mV 0C Model Recovery: 'clock_divider:clock_divider_1|clk_50kHz'
 30. Slow 1200mV 0C Model Removal: 'clock_divider:clock_divider_1|clk_50kHz'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'sys_clk'
 38. Fast 1200mV 0C Model Setup: 'clock_divider:clock_divider_1|clk_50kHz'
 39. Fast 1200mV 0C Model Hold: 'clock_divider:clock_divider_1|clk_50kHz'
 40. Fast 1200mV 0C Model Hold: 'sys_clk'
 41. Fast 1200mV 0C Model Recovery: 'clock_divider:clock_divider_1|clk_50kHz'
 42. Fast 1200mV 0C Model Removal: 'clock_divider:clock_divider_1|clk_50kHz'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; IIR                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-16        ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; clock_divider:clock_divider_1|clk_50kHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clock_divider_1|clk_50kHz } ;
; sys_clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }                                 ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                      ;
+------------+-----------------+-----------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                           ;
+------------+-----------------+-----------------------------------------+------------------------------------------------+
; 243.9 MHz  ; 243.9 MHz       ; sys_clk                                 ;                                                ;
; 274.05 MHz ; 238.04 MHz      ; clock_divider:clock_divider_1|clk_50kHz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                              ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; sys_clk                                 ; -3.100 ; -18.565       ;
; clock_divider:clock_divider_1|clk_50kHz ; -2.649 ; -49.125       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                              ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; 0.405 ; 0.000         ;
; sys_clk                                 ; 0.503 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; -1.286 ; -10.288       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                           ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; 1.617 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; -3.201 ; -124.431      ;
; sys_clk                                 ; -3.000 ; -22.331       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                        ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -3.100 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 4.020      ;
; -3.084 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 4.004      ;
; -3.077 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.997      ;
; -3.050 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.970      ;
; -2.930 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.850      ;
; -2.918 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.838      ;
; -2.766 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.686      ;
; -2.763 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.683      ;
; -2.687 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.607      ;
; -2.641 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 3.561      ;
; -1.936 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.856      ;
; -1.902 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.822      ;
; -1.892 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.812      ;
; -1.811 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.731      ;
; -1.791 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.711      ;
; -1.788 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.708      ;
; -1.757 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.677      ;
; -1.756 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.676      ;
; -1.746 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.666      ;
; -1.744 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.664      ;
; -1.666 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.586      ;
; -1.666 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.586      ;
; -1.649 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.569      ;
; -1.643 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.563      ;
; -1.611 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.531      ;
; -1.611 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.531      ;
; -1.608 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.528      ;
; -1.598 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.518      ;
; -1.598 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.518      ;
; -1.577 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.497      ;
; -1.577 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.497      ;
; -1.577 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.497      ;
; -1.577 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.497      ;
; -1.577 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.497      ;
; -1.566 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.486      ;
; -1.566 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.486      ;
; -1.566 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.486      ;
; -1.520 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.440      ;
; -1.514 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.434      ;
; -1.504 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.424      ;
; -1.468 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.388      ;
; -1.465 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.385      ;
; -1.464 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.384      ;
; -1.463 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.383      ;
; -1.462 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.382      ;
; -1.461 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.381      ;
; -1.456 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.376      ;
; -1.425 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.345      ;
; -1.424 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.344      ;
; -1.411 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.331      ;
; -1.369 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.289      ;
; -1.369 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.289      ;
; -1.355 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.275      ;
; -1.355 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.275      ;
; -1.355 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.275      ;
; -1.349 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.500        ; 2.535      ; 4.636      ;
; -1.339 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.259      ;
; -1.338 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.258      ;
; -1.310 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.230      ;
; -1.288 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.208      ;
; -1.288 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.208      ;
; -1.288 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.208      ;
; -1.287 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.207      ;
; -1.248 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.168      ;
; -1.247 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.167      ;
; -1.247 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.167      ;
; -1.247 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.167      ;
; -1.227 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.147      ;
; -1.191 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.111      ;
; -1.165 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.085      ;
; -1.165 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.085      ;
; -1.165 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.085      ;
; -1.164 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.084      ;
; -1.162 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.082      ;
; -1.082 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 2.002      ;
; -1.076 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.996      ;
; -1.022 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.942      ;
; -1.018 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.938      ;
; -1.017 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.937      ;
; -1.017 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.937      ;
; -1.016 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.936      ;
; -1.001 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.500        ; 2.535      ; 4.288      ;
; -0.944 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 1.000        ; 2.535      ; 4.731      ;
; -0.937 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.857      ;
; -0.931 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.851      ;
; -0.930 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.850      ;
; -0.883 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 1.000        ; 2.535      ; 4.670      ;
; -0.376 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.296      ;
; -0.373 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[0] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.293      ;
; -0.349 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.269      ;
; -0.349 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 1.269      ;
; 0.037  ; dac_clk_reg[0]                           ; dac_clk_reg[1]                           ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.081     ; 0.883      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.089     ; 3.476      ;
; -1.959 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 2.878      ;
; -1.959 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 2.878      ;
; -1.897 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 2.816      ;
; -1.897 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 2.816      ;
; -1.819 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 2.390      ;
; -1.733 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 2.304      ;
; -1.422 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 2.341      ;
; -1.371 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 2.290      ;
; -1.174 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 1.745      ;
; -1.131 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 1.702      ;
; -1.108 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 1.679      ;
; -1.104 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 1.675      ;
; -1.103 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 1.674      ;
; -0.916 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.430     ; 1.487      ;
; -0.689 ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; IIR:IIR_inst0|sample_in[11][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.609      ;
; -0.623 ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.080     ; 1.544      ;
; -0.606 ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.526      ;
; -0.602 ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.080     ; 1.523      ;
; -0.584 ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.504      ;
; -0.584 ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.504      ;
; -0.457 ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; IIR:IIR_inst0|sample_in[11][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.377      ;
; -0.453 ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.373      ;
; -0.453 ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.373      ;
; -0.399 ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.319      ;
; -0.398 ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.318      ;
; -0.382 ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.302      ;
; -0.377 ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; IIR:IIR_inst0|sample_in[11][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 1.296      ;
; -0.373 ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; IIR:IIR_inst0|sample_in[11][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 1.292      ;
; -0.371 ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.291      ;
; -0.370 ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.290      ;
; -0.370 ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.290      ;
; -0.357 ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; IIR:IIR_inst0|sample_in[11][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.277      ;
; -0.355 ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.275      ;
; -0.354 ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.274      ;
; -0.348 ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; IIR:IIR_inst0|sample_in[11][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.268      ;
; -0.347 ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.267      ;
; -0.342 ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; IIR:IIR_inst0|sample_in[11][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 1.261      ;
; -0.199 ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.119      ;
; -0.198 ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 1.117      ;
; -0.185 ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.105      ;
; -0.175 ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 1.094      ;
; -0.175 ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 1.094      ;
; -0.165 ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.085      ;
; -0.160 ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; IIR:IIR_inst0|sample_in[11][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 1.079      ;
; -0.158 ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.078      ;
; -0.158 ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.078      ;
; -0.158 ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.078      ;
; -0.155 ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.075      ;
; -0.147 ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.067      ;
; -0.141 ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.061      ;
; -0.137 ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.081     ; 1.057      ;
; 0.000  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 0.919      ;
; 0.023  ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 0.896      ;
; 0.024  ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 0.895      ;
; 0.024  ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.082     ; 0.895      ;
; 0.029  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.314      ; 1.333      ;
; 0.030  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.313      ; 1.331      ;
; 0.077  ; IIR:IIR_inst0|sample_in[1][13]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.320      ; 1.291      ;
; 0.112  ; IIR:IIR_inst0|sample_in[1][14]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.328      ; 1.264      ;
; 0.114  ; IIR:IIR_inst0|sample_in[1][8]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.328      ; 1.262      ;
; 0.135  ; IIR:IIR_inst0|sample_in[1][10]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.327      ; 1.240      ;
; 0.136  ; IIR:IIR_inst0|sample_in[1][12]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.327      ; 1.239      ;
; 0.165  ; IIR:IIR_inst0|sample_in[1][9]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.327      ; 1.210      ;
; 0.169  ; IIR:IIR_inst0|sample_in[1][15]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.327      ; 1.206      ;
; 0.176  ; IIR:IIR_inst0|sample_in[1][11]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.327      ; 1.199      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.405 ; IIR:IIR_inst0|sample_in[1][15]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.487      ; 1.146      ;
; 0.410 ; IIR:IIR_inst0|sample_in[1][11]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.487      ; 1.151      ;
; 0.411 ; IIR:IIR_inst0|sample_in[1][9]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.487      ; 1.152      ;
; 0.427 ; IIR:IIR_inst0|sample_in[1][10]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.487      ; 1.168      ;
; 0.439 ; IIR:IIR_inst0|sample_in[1][12]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.487      ; 1.180      ;
; 0.461 ; IIR:IIR_inst0|sample_in[1][8]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.488      ; 1.203      ;
; 0.463 ; IIR:IIR_inst0|sample_in[1][14]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.488      ; 1.205      ;
; 0.504 ; IIR:IIR_inst0|sample_in[1][13]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.481      ; 1.239      ;
; 0.507 ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 0.802      ;
; 0.549 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.474      ; 1.277      ;
; 0.549 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.475      ; 1.278      ;
; 0.647 ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; IIR:IIR_inst0|sample_in[11][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 0.941      ;
; 0.648 ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.081      ; 0.941      ;
; 0.652 ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.081      ; 0.945      ;
; 0.667 ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 0.961      ;
; 0.702 ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 0.997      ;
; 0.707 ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.001      ;
; 0.713 ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.007      ;
; 0.719 ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.013      ;
; 0.721 ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.015      ;
; 0.722 ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.017      ;
; 0.723 ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.017      ;
; 0.725 ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.081      ; 1.018      ;
; 0.737 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.031      ;
; 0.743 ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.038      ;
; 0.761 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.055      ;
; 0.891 ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; IIR:IIR_inst0|sample_in[11][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.186      ;
; 0.895 ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.189      ;
; 0.895 ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.190      ;
; 0.906 ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; IIR:IIR_inst0|sample_in[11][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.201      ;
; 0.909 ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; IIR:IIR_inst0|sample_in[11][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.203      ;
; 0.909 ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.204      ;
; 0.913 ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.207      ;
; 0.913 ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.207      ;
; 0.916 ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.211      ;
; 0.918 ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.213      ;
; 0.945 ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; IIR:IIR_inst0|sample_in[11][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.239      ;
; 0.946 ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; IIR:IIR_inst0|sample_in[11][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.240      ;
; 0.951 ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.246      ;
; 0.953 ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; IIR:IIR_inst0|sample_in[11][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.248      ;
; 0.954 ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.248      ;
; 0.962 ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.257      ;
; 0.977 ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.271      ;
; 1.090 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.384      ;
; 1.136 ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.081      ; 1.429      ;
; 1.140 ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.434      ;
; 1.146 ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.084      ; 1.442      ;
; 1.147 ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.442      ;
; 1.156 ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.083      ; 1.451      ;
; 1.230 ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; IIR:IIR_inst0|sample_in[11][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.081      ; 1.523      ;
; 1.400 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 1.340      ;
; 1.502 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.796      ;
; 1.618 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 1.912      ;
; 1.628 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 1.568      ;
; 1.628 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 1.568      ;
; 1.634 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 1.574      ;
; 1.646 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 1.586      ;
; 1.689 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 1.629      ;
; 2.164 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.082      ; 2.458      ;
; 2.172 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 2.112      ;
; 2.233 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.272     ; 2.173      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
; 3.137 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.350      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.503 ; dac_clk_reg[0]                           ; dac_clk_reg[1]                           ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 0.796      ;
; 0.763 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.781 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[0] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.074      ;
; 1.125 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.129 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.422      ;
; 1.162 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.000        ; 2.631      ; 4.296      ;
; 1.163 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.456      ;
; 1.167 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.460      ;
; 1.167 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.460      ;
; 1.168 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.461      ;
; 1.248 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.541      ;
; 1.251 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.544      ;
; 1.265 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.558      ;
; 1.268 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.561      ;
; 1.302 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.595      ;
; 1.307 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.600      ;
; 1.343 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.000        ; 2.631      ; 4.477      ;
; 1.389 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.682      ;
; 1.408 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.701      ;
; 1.465 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; -0.500       ; 2.631      ; 4.099      ;
; 1.508 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.801      ;
; 1.509 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.802      ;
; 1.509 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.802      ;
; 1.516 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.809      ;
; 1.517 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.810      ;
; 1.518 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.811      ;
; 1.520 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.813      ;
; 1.528 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.821      ;
; 1.533 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.826      ;
; 1.534 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.827      ;
; 1.537 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.830      ;
; 1.545 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.838      ;
; 1.561 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.854      ;
; 1.562 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.855      ;
; 1.564 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.857      ;
; 1.566 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.859      ;
; 1.611 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; -0.500       ; 2.631      ; 4.245      ;
; 1.657 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.950      ;
; 1.657 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.950      ;
; 1.658 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.951      ;
; 1.665 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.958      ;
; 1.666 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.959      ;
; 1.666 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.959      ;
; 1.666 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.959      ;
; 1.668 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.961      ;
; 1.674 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.967      ;
; 1.674 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.967      ;
; 1.677 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.970      ;
; 1.678 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.971      ;
; 1.680 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.973      ;
; 1.680 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.973      ;
; 1.685 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 1.978      ;
; 1.717 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.010      ;
; 1.717 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.010      ;
; 1.717 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.010      ;
; 1.717 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.010      ;
; 1.755 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.048      ;
; 1.755 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.048      ;
; 1.755 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.048      ;
; 1.790 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.083      ;
; 1.797 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.090      ;
; 1.807 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.100      ;
; 1.808 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.101      ;
; 1.808 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.101      ;
; 1.814 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.107      ;
; 1.814 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.107      ;
; 1.815 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.108      ;
; 1.820 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.113      ;
; 1.837 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.130      ;
; 1.837 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.130      ;
; 1.860 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.153      ;
; 1.865 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.158      ;
; 1.865 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.158      ;
; 1.869 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.162      ;
; 1.923 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.216      ;
; 1.957 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.250      ;
; 1.977 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.270      ;
; 1.978 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.271      ;
; 2.024 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 2.317      ;
; 2.863 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.156      ;
; 2.865 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.158      ;
; 2.986 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.279      ;
; 2.994 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.287      ;
; 3.129 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.422      ;
; 3.143 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.436      ;
; 3.229 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.522      ;
; 3.284 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.577      ;
; 3.301 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.594      ;
; 3.317 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.081      ; 3.610      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
; -1.286 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.272      ; 2.474      ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
; 1.617 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.430      ; 2.258      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.037 ns




+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                      ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                          ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; 258.8 MHz  ; 250.0 MHz       ; sys_clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 301.93 MHz ; 238.04 MHz      ; clock_divider:clock_divider_1|clk_50kHz ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; sys_clk                                 ; -2.864 ; -16.181       ;
; clock_divider:clock_divider_1|clk_50kHz ; -2.312 ; -40.974       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; 0.389 ; 0.000         ;
; sys_clk                                 ; 0.472 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                            ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; -1.114 ; -8.912        ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                            ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; 1.471 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; -3.201 ; -124.431      ;
; sys_clk                                 ; -3.000 ; -22.331       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -2.864 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.793      ;
; -2.857 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.786      ;
; -2.794 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.723      ;
; -2.764 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.693      ;
; -2.709 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.638      ;
; -2.651 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.580      ;
; -2.553 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.482      ;
; -2.544 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.473      ;
; -2.541 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.470      ;
; -2.459 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 3.388      ;
; -1.669 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.598      ;
; -1.616 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.545      ;
; -1.584 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.513      ;
; -1.543 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.472      ;
; -1.542 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.471      ;
; -1.533 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.462      ;
; -1.490 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.419      ;
; -1.490 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.419      ;
; -1.458 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.387      ;
; -1.457 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.386      ;
; -1.457 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.386      ;
; -1.457 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.386      ;
; -1.457 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.386      ;
; -1.457 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.386      ;
; -1.456 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.385      ;
; -1.456 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.385      ;
; -1.416 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.345      ;
; -1.407 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.336      ;
; -1.407 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.336      ;
; -1.385 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.314      ;
; -1.385 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.314      ;
; -1.385 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.314      ;
; -1.364 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.293      ;
; -1.364 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.293      ;
; -1.361 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.290      ;
; -1.330 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.259      ;
; -1.329 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.258      ;
; -1.324 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.253      ;
; -1.323 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.252      ;
; -1.304 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.233      ;
; -1.302 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.231      ;
; -1.298 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.227      ;
; -1.264 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.193      ;
; -1.263 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.192      ;
; -1.262 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.191      ;
; -1.244 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.500        ; 2.333      ; 4.309      ;
; -1.242 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.171      ;
; -1.242 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.171      ;
; -1.242 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.171      ;
; -1.241 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.170      ;
; -1.241 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.170      ;
; -1.238 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.167      ;
; -1.237 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.166      ;
; -1.181 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.110      ;
; -1.164 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.093      ;
; -1.163 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.092      ;
; -1.162 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.091      ;
; -1.162 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.091      ;
; -1.161 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.090      ;
; -1.161 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.090      ;
; -1.150 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.079      ;
; -1.136 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.065      ;
; -1.102 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.031      ;
; -1.101 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.030      ;
; -1.101 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.030      ;
; -1.099 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.028      ;
; -1.074 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 2.003      ;
; -1.055 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.984      ;
; -1.016 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.945      ;
; -1.002 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.931      ;
; -1.002 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.931      ;
; -1.001 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.930      ;
; -1.001 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.930      ;
; -0.954 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 1.000        ; 2.333      ; 4.519      ;
; -0.943 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 1.000        ; 2.333      ; 4.508      ;
; -0.926 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.855      ;
; -0.912 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.841      ;
; -0.911 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.840      ;
; -0.911 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.840      ;
; -0.891 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.820      ;
; -0.884 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.813      ;
; -0.806 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.735      ;
; -0.803 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.732      ;
; -0.766 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.695      ;
; -0.764 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.500        ; 2.333      ; 3.829      ;
; -0.758 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.687      ;
; -0.758 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.687      ;
; -0.240 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.169      ;
; -0.239 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[0] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.168      ;
; -0.219 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.148      ;
; -0.219 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 1.148      ;
; 0.132  ; dac_clk_reg[0]                           ; dac_clk_reg[1]                           ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.073     ; 0.797      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -2.312 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.079     ; 3.157      ;
; -1.674 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 2.604      ;
; -1.660 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 2.282      ;
; -1.641 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 2.571      ;
; -1.641 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 2.571      ;
; -1.577 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 2.199      ;
; -1.171 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 2.101      ;
; -1.149 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 2.079      ;
; -1.027 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 1.649      ;
; -0.986 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 1.608      ;
; -0.957 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 1.579      ;
; -0.954 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 1.576      ;
; -0.953 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 1.575      ;
; -0.787 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.380     ; 1.409      ;
; -0.587 ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; IIR:IIR_inst0|sample_in[11][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.517      ;
; -0.539 ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.070     ; 1.471      ;
; -0.512 ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.442      ;
; -0.507 ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.070     ; 1.439      ;
; -0.496 ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.426      ;
; -0.495 ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.425      ;
; -0.392 ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; IIR:IIR_inst0|sample_in[11][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.322      ;
; -0.383 ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.314      ;
; -0.378 ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.309      ;
; -0.332 ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.263      ;
; -0.300 ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.231      ;
; -0.283 ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.213      ;
; -0.282 ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; IIR:IIR_inst0|sample_in[11][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.212      ;
; -0.277 ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; IIR:IIR_inst0|sample_in[11][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.073     ; 1.206      ;
; -0.269 ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.200      ;
; -0.266 ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.196      ;
; -0.265 ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.196      ;
; -0.252 ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; IIR:IIR_inst0|sample_in[11][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.182      ;
; -0.251 ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.182      ;
; -0.251 ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.182      ;
; -0.237 ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; IIR:IIR_inst0|sample_in[11][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.167      ;
; -0.232 ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.163      ;
; -0.231 ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; IIR:IIR_inst0|sample_in[11][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.161      ;
; -0.116 ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.046      ;
; -0.097 ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.027      ;
; -0.095 ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.025      ;
; -0.086 ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.017      ;
; -0.085 ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.015      ;
; -0.083 ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 1.014      ;
; -0.076 ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 1.006      ;
; -0.068 ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.998      ;
; -0.063 ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.071     ; 0.994      ;
; -0.062 ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.073     ; 0.991      ;
; -0.061 ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.991      ;
; -0.054 ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.984      ;
; -0.048 ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; IIR:IIR_inst0|sample_in[11][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.978      ;
; -0.047 ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.977      ;
; 0.057  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.278      ; 1.260      ;
; 0.059  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.278      ; 1.258      ;
; 0.093  ; IIR:IIR_inst0|sample_in[1][13]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.283      ; 1.229      ;
; 0.094  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.836      ;
; 0.111  ; IIR:IIR_inst0|sample_in[1][14]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.292      ; 1.220      ;
; 0.113  ; IIR:IIR_inst0|sample_in[1][8]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.292      ; 1.218      ;
; 0.120  ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.073     ; 0.809      ;
; 0.122  ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.808      ;
; 0.122  ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.072     ; 0.808      ;
; 0.134  ; IIR:IIR_inst0|sample_in[1][10]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.291      ; 1.196      ;
; 0.138  ; IIR:IIR_inst0|sample_in[1][12]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.291      ; 1.192      ;
; 0.161  ; IIR:IIR_inst0|sample_in[1][9]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.291      ; 1.169      ;
; 0.167  ; IIR:IIR_inst0|sample_in[1][15]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.291      ; 1.163      ;
; 0.177  ; IIR:IIR_inst0|sample_in[1][11]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.291      ; 1.153      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.389 ; IIR:IIR_inst0|sample_in[1][15]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.432      ; 1.051      ;
; 0.395 ; IIR:IIR_inst0|sample_in[1][11]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.432      ; 1.057      ;
; 0.396 ; IIR:IIR_inst0|sample_in[1][9]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.432      ; 1.058      ;
; 0.410 ; IIR:IIR_inst0|sample_in[1][10]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.432      ; 1.072      ;
; 0.419 ; IIR:IIR_inst0|sample_in[1][12]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.432      ; 1.081      ;
; 0.439 ; IIR:IIR_inst0|sample_in[1][8]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.433      ; 1.102      ;
; 0.441 ; IIR:IIR_inst0|sample_in[1][14]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.433      ; 1.104      ;
; 0.469 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.736      ;
; 0.477 ; IIR:IIR_inst0|sample_in[1][13]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.424      ; 1.131      ;
; 0.478 ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.746      ;
; 0.515 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.418      ; 1.163      ;
; 0.515 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.418      ; 1.163      ;
; 0.606 ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.873      ;
; 0.607 ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; IIR:IIR_inst0|sample_in[11][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.874      ;
; 0.611 ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.878      ;
; 0.621 ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.889      ;
; 0.628 ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.896      ;
; 0.630 ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.898      ;
; 0.637 ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.905      ;
; 0.642 ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.910      ;
; 0.645 ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.913      ;
; 0.647 ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.915      ;
; 0.664 ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 0.932      ;
; 0.667 ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.935      ;
; 0.687 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.954      ;
; 0.714 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 0.981      ;
; 0.813 ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.081      ;
; 0.817 ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.085      ;
; 0.817 ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.085      ;
; 0.819 ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; IIR:IIR_inst0|sample_in[11][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.087      ;
; 0.831 ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.099      ;
; 0.831 ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.099      ;
; 0.831 ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.099      ;
; 0.842 ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.110      ;
; 0.843 ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; IIR:IIR_inst0|sample_in[11][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.111      ;
; 0.846 ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; IIR:IIR_inst0|sample_in[11][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 1.113      ;
; 0.853 ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; IIR:IIR_inst0|sample_in[11][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.121      ;
; 0.853 ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.074      ; 1.122      ;
; 0.853 ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.121      ;
; 0.868 ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; IIR:IIR_inst0|sample_in[11][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.136      ;
; 0.873 ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; IIR:IIR_inst0|sample_in[11][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 1.140      ;
; 0.879 ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.147      ;
; 0.895 ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.163      ;
; 1.011 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 1.278      ;
; 1.025 ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 1.292      ;
; 1.030 ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.298      ;
; 1.037 ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.075      ; 1.307      ;
; 1.038 ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.073      ; 1.306      ;
; 1.047 ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.074      ; 1.316      ;
; 1.113 ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; IIR:IIR_inst0|sample_in[11][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 1.380      ;
; 1.235 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.191      ;
; 1.402 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 1.669      ;
; 1.457 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.413      ;
; 1.458 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.414      ;
; 1.462 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.418      ;
; 1.474 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.430      ;
; 1.476 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 1.743      ;
; 1.510 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.466      ;
; 1.935 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.891      ;
; 1.990 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.239     ; 1.946      ;
; 2.019 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.072      ; 2.286      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
; 2.853 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.002      ; 3.045      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.472 ; dac_clk_reg[0]                           ; dac_clk_reg[1]                           ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 0.740      ;
; 0.707 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.728 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[0] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 0.996      ;
; 1.026 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.295      ;
; 1.032 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.300      ;
; 1.077 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.345      ;
; 1.078 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.346      ;
; 1.078 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.346      ;
; 1.078 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.346      ;
; 1.093 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.000        ; 2.419      ; 3.977      ;
; 1.127 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.395      ;
; 1.130 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.398      ;
; 1.148 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.416      ;
; 1.153 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.421      ;
; 1.214 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.482      ;
; 1.220 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.488      ;
; 1.244 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.512      ;
; 1.275 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.543      ;
; 1.277 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; -0.500       ; 2.419      ; 3.661      ;
; 1.346 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.614      ;
; 1.346 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.614      ;
; 1.347 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.615      ;
; 1.371 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.639      ;
; 1.381 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.649      ;
; 1.383 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.651      ;
; 1.387 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.655      ;
; 1.390 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.658      ;
; 1.391 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.659      ;
; 1.393 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.661      ;
; 1.393 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.661      ;
; 1.399 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.667      ;
; 1.401 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.669      ;
; 1.405 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.673      ;
; 1.405 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.673      ;
; 1.407 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.675      ;
; 1.428 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; -0.500       ; 2.419      ; 3.812      ;
; 1.438 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.000        ; 2.419      ; 4.322      ;
; 1.491 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.759      ;
; 1.491 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.759      ;
; 1.493 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.761      ;
; 1.508 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.776      ;
; 1.513 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.781      ;
; 1.513 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.781      ;
; 1.514 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.782      ;
; 1.522 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.790      ;
; 1.523 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.791      ;
; 1.526 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.794      ;
; 1.535 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.803      ;
; 1.539 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.807      ;
; 1.539 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.807      ;
; 1.539 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.807      ;
; 1.540 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.808      ;
; 1.572 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.840      ;
; 1.572 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.840      ;
; 1.572 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.840      ;
; 1.572 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.840      ;
; 1.592 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.860      ;
; 1.592 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.860      ;
; 1.592 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.860      ;
; 1.611 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.879      ;
; 1.611 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.879      ;
; 1.611 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.879      ;
; 1.631 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.899      ;
; 1.635 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.903      ;
; 1.642 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.910      ;
; 1.643 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.911      ;
; 1.644 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.912      ;
; 1.653 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.921      ;
; 1.659 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.927      ;
; 1.666 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.934      ;
; 1.667 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.935      ;
; 1.667 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.935      ;
; 1.684 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.952      ;
; 1.684 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 1.952      ;
; 1.737 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.005      ;
; 1.756 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.024      ;
; 1.756 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.024      ;
; 1.777 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.045      ;
; 1.806 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.074      ;
; 2.542 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.810      ;
; 2.566 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.834      ;
; 2.660 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.928      ;
; 2.713 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 2.981      ;
; 2.808 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 3.076      ;
; 2.853 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 3.121      ;
; 2.906 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 3.174      ;
; 2.925 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 3.193      ;
; 2.947 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 3.215      ;
; 2.999 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.073      ; 3.267      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
; -1.114 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.239      ; 2.277      ;
+--------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
; 1.471 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.380      ; 2.041      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.093 ns




+------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; sys_clk                                 ; -0.796 ; -2.445        ;
; clock_divider:clock_divider_1|clk_50kHz ; -0.341 ; -3.815        ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; 0.136 ; 0.000         ;
; sys_clk                                 ; 0.195 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                           ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; 0.016 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                            ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_divider_1|clk_50kHz ; 0.695 ; 0.000         ;
+-----------------------------------------+-------+---------------+


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; sys_clk                                 ; -3.000 ; -16.832       ;
; clock_divider:clock_divider_1|clk_50kHz ; -1.000 ; -71.000       ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                         ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.796 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.746      ;
; -0.793 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.743      ;
; -0.787 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.737      ;
; -0.781 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.731      ;
; -0.715 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.665      ;
; -0.699 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.649      ;
; -0.655 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.605      ;
; -0.640 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.590      ;
; -0.601 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.551      ;
; -0.592 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.542      ;
; -0.443 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.500        ; 1.158      ; 2.183      ;
; -0.373 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.500        ; 1.158      ; 2.113      ;
; -0.274 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.224      ;
; -0.264 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.214      ;
; -0.259 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.209      ;
; -0.214 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.164      ;
; -0.206 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.156      ;
; -0.204 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.154      ;
; -0.196 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.146      ;
; -0.196 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.146      ;
; -0.193 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.143      ;
; -0.189 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.139      ;
; -0.149 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.099      ;
; -0.146 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.096      ;
; -0.136 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.086      ;
; -0.136 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.086      ;
; -0.128 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.078      ;
; -0.128 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.078      ;
; -0.126 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.076      ;
; -0.126 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.076      ;
; -0.123 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.073      ;
; -0.116 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.066      ;
; -0.116 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.066      ;
; -0.116 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.066      ;
; -0.116 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.066      ;
; -0.116 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.066      ;
; -0.100 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.050      ;
; -0.099 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.049      ;
; -0.094 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.044      ;
; -0.089 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.039      ;
; -0.089 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.039      ;
; -0.089 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.039      ;
; -0.085 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.035      ;
; -0.084 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.034      ;
; -0.079 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.029      ;
; -0.078 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.028      ;
; -0.064 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.014      ;
; -0.060 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.010      ;
; -0.058 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.008      ;
; -0.058 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.008      ;
; -0.058 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 1.008      ;
; -0.047 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.997      ;
; -0.038 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.988      ;
; -0.038 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.988      ;
; -0.038 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.988      ;
; -0.026 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.976      ;
; -0.015 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.965      ;
; -0.013 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.963      ;
; -0.006 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.956      ;
; -0.006 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.956      ;
; -0.006 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.956      ;
; -0.005 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.955      ;
; 0.009  ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.941      ;
; 0.009  ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.941      ;
; 0.010  ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.940      ;
; 0.011  ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.939      ;
; 0.011  ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.939      ;
; 0.041  ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.909      ;
; 0.044  ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.906      ;
; 0.054  ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.896      ;
; 0.058  ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.892      ;
; 0.084  ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.866      ;
; 0.084  ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.866      ;
; 0.084  ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.866      ;
; 0.085  ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.865      ;
; 0.106  ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.844      ;
; 0.110  ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.840      ;
; 0.122  ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.828      ;
; 0.125  ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.825      ;
; 0.135  ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.815      ;
; 0.135  ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.815      ;
; 0.136  ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.814      ;
; 0.189  ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.761      ;
; 0.191  ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.759      ;
; 0.193  ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.757      ;
; 0.222  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 1.000        ; 1.158      ; 2.018      ;
; 0.349  ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 1.000        ; 1.158      ; 1.891      ;
; 0.398  ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.552      ;
; 0.399  ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[0] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.551      ;
; 0.407  ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.543      ;
; 0.407  ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.543      ;
; 0.575  ; dac_clk_reg[0]                           ; dac_clk_reg[1]                           ; sys_clk                                 ; sys_clk     ; 1.000        ; -0.037     ; 0.375      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.048     ; 1.248      ;
; -0.280 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 1.230      ;
; -0.280 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 1.230      ;
; -0.251 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 1.036      ;
; -0.243 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 1.193      ;
; -0.243 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 1.193      ;
; -0.220 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 1.005      ;
; -0.056 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 1.006      ;
; -0.014 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.964      ;
; 0.027  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 0.758      ;
; 0.050  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 0.735      ;
; 0.055  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 0.730      ;
; 0.058  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 0.727      ;
; 0.058  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 0.727      ;
; 0.123  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.202     ; 0.662      ;
; 0.284  ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; IIR:IIR_inst0|sample_in[11][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.666      ;
; 0.314  ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.035     ; 0.638      ;
; 0.318  ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.035     ; 0.634      ;
; 0.318  ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.633      ;
; 0.322  ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.628      ;
; 0.322  ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.628      ;
; 0.359  ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.592      ;
; 0.364  ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; IIR:IIR_inst0|sample_in[11][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.587      ;
; 0.365  ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.586      ;
; 0.380  ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.571      ;
; 0.395  ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.556      ;
; 0.396  ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.554      ;
; 0.397  ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.554      ;
; 0.400  ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.551      ;
; 0.401  ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; IIR:IIR_inst0|sample_in[11][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.550      ;
; 0.401  ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.550      ;
; 0.401  ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.550      ;
; 0.408  ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.542      ;
; 0.410  ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; IIR:IIR_inst0|sample_in[11][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.540      ;
; 0.413  ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; IIR:IIR_inst0|sample_in[11][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.537      ;
; 0.425  ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; IIR:IIR_inst0|sample_in[11][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.526      ;
; 0.425  ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.526      ;
; 0.428  ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; IIR:IIR_inst0|sample_in[11][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.522      ;
; 0.475  ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.476      ;
; 0.482  ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.469      ;
; 0.483  ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.468      ;
; 0.483  ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.467      ;
; 0.486  ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.465      ;
; 0.489  ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.461      ;
; 0.490  ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.460      ;
; 0.490  ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.460      ;
; 0.491  ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.036     ; 0.460      ;
; 0.492  ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.458      ;
; 0.498  ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; IIR:IIR_inst0|sample_in[11][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.452      ;
; 0.498  ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.452      ;
; 0.499  ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.451      ;
; 0.500  ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.450      ;
; 0.527  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.137      ; 0.619      ;
; 0.529  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.139      ; 0.619      ;
; 0.552  ; IIR:IIR_inst0|sample_in[1][13]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.140      ; 0.597      ;
; 0.570  ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.380      ;
; 0.570  ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.380      ;
; 0.571  ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.379      ;
; 0.571  ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; -0.037     ; 0.379      ;
; 0.578  ; IIR:IIR_inst0|sample_in[1][14]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.149      ; 0.580      ;
; 0.579  ; IIR:IIR_inst0|sample_in[1][8]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.149      ; 0.579      ;
; 0.587  ; IIR:IIR_inst0|sample_in[1][12]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.147      ; 0.569      ;
; 0.594  ; IIR:IIR_inst0|sample_in[1][10]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.147      ; 0.562      ;
; 0.602  ; IIR:IIR_inst0|sample_in[1][9]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.147      ; 0.554      ;
; 0.603  ; IIR:IIR_inst0|sample_in[1][11]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.147      ; 0.553      ;
; 0.606  ; IIR:IIR_inst0|sample_in[1][15]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.147      ; 0.550      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                               ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.136 ; IIR:IIR_inst0|sample_in[1][11]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.228      ; 0.468      ;
; 0.139 ; IIR:IIR_inst0|sample_in[1][15]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.228      ; 0.471      ;
; 0.141 ; IIR:IIR_inst0|sample_in[1][9]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.228      ; 0.473      ;
; 0.147 ; IIR:IIR_inst0|sample_in[1][10]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; IIR:IIR_inst0|sample_in[1][12]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.228      ; 0.480      ;
; 0.152 ; IIR:IIR_inst0|sample_in[1][8]                                                                                                         ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.230      ; 0.486      ;
; 0.153 ; IIR:IIR_inst0|sample_in[1][14]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.230      ; 0.487      ;
; 0.179 ; IIR:IIR_inst0|sample_in[1][13]                                                                                                        ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.221      ; 0.504      ;
; 0.197 ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.221      ; 0.524      ;
; 0.200 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.219      ; 0.523      ;
; 0.207 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.328      ;
; 0.256 ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; IIR:IIR_inst0|sample_in[11][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.377      ;
; 0.260 ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.381      ;
; 0.264 ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; IIR:IIR_inst0|sample_in[7][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.386      ;
; 0.265 ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; IIR:IIR_inst0|sample_in[9][10]                                                                                                        ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.386      ;
; 0.270 ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.394      ;
; 0.275 ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.397      ;
; 0.275 ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.397      ;
; 0.277 ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; IIR:IIR_inst0|sample_in[10][15]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; IIR:IIR_inst0|sample_in[8][15]                                                                                                        ; IIR:IIR_inst0|sample_in[9][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.402      ;
; 0.294 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.415      ;
; 0.305 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.426      ;
; 0.334 ; IIR:IIR_inst0|sample_in[10][11]                                                                                                       ; IIR:IIR_inst0|sample_in[11][11]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.456      ;
; 0.336 ; IIR:IIR_inst0|sample_in[8][11]                                                                                                        ; IIR:IIR_inst0|sample_in[9][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.458      ;
; 0.337 ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.459      ;
; 0.338 ; IIR:IIR_inst0|sample_in[10][10]                                                                                                       ; IIR:IIR_inst0|sample_in[11][10]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.460      ;
; 0.338 ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; IIR:IIR_inst0|sample_in[7][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.460      ;
; 0.339 ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; IIR:IIR_inst0|sample_in[11][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.460      ;
; 0.343 ; IIR:IIR_inst0|sample_in[7][9]                                                                                                         ; IIR:IIR_inst0|sample_in[8][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.465      ;
; 0.344 ; IIR:IIR_inst0|sample_in[8][13]                                                                                                        ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.467      ;
; 0.349 ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; IIR:IIR_inst0|sample_in[11][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; IIR:IIR_inst0|sample_in[10][8]                                                                                                        ; IIR:IIR_inst0|sample_in[11][8]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.471      ;
; 0.352 ; IIR:IIR_inst0|sample_in[9][9]                                                                                                         ; IIR:IIR_inst0|sample_in[10][9]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.473      ;
; 0.360 ; IIR:IIR_inst0|sample_in[7][10]                                                                                                        ; IIR:IIR_inst0|sample_in[8][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.482      ;
; 0.363 ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; IIR:IIR_inst0|sample_in[7][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.485      ;
; 0.374 ; IIR:IIR_inst0|sample_in[10][12]                                                                                                       ; IIR:IIR_inst0|sample_in[11][12]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.496      ;
; 0.378 ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; IIR:IIR_inst0|sample_in[7][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.500      ;
; 0.381 ; IIR:IIR_inst0|sample_in[8][8]                                                                                                         ; IIR:IIR_inst0|sample_in[9][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.503      ;
; 0.433 ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; IIR:IIR_inst0|sample_in[9][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.554      ;
; 0.435 ; IIR:IIR_inst0|sample_in[8][12]                                                                                                        ; IIR:IIR_inst0|sample_in[9][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.556      ;
; 0.439 ; IIR:IIR_inst0|sample_in[9][13]                                                                                                        ; IIR:IIR_inst0|sample_in[10][13]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.038      ; 0.561      ;
; 0.440 ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; IIR:IIR_inst0|sample_in[7][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; IIR:IIR_inst0|sample_in[7][14]                                                                                                        ; IIR:IIR_inst0|sample_in[8][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.039      ; 0.563      ;
; 0.442 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.563      ;
; 0.469 ; IIR:IIR_inst0|sample_in[10][14]                                                                                                       ; IIR:IIR_inst0|sample_in[11][14]                                                                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.590      ;
; 0.603 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.724      ;
; 0.621 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; IIR:IIR_inst0|sample_in[6][15]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.584      ;
; 0.684 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                       ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 0.805      ;
; 0.693 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; IIR:IIR_inst0|sample_in[6][13]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.656      ;
; 0.694 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; IIR:IIR_inst0|sample_in[6][8]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.657      ;
; 0.696 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; IIR:IIR_inst0|sample_in[6][10]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.659      ;
; 0.699 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; IIR:IIR_inst0|sample_in[6][11]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.662      ;
; 0.711 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; IIR:IIR_inst0|sample_in[6][12]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.674      ;
; 0.885 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                           ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.037      ; 1.006      ;
; 0.931 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; IIR:IIR_inst0|sample_in[6][14]                                                                                                        ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.894      ;
; 0.952 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; IIR:IIR_inst0|sample_in[6][9]                                                                                                         ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; -0.121     ; 0.915      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0                    ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.011      ; 1.169      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.195 ; dac_clk_reg[0]                           ; dac_clk_reg[1]                           ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.316      ;
; 0.303 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.314 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[0] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.435      ;
; 0.391 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.000        ; 1.203      ; 1.813      ;
; 0.393 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; 0.000        ; 1.203      ; 1.815      ;
; 0.459 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.580      ;
; 0.462 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[1] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.585      ;
; 0.467 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.588      ;
; 0.517 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.643      ;
; 0.529 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[3] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.653      ;
; 0.583 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.704      ;
; 0.594 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.719      ;
; 0.603 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.724      ;
; 0.605 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.726      ;
; 0.607 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.728      ;
; 0.608 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.729      ;
; 0.608 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.729      ;
; 0.611 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.732      ;
; 0.619 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.740      ;
; 0.619 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.740      ;
; 0.621 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.742      ;
; 0.621 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.742      ;
; 0.623 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.744      ;
; 0.649 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.770      ;
; 0.662 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.783      ;
; 0.665 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.786      ;
; 0.666 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.787      ;
; 0.674 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.795      ;
; 0.674 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.795      ;
; 0.674 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.795      ;
; 0.678 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.799      ;
; 0.679 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.800      ;
; 0.680 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.801      ;
; 0.680 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.801      ;
; 0.680 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.801      ;
; 0.686 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.807      ;
; 0.686 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.807      ;
; 0.687 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.808      ;
; 0.689 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.810      ;
; 0.702 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.823      ;
; 0.703 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.824      ;
; 0.703 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.824      ;
; 0.715 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.836      ;
; 0.726 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.847      ;
; 0.726 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[4] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.847      ;
; 0.726 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.847      ;
; 0.727 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[9] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.848      ;
; 0.728 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.849      ;
; 0.742 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.863      ;
; 0.744 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[6] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.865      ;
; 0.746 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.867      ;
; 0.753 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[8] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.874      ;
; 0.758 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.879      ;
; 0.770 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.891      ;
; 0.770 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.891      ;
; 0.773 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.894      ;
; 0.774 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|counter[5] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.895      ;
; 0.809 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|counter[2] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.930      ;
; 0.810 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|counter[7] ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 0.931      ;
; 1.031 ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz  ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; -0.500       ; 1.203      ; 1.953      ;
; 1.099 ; clock_divider:clock_divider_1|clk_50kHz  ; dac_clk_reg[0]                           ; clock_divider:clock_divider_1|clk_50kHz ; sys_clk     ; -0.500       ; 1.203      ; 2.021      ;
; 1.164 ; clock_divider:clock_divider_1|counter[1] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.285      ;
; 1.180 ; clock_divider:clock_divider_1|counter[0] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.301      ;
; 1.205 ; clock_divider:clock_divider_1|counter[6] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.326      ;
; 1.253 ; clock_divider:clock_divider_1|counter[5] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.374      ;
; 1.255 ; clock_divider:clock_divider_1|counter[3] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.376      ;
; 1.297 ; clock_divider:clock_divider_1|counter[7] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.418      ;
; 1.312 ; clock_divider:clock_divider_1|counter[9] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.433      ;
; 1.313 ; clock_divider:clock_divider_1|counter[8] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.434      ;
; 1.336 ; clock_divider:clock_divider_1|counter[4] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.457      ;
; 1.394 ; clock_divider:clock_divider_1|counter[2] ; clock_divider:clock_divider_1|clk_50kHz  ; sys_clk                                 ; sys_clk     ; 0.000        ; 0.037      ; 1.515      ;
+-------+------------------------------------------+------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
; 0.016 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 1.000        ; 0.121      ; 1.060      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_divider:clock_divider_1|clk_50kHz'                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
; 0.695 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|dffe4 ; IIR:IIR_inst0|altshift_taps:sample_in_rtl_0|shift_taps_0jm:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7 ; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 0.000        ; 0.202      ; 0.987      ;
+-------+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.552 ns




+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                         ; -3.100  ; 0.136 ; -1.286   ; 0.695   ; -3.201              ;
;  clock_divider:clock_divider_1|clk_50kHz ; -2.649  ; 0.136 ; -1.286   ; 0.695   ; -3.201              ;
;  sys_clk                                 ; -3.100  ; 0.195 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                          ; -67.69  ; 0.0   ; -10.288  ; 0.0     ; -146.762            ;
;  clock_divider:clock_divider_1|clk_50kHz ; -49.125 ; 0.000 ; -10.288  ; 0.000   ; -124.431            ;
;  sys_clk                                 ; -18.565 ; 0.000 ; N/A      ; N/A     ; -22.331             ;
+------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out_8bit[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_8bit[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_8bit[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_8bit[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_8bit[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_8bit[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_8bit[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out_8bit[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_clk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_8bit_in[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out_8bit[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out_8bit[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; data_out_8bit[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out_8bit[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out_8bit[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out_8bit[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 76       ; 0        ; 0        ; 0        ;
; clock_divider:clock_divider_1|clk_50kHz ; sys_clk                                 ; 2        ; 2        ; 0        ; 0        ;
; sys_clk                                 ; sys_clk                                 ; 126      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 76       ; 0        ; 0        ; 0        ;
; clock_divider:clock_divider_1|clk_50kHz ; sys_clk                                 ; 2        ; 2        ; 0        ; 0        ;
; sys_clk                                 ; sys_clk                                 ; 126      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                            ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 8        ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                             ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; 8        ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 80    ; 80   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 365   ; 365  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                   ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; Target                                  ; Clock                                   ; Type ; Status      ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; clock_divider:clock_divider_1|clk_50kHz ; clock_divider:clock_divider_1|clk_50kHz ; Base ; Constrained ;
; sys_clk                                 ; sys_clk                                 ; Base ; Constrained ;
+-----------------------------------------+-----------------------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; data_8bit_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; adc_clk          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clk          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; data_8bit_in[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_8bit_in[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; adc_clk          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dac_clk          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out_8bit[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue May  9 12:47:58 2023
Info: Command: quartus_sta IIR -c IIR
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IIR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:clock_divider_1|clk_50kHz clock_divider:clock_divider_1|clk_50kHz
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.100             -18.565 sys_clk 
    Info (332119):    -2.649             -49.125 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 clock_divider:clock_divider_1|clk_50kHz 
    Info (332119):     0.503               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -1.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.286             -10.288 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case removal slack is 1.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.617               0.000 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -124.431 clock_divider:clock_divider_1|clk_50kHz 
    Info (332119):    -3.000             -22.331 sys_clk 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.037 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.864             -16.181 sys_clk 
    Info (332119):    -2.312             -40.974 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.389               0.000 clock_divider:clock_divider_1|clk_50kHz 
    Info (332119):     0.472               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -1.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.114              -8.912 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case removal slack is 1.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.471               0.000 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -124.431 clock_divider:clock_divider_1|clk_50kHz 
    Info (332119):    -3.000             -22.331 sys_clk 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.093 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.796              -2.445 sys_clk 
    Info (332119):    -0.341              -3.815 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 clock_divider:clock_divider_1|clk_50kHz 
    Info (332119):     0.195               0.000 sys_clk 
Info (332146): Worst-case recovery slack is 0.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.016               0.000 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case removal slack is 0.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.695               0.000 clock_divider:clock_divider_1|clk_50kHz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -16.832 sys_clk 
    Info (332119):    -1.000             -71.000 clock_divider:clock_divider_1|clk_50kHz 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.552 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Tue May  9 12:47:59 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


