
PolymathSlave_STM32L476.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007878  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  08007a08  08007a08  00017a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ef8  08007ef8  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08007ef8  08007ef8  00017ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f00  08007f00  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f00  08007f00  00017f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f04  08007f04  00017f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08007f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012cc  20000080  08007f88  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000134c  08007f88  0002134c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e83c  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b0a  00000000  00000000  0003e8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001790  00000000  00000000  000423f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001670  00000000  00000000  00043b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029f3c  00000000  00000000  000451f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a873  00000000  00000000  0006f134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffab4  00000000  00000000  000899a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018945b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000630c  00000000  00000000  001894b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080079f0 	.word	0x080079f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	080079f0 	.word	0x080079f0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_ldivmod>:
 80001e0:	b97b      	cbnz	r3, 8000202 <__aeabi_ldivmod+0x22>
 80001e2:	b972      	cbnz	r2, 8000202 <__aeabi_ldivmod+0x22>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bfbe      	ittt	lt
 80001e8:	2000      	movlt	r0, #0
 80001ea:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80001ee:	e006      	blt.n	80001fe <__aeabi_ldivmod+0x1e>
 80001f0:	bf08      	it	eq
 80001f2:	2800      	cmpeq	r0, #0
 80001f4:	bf1c      	itt	ne
 80001f6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80001fa:	f04f 30ff 	movne.w	r0, #4294967295
 80001fe:	f000 b9b9 	b.w	8000574 <__aeabi_idiv0>
 8000202:	f1ad 0c08 	sub.w	ip, sp, #8
 8000206:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020a:	2900      	cmp	r1, #0
 800020c:	db09      	blt.n	8000222 <__aeabi_ldivmod+0x42>
 800020e:	2b00      	cmp	r3, #0
 8000210:	db1a      	blt.n	8000248 <__aeabi_ldivmod+0x68>
 8000212:	f000 f84d 	bl	80002b0 <__udivmoddi4>
 8000216:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021e:	b004      	add	sp, #16
 8000220:	4770      	bx	lr
 8000222:	4240      	negs	r0, r0
 8000224:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000228:	2b00      	cmp	r3, #0
 800022a:	db1b      	blt.n	8000264 <__aeabi_ldivmod+0x84>
 800022c:	f000 f840 	bl	80002b0 <__udivmoddi4>
 8000230:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000234:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000238:	b004      	add	sp, #16
 800023a:	4240      	negs	r0, r0
 800023c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000240:	4252      	negs	r2, r2
 8000242:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000246:	4770      	bx	lr
 8000248:	4252      	negs	r2, r2
 800024a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800024e:	f000 f82f 	bl	80002b0 <__udivmoddi4>
 8000252:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000256:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025a:	b004      	add	sp, #16
 800025c:	4240      	negs	r0, r0
 800025e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000262:	4770      	bx	lr
 8000264:	4252      	negs	r2, r2
 8000266:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026a:	f000 f821 	bl	80002b0 <__udivmoddi4>
 800026e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000272:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000276:	b004      	add	sp, #16
 8000278:	4252      	negs	r2, r2
 800027a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <user_delay_ms>:
// --------------------------------------------------------------------------------------------------------------------

#include <FreeRTOS.h>
#include <task.h>
void user_delay_ms(uint32_t period)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	HAL_Delay(period);
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f002 fcf9 	bl	8002f78 <HAL_Delay>
	//vTaskDelay(pdMS_TO_TICKS(period));
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
	...

08000590 <user_i2c_read>:
// --------------------------------------------------------------------------------------------------------------------
// I2C interface function -
// I2C1 -> read & write
// --------------------------------------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af02      	add	r7, sp, #8
 8000596:	603a      	str	r2, [r7, #0]
 8000598:	461a      	mov	r2, r3
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]
 800059e:	460b      	mov	r3, r1
 80005a0:	71bb      	strb	r3, [r7, #6]
 80005a2:	4613      	mov	r3, r2
 80005a4:	80bb      	strh	r3, [r7, #4]
	uint8_t receive_device_address =  (dev_id << 1) | 1;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	b25b      	sxtb	r3, r3
 80005ac:	f043 0301 	orr.w	r3, r3, #1
 80005b0:	b25b      	sxtb	r3, r3
 80005b2:	73fb      	strb	r3, [r7, #15]

	uint8_t transmit_device_address =  (dev_id << 1);
 80005b4:	79fb      	ldrb	r3, [r7, #7]
 80005b6:	005b      	lsls	r3, r3, #1
 80005b8:	73bb      	strb	r3, [r7, #14]

	if ((HAL_I2C_Master_Transmit(&hi2c1, transmit_device_address, &reg_addr, 1, 100) == HAL_OK))
 80005ba:	7bbb      	ldrb	r3, [r7, #14]
 80005bc:	b299      	uxth	r1, r3
 80005be:	1dba      	adds	r2, r7, #6
 80005c0:	2364      	movs	r3, #100	; 0x64
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	2301      	movs	r3, #1
 80005c6:	480c      	ldr	r0, [pc, #48]	; (80005f8 <user_i2c_read+0x68>)
 80005c8:	f003 f848 	bl	800365c <HAL_I2C_Master_Transmit>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d10d      	bne.n	80005ee <user_i2c_read+0x5e>
	{
		if (HAL_I2C_Master_Receive(&hi2c1, receive_device_address, reg_data, len, 100) == HAL_OK)
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	b299      	uxth	r1, r3
 80005d6:	88bb      	ldrh	r3, [r7, #4]
 80005d8:	2264      	movs	r2, #100	; 0x64
 80005da:	9200      	str	r2, [sp, #0]
 80005dc:	683a      	ldr	r2, [r7, #0]
 80005de:	4806      	ldr	r0, [pc, #24]	; (80005f8 <user_i2c_read+0x68>)
 80005e0:	f003 f930 	bl	8003844 <HAL_I2C_Master_Receive>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d101      	bne.n	80005ee <user_i2c_read+0x5e>
		{
			return 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	e000      	b.n	80005f0 <user_i2c_read+0x60>
		}
	}

	return 1;
 80005ee:	2301      	movs	r3, #1
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	200011a8 	.word	0x200011a8

080005fc <user_i2c_write>:

uint8_t buffer[256];
int8_t user_i2c_write(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af02      	add	r7, sp, #8
 8000602:	603a      	str	r2, [r7, #0]
 8000604:	461a      	mov	r2, r3
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
 800060a:	460b      	mov	r3, r1
 800060c:	71bb      	strb	r3, [r7, #6]
 800060e:	4613      	mov	r3, r2
 8000610:	80bb      	strh	r3, [r7, #4]
	uint8_t transmit_device_address =  (dev_id << 1);
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	73fb      	strb	r3, [r7, #15]
			return 0;
		}
	}
#endif

	buffer[0] = reg_addr;
 8000618:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <user_i2c_write+0x58>)
 800061a:	79bb      	ldrb	r3, [r7, #6]
 800061c:	7013      	strb	r3, [r2, #0]
	(void)memcpy(&buffer[1], reg_data, len);
 800061e:	88bb      	ldrh	r3, [r7, #4]
 8000620:	461a      	mov	r2, r3
 8000622:	6839      	ldr	r1, [r7, #0]
 8000624:	480c      	ldr	r0, [pc, #48]	; (8000658 <user_i2c_write+0x5c>)
 8000626:	f007 f9cd 	bl	80079c4 <memcpy>
	if (HAL_I2C_Master_Transmit(&hi2c1, transmit_device_address, buffer, len + 1, 100) == HAL_OK)
 800062a:	7bfb      	ldrb	r3, [r7, #15]
 800062c:	b299      	uxth	r1, r3
 800062e:	88bb      	ldrh	r3, [r7, #4]
 8000630:	3301      	adds	r3, #1
 8000632:	b29b      	uxth	r3, r3
 8000634:	2264      	movs	r2, #100	; 0x64
 8000636:	9200      	str	r2, [sp, #0]
 8000638:	4a06      	ldr	r2, [pc, #24]	; (8000654 <user_i2c_write+0x58>)
 800063a:	4808      	ldr	r0, [pc, #32]	; (800065c <user_i2c_write+0x60>)
 800063c:	f003 f80e 	bl	800365c <HAL_I2C_Master_Transmit>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d101      	bne.n	800064a <user_i2c_write+0x4e>
	{
		return 0;
 8000646:	2300      	movs	r3, #0
 8000648:	e000      	b.n	800064c <user_i2c_write+0x50>
	}

	return 1;
 800064a:	2301      	movs	r3, #1
};
 800064c:	4618      	mov	r0, r3
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	200010a4 	.word	0x200010a4
 8000658:	200010a5 	.word	0x200010a5
 800065c:	200011a8 	.word	0x200011a8

08000660 <bme680_initialize>:
// --------------------------------------------------------------------------------------------------------------------
// If result equals 0 then the initialization was successful
// Otherwise a negative integer is returned
// --------------------------------------------------------------------------------------------------------------------

int8_t bme680_initialize(bme_params * params){
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]

	int8_t result = BME680_E_COM_FAIL;
 8000668:	23fe      	movs	r3, #254	; 0xfe
 800066a:	73fb      	strb	r3, [r7, #15]
	result = bme680_init(&(params->dev));
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4618      	mov	r0, r3
 8000670:	f000 f8ba 	bl	80007e8 <bme680_init>
 8000674:	4603      	mov	r3, r0
 8000676:	73fb      	strb	r3, [r7, #15]

	if (result == BME680_OK)
 8000678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d114      	bne.n	80006aa <bme680_initialize+0x4a>
	{
		result = bme680_set_sensor_settings(params->settings,&(params->dev));
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8000686:	b29b      	uxth	r3, r3
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	4611      	mov	r1, r2
 800068c:	4618      	mov	r0, r3
 800068e:	f000 f9eb 	bl	8000a68 <bme680_set_sensor_settings>
 8000692:	4603      	mov	r3, r0
 8000694:	73fb      	strb	r3, [r7, #15]
		if (result == BME680_OK)
 8000696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d105      	bne.n	80006aa <bme680_initialize+0x4a>
		{
			result = bme680_set_sensor_mode(&(params->dev));
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f000 fbb3 	bl	8000e0c <bme680_set_sensor_mode>
 80006a6:	4603      	mov	r3, r0
 80006a8:	73fb      	strb	r3, [r7, #15]
		}
	}
	return result;
 80006aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <UpdateSensorData>:
// --------------------------------------------------------------------------------------------------------------------
//
// Gets new data for the sensor by updating the struct bme_data_field
// --------------------------------------------------------------------------------------------------------------------

 int UpdateSensorData(int slot, sensorParamsPtr params){
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	6039      	str	r1, [r7, #0]

	 uint16_t meas_period;
	 int8_t result = BME680_E_COM_FAIL;
 80006c2:	23fe      	movs	r3, #254	; 0xfe
 80006c4:	73fb      	strb	r3, [r7, #15]

	 //result = bme680_set_sensor_settings(bme_init_array[slot].settings,&(bme_init_array[slot].dev));
	 //if (result == BME680_OK)
	 {
		 bme680_get_profile_dur(&meas_period, &(bme_init_array[slot].dev));
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	225c      	movs	r2, #92	; 0x5c
 80006ca:	fb02 f303 	mul.w	r3, r2, r3
 80006ce:	4a16      	ldr	r2, [pc, #88]	; (8000728 <UpdateSensorData+0x70>)
 80006d0:	441a      	add	r2, r3
 80006d2:	f107 030c 	add.w	r3, r7, #12
 80006d6:	4611      	mov	r1, r2
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 fbfb 	bl	8000ed4 <bme680_get_profile_dur>
		 user_delay_ms(meas_period);
 80006de:	89bb      	ldrh	r3, [r7, #12]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff ff49 	bl	8000578 <user_delay_ms>

		 //if (result == BME680_OK)
		 {
			 result = bme680_get_sensor_data(&data,&(bme_init_array[slot].dev));
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	225c      	movs	r2, #92	; 0x5c
 80006ea:	fb02 f303 	mul.w	r3, r2, r3
 80006ee:	4a0e      	ldr	r2, [pc, #56]	; (8000728 <UpdateSensorData+0x70>)
 80006f0:	4413      	add	r3, r2
 80006f2:	4619      	mov	r1, r3
 80006f4:	480d      	ldr	r0, [pc, #52]	; (800072c <UpdateSensorData+0x74>)
 80006f6:	f000 fc53 	bl	8000fa0 <bme680_get_sensor_data>
 80006fa:	4603      	mov	r3, r0
 80006fc:	73fb      	strb	r3, [r7, #15]

			 if (result == BME680_OK)
 80006fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d10a      	bne.n	800071c <UpdateSensorData+0x64>
			 {
				 result = bme680_set_sensor_mode(&(bme_init_array[slot].dev));
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	225c      	movs	r2, #92	; 0x5c
 800070a:	fb02 f303 	mul.w	r3, r2, r3
 800070e:	4a06      	ldr	r2, [pc, #24]	; (8000728 <UpdateSensorData+0x70>)
 8000710:	4413      	add	r3, r2
 8000712:	4618      	mov	r0, r3
 8000714:	f000 fb7a 	bl	8000e0c <bme680_set_sensor_mode>
 8000718:	4603      	mov	r3, r0
 800071a:	73fb      	strb	r3, [r7, #15]
			 }
		 }
	 }
	 return result;
 800071c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 }
 8000720:	4618      	mov	r0, r3
 8000722:	3710      	adds	r7, #16
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000000 	.word	0x20000000
 800072c:	2000009c 	.word	0x2000009c

08000730 <getSensorReading_temperature>:
 // --------------------------------------------------------------------------------------------------------------------
 //
 // returns the temperature - to check the floating point enable
 // --------------------------------------------------------------------------------------------------------------------
 int getSensorReading_temperature (int32_t * resultPtr, int slot,sensorParamsPtr params)
 {
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
	 int8_t result = SENSOR_FAILURE;
 800073c:	2301      	movs	r3, #1
 800073e:	75fb      	strb	r3, [r7, #23]
	 if (BME680_OK == UpdateSensorData(slot,params))
 8000740:	6879      	ldr	r1, [r7, #4]
 8000742:	68b8      	ldr	r0, [r7, #8]
 8000744:	f7ff ffb8 	bl	80006b8 <UpdateSensorData>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d107      	bne.n	800075e <getSensorReading_temperature+0x2e>
	 {
		 *resultPtr = data.temperature;
 800074e:	4b07      	ldr	r3, [pc, #28]	; (800076c <getSensorReading_temperature+0x3c>)
 8000750:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000754:	461a      	mov	r2, r3
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	601a      	str	r2, [r3, #0]
		 result = SENSOR_SUCCESS;
 800075a:	2300      	movs	r3, #0
 800075c:	75fb      	strb	r3, [r7, #23]
	 }

	 return result;
 800075e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 }
 8000762:	4618      	mov	r0, r3
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	2000009c 	.word	0x2000009c

08000770 <getSensorReading_gas_resistance>:
 // --------------------------------------------------------------------------------------------------------------------
 //
 // returns the gas-resistance - to check the floating point enable
 // --------------------------------------------------------------------------------------------------------------------
 int getSensorReading_gas_resistance (int32_t * resultPtr, int slot,sensorParamsPtr params)
 {
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
	 int8_t result = SENSOR_FAILURE;
 800077c:	2301      	movs	r3, #1
 800077e:	75fb      	strb	r3, [r7, #23]
	 if (BME680_OK == UpdateSensorData(slot,params))
 8000780:	6879      	ldr	r1, [r7, #4]
 8000782:	68b8      	ldr	r0, [r7, #8]
 8000784:	f7ff ff98 	bl	80006b8 <UpdateSensorData>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d106      	bne.n	800079c <getSensorReading_gas_resistance+0x2c>
	 {
		 *resultPtr = data.gas_resistance;
 800078e:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <getSensorReading_gas_resistance+0x38>)
 8000790:	691b      	ldr	r3, [r3, #16]
 8000792:	461a      	mov	r2, r3
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	601a      	str	r2, [r3, #0]
	 	 result = SENSOR_SUCCESS;
 8000798:	2300      	movs	r3, #0
 800079a:	75fb      	strb	r3, [r7, #23]
	 }

	 return result;
 800079c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 }
 80007a0:	4618      	mov	r0, r3
 80007a2:	3718      	adds	r7, #24
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	2000009c 	.word	0x2000009c

080007ac <getSensorReading_humidity>:
 // --------------------------------------------------------------------------------------------------------------------
 //
 // returns the humidity - to check the floating point enable
 // --------------------------------------------------------------------------------------------------------------------
 int getSensorReading_humidity(int32_t * resultPtr, int slot,sensorParamsPtr params)
 {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b086      	sub	sp, #24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
	 int result = SENSOR_FAILURE;
 80007b8:	2301      	movs	r3, #1
 80007ba:	617b      	str	r3, [r7, #20]
	 if (BME680_OK == UpdateSensorData(slot,params))
 80007bc:	6879      	ldr	r1, [r7, #4]
 80007be:	68b8      	ldr	r0, [r7, #8]
 80007c0:	f7ff ff7a 	bl	80006b8 <UpdateSensorData>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d106      	bne.n	80007d8 <getSensorReading_humidity+0x2c>
	 {
		 *resultPtr = data.humidity;
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <getSensorReading_humidity+0x38>)
 80007cc:	68db      	ldr	r3, [r3, #12]
 80007ce:	461a      	mov	r2, r3
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	601a      	str	r2, [r3, #0]
	 	 result = SENSOR_SUCCESS;
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
	 }
	 return result;
 80007d8:	697b      	ldr	r3, [r7, #20]
 }
 80007da:	4618      	mov	r0, r3
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000009c 	.word	0x2000009c

080007e8 <bme680_init>:
/*!
 *@brief This API is the entry point.
 *It reads the chip-id and calibration data from the sensor.
 */
int8_t bme680_init(struct bme680_dev *dev)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f001 fa31 	bl	8001c58 <null_ptr_check>
 80007f6:	4603      	mov	r3, r0
 80007f8:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 80007fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d120      	bne.n	8000844 <bme680_init+0x5c>
		/* Soft reset to restore it to default values*/
		rslt = bme680_soft_reset(dev);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f000 f8f1 	bl	80009ea <bme680_soft_reset>
 8000808:	4603      	mov	r3, r0
 800080a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME680_OK) {
 800080c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d117      	bne.n	8000844 <bme680_init+0x5c>
			rslt = bme680_get_regs(BME680_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 8000814:	6879      	ldr	r1, [r7, #4]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2201      	movs	r2, #1
 800081a:	20d0      	movs	r0, #208	; 0xd0
 800081c:	f000 f818 	bl	8000850 <bme680_get_regs>
 8000820:	4603      	mov	r3, r0
 8000822:	73fb      	strb	r3, [r7, #15]
			if (rslt == BME680_OK) {
 8000824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d10b      	bne.n	8000844 <bme680_init+0x5c>
				if (dev->chip_id == BME680_CHIP_ID) {
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b61      	cmp	r3, #97	; 0x61
 8000832:	d105      	bne.n	8000840 <bme680_init+0x58>
					/* Get the Calibration data */
					rslt = get_calib_data(dev);
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f000 fbdf 	bl	8000ff8 <get_calib_data>
 800083a:	4603      	mov	r3, r0
 800083c:	73fb      	strb	r3, [r7, #15]
 800083e:	e001      	b.n	8000844 <bme680_init+0x5c>
				} else {
					rslt = BME680_E_DEV_NOT_FOUND;
 8000840:	23fd      	movs	r3, #253	; 0xfd
 8000842:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 8000844:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <bme680_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme680_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme680_dev *dev)
{
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b087      	sub	sp, #28
 8000854:	af00      	add	r7, sp, #0
 8000856:	60b9      	str	r1, [r7, #8]
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	4603      	mov	r3, r0
 800085c:	73fb      	strb	r3, [r7, #15]
 800085e:	4613      	mov	r3, r2
 8000860:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f001 f9f8 	bl	8001c58 <null_ptr_check>
 8000868:	4603      	mov	r3, r0
 800086a:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME680_OK) {
 800086c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d126      	bne.n	80008c2 <bme680_get_regs+0x72>
		if (dev->intf == BME680_SPI_INTF) {
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	789b      	ldrb	r3, [r3, #2]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d10e      	bne.n	800089a <bme680_get_regs+0x4a>
			/* Set the memory page */
			rslt = set_mem_page(reg_addr, dev);
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	6879      	ldr	r1, [r7, #4]
 8000880:	4618      	mov	r0, r3
 8000882:	f001 f91a 	bl	8001aba <set_mem_page>
 8000886:	4603      	mov	r3, r0
 8000888:	75fb      	strb	r3, [r7, #23]
			if (rslt == BME680_OK)
 800088a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d103      	bne.n	800089a <bme680_get_regs+0x4a>
				reg_addr = reg_addr | BME680_SPI_RD_MSK;
 8000892:	7bfb      	ldrb	r3, [r7, #15]
 8000894:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000898:	73fb      	strb	r3, [r7, #15]
		}
		dev->com_rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	7858      	ldrb	r0, [r3, #1]
 80008a2:	89bb      	ldrh	r3, [r7, #12]
 80008a4:	7bf9      	ldrb	r1, [r7, #15]
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	47a0      	blx	r4
 80008aa:	4603      	mov	r3, r0
 80008ac:	461a      	mov	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (dev->com_rslt != 0)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <bme680_get_regs+0x72>
			rslt = BME680_E_COM_FAIL;
 80008be:	23fe      	movs	r3, #254	; 0xfe
 80008c0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80008c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	371c      	adds	r7, #28
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd90      	pop	{r4, r7, pc}

080008ce <bme680_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme680_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme680_dev *dev)
{
 80008ce:	b5b0      	push	{r4, r5, r7, lr}
 80008d0:	b090      	sub	sp, #64	; 0x40
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	60f8      	str	r0, [r7, #12]
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	603b      	str	r3, [r7, #0]
 80008da:	4613      	mov	r3, r2
 80008dc:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	/* Length of the temporary buffer is 2*(length of register)*/
	uint8_t tmp_buff[BME680_TMP_BUFFER_LENGTH] = { 0 };
 80008de:	2300      	movs	r3, #0
 80008e0:	617b      	str	r3, [r7, #20]
 80008e2:	f107 0318 	add.w	r3, r7, #24
 80008e6:	2224      	movs	r2, #36	; 0x24
 80008e8:	2100      	movs	r1, #0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f007 f878 	bl	80079e0 <memset>
	uint16_t index;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80008f0:	6838      	ldr	r0, [r7, #0]
 80008f2:	f001 f9b1 	bl	8001c58 <null_ptr_check>
 80008f6:	4603      	mov	r3, r0
 80008f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (rslt == BME680_OK) {
 80008fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8000900:	2b00      	cmp	r3, #0
 8000902:	d16c      	bne.n	80009de <bme680_set_regs+0x110>
		if ((len > 0) && (len < BME680_TMP_BUFFER_LENGTH / 2)) {
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d064      	beq.n	80009d4 <bme680_set_regs+0x106>
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b13      	cmp	r3, #19
 800090e:	d861      	bhi.n	80009d4 <bme680_set_regs+0x106>
			/* Interleave the 2 arrays */
			for (index = 0; index < len; index++) {
 8000910:	2300      	movs	r3, #0
 8000912:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8000914:	e037      	b.n	8000986 <bme680_set_regs+0xb8>
				if (dev->intf == BME680_SPI_INTF) {
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	789b      	ldrb	r3, [r3, #2]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d119      	bne.n	8000952 <bme680_set_regs+0x84>
					/* Set the memory page */
					rslt = set_mem_page(reg_addr[index], dev);
 800091e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000920:	68fa      	ldr	r2, [r7, #12]
 8000922:	4413      	add	r3, r2
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	6839      	ldr	r1, [r7, #0]
 8000928:	4618      	mov	r0, r3
 800092a:	f001 f8c6 	bl	8001aba <set_mem_page>
 800092e:	4603      	mov	r3, r0
 8000930:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					tmp_buff[(2 * index)] = reg_addr[index] & BME680_SPI_WR_MSK;
 8000934:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000936:	68fa      	ldr	r2, [r7, #12]
 8000938:	4413      	add	r3, r2
 800093a:	781a      	ldrb	r2, [r3, #0]
 800093c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800093e:	005b      	lsls	r3, r3, #1
 8000940:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000944:	b2d2      	uxtb	r2, r2
 8000946:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800094a:	440b      	add	r3, r1
 800094c:	f803 2c2c 	strb.w	r2, [r3, #-44]
 8000950:	e00a      	b.n	8000968 <bme680_set_regs+0x9a>
				} else {
					tmp_buff[(2 * index)] = reg_addr[index];
 8000952:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	441a      	add	r2, r3
 8000958:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	7812      	ldrb	r2, [r2, #0]
 800095e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000962:	440b      	add	r3, r1
 8000964:	f803 2c2c 	strb.w	r2, [r3, #-44]
				}
				tmp_buff[(2 * index) + 1] = reg_data[index];
 8000968:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800096a:	68ba      	ldr	r2, [r7, #8]
 800096c:	441a      	add	r2, r3
 800096e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	3301      	adds	r3, #1
 8000974:	7812      	ldrb	r2, [r2, #0]
 8000976:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800097a:	440b      	add	r3, r1
 800097c:	f803 2c2c 	strb.w	r2, [r3, #-44]
			for (index = 0; index < len; index++) {
 8000980:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000982:	3301      	adds	r3, #1
 8000984:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	b29b      	uxth	r3, r3
 800098a:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800098c:	429a      	cmp	r2, r3
 800098e:	d3c2      	bcc.n	8000916 <bme680_set_regs+0x48>
			}
			/* Write the interleaved array */
			if (rslt == BME680_OK) {
 8000990:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8000994:	2b00      	cmp	r3, #0
 8000996:	d121      	bne.n	80009dc <bme680_set_regs+0x10e>
				dev->com_rslt = dev->write(dev->dev_id, tmp_buff[0], &tmp_buff[1], (2 * len) - 1);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	7858      	ldrb	r0, [r3, #1]
 80009a0:	7d39      	ldrb	r1, [r7, #20]
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	3b01      	subs	r3, #1
 80009ac:	b29d      	uxth	r5, r3
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	1c5a      	adds	r2, r3, #1
 80009b4:	462b      	mov	r3, r5
 80009b6:	47a0      	blx	r4
 80009b8:	4603      	mov	r3, r0
 80009ba:	461a      	mov	r2, r3
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				if (dev->com_rslt != 0)
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d007      	beq.n	80009dc <bme680_set_regs+0x10e>
					rslt = BME680_E_COM_FAIL;
 80009cc:	23fe      	movs	r3, #254	; 0xfe
 80009ce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			if (rslt == BME680_OK) {
 80009d2:	e003      	b.n	80009dc <bme680_set_regs+0x10e>
			}
		} else {
			rslt = BME680_E_INVALID_LENGTH;
 80009d4:	23fc      	movs	r3, #252	; 0xfc
 80009d6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80009da:	e000      	b.n	80009de <bme680_set_regs+0x110>
			if (rslt == BME680_OK) {
 80009dc:	bf00      	nop
		}
	}

	return rslt;
 80009de:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3740      	adds	r7, #64	; 0x40
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bdb0      	pop	{r4, r5, r7, pc}

080009ea <bme680_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme680_soft_reset(struct bme680_dev *dev)
{
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b084      	sub	sp, #16
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME680_SOFT_RESET_ADDR;
 80009f2:	23e0      	movs	r3, #224	; 0xe0
 80009f4:	73bb      	strb	r3, [r7, #14]
	/* 0xb6 is the soft reset command */
	uint8_t soft_rst_cmd = BME680_SOFT_RESET_CMD;
 80009f6:	23b6      	movs	r3, #182	; 0xb6
 80009f8:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f001 f92c 	bl	8001c58 <null_ptr_check>
 8000a00:	4603      	mov	r3, r0
 8000a02:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000a04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d127      	bne.n	8000a5c <bme680_soft_reset+0x72>
		if (dev->intf == BME680_SPI_INTF)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	789b      	ldrb	r3, [r3, #2]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d104      	bne.n	8000a1e <bme680_soft_reset+0x34>
			rslt = get_mem_page(dev);
 8000a14:	6878      	ldr	r0, [r7, #4]
 8000a16:	f001 f8b5 	bl	8001b84 <get_mem_page>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	73fb      	strb	r3, [r7, #15]

		/* Reset the device */
		if (rslt == BME680_OK) {
 8000a1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d11a      	bne.n	8000a5c <bme680_soft_reset+0x72>
			rslt = bme680_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8000a26:	f107 010d 	add.w	r1, r7, #13
 8000a2a:	f107 000e 	add.w	r0, r7, #14
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2201      	movs	r2, #1
 8000a32:	f7ff ff4c 	bl	80008ce <bme680_set_regs>
 8000a36:	4603      	mov	r3, r0
 8000a38:	73fb      	strb	r3, [r7, #15]
			/* Wait for 5ms */
			dev->delay_ms(BME680_RESET_PERIOD);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000a3e:	200a      	movs	r0, #10
 8000a40:	4798      	blx	r3

			if (rslt == BME680_OK) {
 8000a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d108      	bne.n	8000a5c <bme680_soft_reset+0x72>
				/* After reset get the memory page */
				if (dev->intf == BME680_SPI_INTF)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	789b      	ldrb	r3, [r3, #2]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d104      	bne.n	8000a5c <bme680_soft_reset+0x72>
					rslt = get_mem_page(dev);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f001 f896 	bl	8001b84 <get_mem_page>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 8000a5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <bme680_set_sensor_settings>:
/*!
 * @brief This API is used to set the oversampling, filter and T,P,H, gas selection
 * settings in the sensor.
 */
int8_t bme680_set_sensor_settings(uint16_t desired_settings, struct bme680_dev *dev)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b088      	sub	sp, #32
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	4603      	mov	r3, r0
 8000a70:	6039      	str	r1, [r7, #0]
 8000a72:	80fb      	strh	r3, [r7, #6]
	int8_t rslt;
	uint8_t reg_addr;
	uint8_t data = 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	76fb      	strb	r3, [r7, #27]
	uint8_t count = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	77bb      	strb	r3, [r7, #30]
	uint8_t reg_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	2300      	movs	r3, #0
 8000a82:	833b      	strh	r3, [r7, #24]
	uint8_t data_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	2300      	movs	r3, #0
 8000a8a:	823b      	strh	r3, [r7, #16]
	uint8_t intended_power_mode = dev->power_mode; /* Save intended power mode */
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000a92:	777b      	strb	r3, [r7, #29]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000a94:	6838      	ldr	r0, [r7, #0]
 8000a96:	f001 f8df 	bl	8001c58 <null_ptr_check>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	77fb      	strb	r3, [r7, #31]
	if (rslt == BME680_OK) {
 8000a9e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f040 81ac 	bne.w	8000e00 <bme680_set_sensor_settings+0x398>
		if (desired_settings & BME680_GAS_MEAS_SEL)
 8000aa8:	88fb      	ldrh	r3, [r7, #6]
 8000aaa:	f003 0308 	and.w	r3, r3, #8
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d004      	beq.n	8000abc <bme680_set_sensor_settings+0x54>
			rslt = set_gas_config(dev);
 8000ab2:	6838      	ldr	r0, [r7, #0]
 8000ab4:	f000 fbcc 	bl	8001250 <set_gas_config>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	77fb      	strb	r3, [r7, #31]

		dev->power_mode = BME680_SLEEP_MODE;
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		if (rslt == BME680_OK)
 8000ac4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d104      	bne.n	8000ad6 <bme680_set_sensor_settings+0x6e>
			rslt = bme680_set_sensor_mode(dev);
 8000acc:	6838      	ldr	r0, [r7, #0]
 8000ace:	f000 f99d 	bl	8000e0c <bme680_set_sensor_mode>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	77fb      	strb	r3, [r7, #31]

		/* Selecting the filter */
		if (desired_settings & BME680_FILTER_SEL) {
 8000ad6:	88fb      	ldrh	r3, [r7, #6]
 8000ad8:	f003 0310 	and.w	r3, r3, #16
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d03f      	beq.n	8000b60 <bme680_set_sensor_settings+0xf8>
			rslt = boundary_check(&dev->tph_sett.filter, BME680_FILTER_SIZE_0, BME680_FILTER_SIZE_127, dev);
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	f103 003b 	add.w	r0, r3, #59	; 0x3b
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	2207      	movs	r2, #7
 8000aea:	2100      	movs	r1, #0
 8000aec:	f001 f879 	bl	8001be2 <boundary_check>
 8000af0:	4603      	mov	r3, r0
 8000af2:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_ODR_FILT_ADDR;
 8000af4:	2375      	movs	r3, #117	; 0x75
 8000af6:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000af8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d108      	bne.n	8000b12 <bme680_set_sensor_settings+0xaa>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000b00:	f107 011b 	add.w	r1, r7, #27
 8000b04:	7f38      	ldrb	r0, [r7, #28]
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	2201      	movs	r2, #1
 8000b0a:	f7ff fea1 	bl	8000850 <bme680_get_regs>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_FILTER_SEL)
 8000b12:	88fb      	ldrh	r3, [r7, #6]
 8000b14:	f003 0310 	and.w	r3, r3, #16
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d010      	beq.n	8000b3e <bme680_set_sensor_settings+0xd6>
				data = BME680_SET_BITS(data, BME680_FILTER, dev->tph_sett.filter);
 8000b1c:	7efb      	ldrb	r3, [r7, #27]
 8000b1e:	b25b      	sxtb	r3, r3
 8000b20:	f023 031c 	bic.w	r3, r3, #28
 8000b24:	b25a      	sxtb	r2, r3
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	f003 031c 	and.w	r3, r3, #28
 8000b34:	b25b      	sxtb	r3, r3
 8000b36:	4313      	orrs	r3, r2
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000b3e:	7fbb      	ldrb	r3, [r7, #30]
 8000b40:	f107 0220 	add.w	r2, r7, #32
 8000b44:	4413      	add	r3, r2
 8000b46:	7f3a      	ldrb	r2, [r7, #28]
 8000b48:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000b4c:	7fbb      	ldrb	r3, [r7, #30]
 8000b4e:	7efa      	ldrb	r2, [r7, #27]
 8000b50:	f107 0120 	add.w	r1, r7, #32
 8000b54:	440b      	add	r3, r1
 8000b56:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000b5a:	7fbb      	ldrb	r3, [r7, #30]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater control for the sensor */
		if (desired_settings & BME680_HCNTRL_SEL) {
 8000b60:	88fb      	ldrh	r3, [r7, #6]
 8000b62:	f003 0320 	and.w	r3, r3, #32
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d039      	beq.n	8000bde <bme680_set_sensor_settings+0x176>
			rslt = boundary_check(&dev->gas_sett.heatr_ctrl, BME680_ENABLE_HEATER,
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	f103 003d 	add.w	r0, r3, #61	; 0x3d
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	2208      	movs	r2, #8
 8000b74:	2100      	movs	r1, #0
 8000b76:	f001 f834 	bl	8001be2 <boundary_check>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	77fb      	strb	r3, [r7, #31]
				BME680_DISABLE_HEATER, dev);
			reg_addr = BME680_CONF_HEAT_CTRL_ADDR;
 8000b7e:	2370      	movs	r3, #112	; 0x70
 8000b80:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000b82:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d108      	bne.n	8000b9c <bme680_set_sensor_settings+0x134>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000b8a:	f107 011b 	add.w	r1, r7, #27
 8000b8e:	7f38      	ldrb	r0, [r7, #28]
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	2201      	movs	r2, #1
 8000b94:	f7ff fe5c 	bl	8000850 <bme680_get_regs>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_HCTRL, dev->gas_sett.heatr_ctrl);
 8000b9c:	7efb      	ldrb	r3, [r7, #27]
 8000b9e:	b25b      	sxtb	r3, r3
 8000ba0:	f023 0308 	bic.w	r3, r3, #8
 8000ba4:	b25a      	sxtb	r2, r3
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000bac:	b25b      	sxtb	r3, r3
 8000bae:	f003 0308 	and.w	r3, r3, #8
 8000bb2:	b25b      	sxtb	r3, r3
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	b25b      	sxtb	r3, r3
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000bbc:	7fbb      	ldrb	r3, [r7, #30]
 8000bbe:	f107 0220 	add.w	r2, r7, #32
 8000bc2:	4413      	add	r3, r2
 8000bc4:	7f3a      	ldrb	r2, [r7, #28]
 8000bc6:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000bca:	7fbb      	ldrb	r3, [r7, #30]
 8000bcc:	7efa      	ldrb	r2, [r7, #27]
 8000bce:	f107 0120 	add.w	r1, r7, #32
 8000bd2:	440b      	add	r3, r1
 8000bd4:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000bd8:	7fbb      	ldrb	r3, [r7, #30]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater T,P oversampling for the sensor */
		if (desired_settings & (BME680_OST_SEL | BME680_OSP_SEL)) {
 8000bde:	88fb      	ldrh	r3, [r7, #6]
 8000be0:	f003 0303 	and.w	r3, r3, #3
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d052      	beq.n	8000c8e <bme680_set_sensor_settings+0x226>
			rslt = boundary_check(&dev->tph_sett.os_temp, BME680_OS_NONE, BME680_OS_16X, dev);
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	2205      	movs	r2, #5
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	f000 fff5 	bl	8001be2 <boundary_check>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_T_P_MODE_ADDR;
 8000bfc:	2374      	movs	r3, #116	; 0x74
 8000bfe:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000c00:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d108      	bne.n	8000c1a <bme680_set_sensor_settings+0x1b2>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000c08:	f107 011b 	add.w	r1, r7, #27
 8000c0c:	7f38      	ldrb	r0, [r7, #28]
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	2201      	movs	r2, #1
 8000c12:	f7ff fe1d 	bl	8000850 <bme680_get_regs>
 8000c16:	4603      	mov	r3, r0
 8000c18:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_OST_SEL)
 8000c1a:	88fb      	ldrh	r3, [r7, #6]
 8000c1c:	f003 0301 	and.w	r3, r3, #1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d00d      	beq.n	8000c40 <bme680_set_sensor_settings+0x1d8>
				data = BME680_SET_BITS(data, BME680_OST, dev->tph_sett.os_temp);
 8000c24:	7efb      	ldrb	r3, [r7, #27]
 8000c26:	b25b      	sxtb	r3, r3
 8000c28:	f003 031f 	and.w	r3, r3, #31
 8000c2c:	b25a      	sxtb	r2, r3
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000c34:	015b      	lsls	r3, r3, #5
 8000c36:	b25b      	sxtb	r3, r3
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	b25b      	sxtb	r3, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_OSP_SEL)
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d010      	beq.n	8000c6c <bme680_set_sensor_settings+0x204>
				data = BME680_SET_BITS(data, BME680_OSP, dev->tph_sett.os_pres);
 8000c4a:	7efb      	ldrb	r3, [r7, #27]
 8000c4c:	b25b      	sxtb	r3, r3
 8000c4e:	f023 031c 	bic.w	r3, r3, #28
 8000c52:	b25a      	sxtb	r2, r3
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	b25b      	sxtb	r3, r3
 8000c5e:	f003 031c 	and.w	r3, r3, #28
 8000c62:	b25b      	sxtb	r3, r3
 8000c64:	4313      	orrs	r3, r2
 8000c66:	b25b      	sxtb	r3, r3
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr;
 8000c6c:	7fbb      	ldrb	r3, [r7, #30]
 8000c6e:	f107 0220 	add.w	r2, r7, #32
 8000c72:	4413      	add	r3, r2
 8000c74:	7f3a      	ldrb	r2, [r7, #28]
 8000c76:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000c7a:	7fbb      	ldrb	r3, [r7, #30]
 8000c7c:	7efa      	ldrb	r2, [r7, #27]
 8000c7e:	f107 0120 	add.w	r1, r7, #32
 8000c82:	440b      	add	r3, r1
 8000c84:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000c88:	7fbb      	ldrb	r3, [r7, #30]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting humidity oversampling for the sensor */
		if (desired_settings & BME680_OSH_SEL) {
 8000c8e:	88fb      	ldrh	r3, [r7, #6]
 8000c90:	f003 0304 	and.w	r3, r3, #4
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d039      	beq.n	8000d0c <bme680_set_sensor_settings+0x2a4>
			rslt = boundary_check(&dev->tph_sett.os_hum, BME680_OS_NONE, BME680_OS_16X, dev);
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	2205      	movs	r2, #5
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f000 ff9d 	bl	8001be2 <boundary_check>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_OS_H_ADDR;
 8000cac:	2372      	movs	r3, #114	; 0x72
 8000cae:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000cb0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d108      	bne.n	8000cca <bme680_set_sensor_settings+0x262>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000cb8:	f107 011b 	add.w	r1, r7, #27
 8000cbc:	7f38      	ldrb	r0, [r7, #28]
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	f7ff fdc5 	bl	8000850 <bme680_get_regs>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_OSH, dev->tph_sett.os_hum);
 8000cca:	7efb      	ldrb	r3, [r7, #27]
 8000ccc:	b25b      	sxtb	r3, r3
 8000cce:	f023 0307 	bic.w	r3, r3, #7
 8000cd2:	b25a      	sxtb	r2, r3
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000cda:	b25b      	sxtb	r3, r3
 8000cdc:	f003 0307 	and.w	r3, r3, #7
 8000ce0:	b25b      	sxtb	r3, r3
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	b25b      	sxtb	r3, r3
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000cea:	7fbb      	ldrb	r3, [r7, #30]
 8000cec:	f107 0220 	add.w	r2, r7, #32
 8000cf0:	4413      	add	r3, r2
 8000cf2:	7f3a      	ldrb	r2, [r7, #28]
 8000cf4:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000cf8:	7fbb      	ldrb	r3, [r7, #30]
 8000cfa:	7efa      	ldrb	r2, [r7, #27]
 8000cfc:	f107 0120 	add.w	r1, r7, #32
 8000d00:	440b      	add	r3, r1
 8000d02:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000d06:	7fbb      	ldrb	r3, [r7, #30]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting the runGas and NB conversion settings for the sensor */
		if (desired_settings & (BME680_RUN_GAS_SEL | BME680_NBCONV_SEL)) {
 8000d0c:	88fb      	ldrh	r3, [r7, #6]
 8000d0e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d062      	beq.n	8000ddc <bme680_set_sensor_settings+0x374>
			rslt = boundary_check(&dev->gas_sett.run_gas, BME680_RUN_GAS_DISABLE,
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	f103 003e 	add.w	r0, r3, #62	; 0x3e
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	2201      	movs	r2, #1
 8000d20:	2100      	movs	r1, #0
 8000d22:	f000 ff5e 	bl	8001be2 <boundary_check>
 8000d26:	4603      	mov	r3, r0
 8000d28:	77fb      	strb	r3, [r7, #31]
				BME680_RUN_GAS_ENABLE, dev);
			if (rslt == BME680_OK) {
 8000d2a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d109      	bne.n	8000d46 <bme680_set_sensor_settings+0x2de>
				/* Validate boundary conditions */
				rslt = boundary_check(&dev->gas_sett.nb_conv, BME680_NBCONV_MIN,
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	220a      	movs	r2, #10
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	f000 ff50 	bl	8001be2 <boundary_check>
 8000d42:	4603      	mov	r3, r0
 8000d44:	77fb      	strb	r3, [r7, #31]
					BME680_NBCONV_MAX, dev);
			}

			reg_addr = BME680_CONF_ODR_RUN_GAS_NBC_ADDR;
 8000d46:	2371      	movs	r3, #113	; 0x71
 8000d48:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8000d4a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d108      	bne.n	8000d64 <bme680_set_sensor_settings+0x2fc>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8000d52:	f107 011b 	add.w	r1, r7, #27
 8000d56:	7f38      	ldrb	r0, [r7, #28]
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f7ff fd78 	bl	8000850 <bme680_get_regs>
 8000d60:	4603      	mov	r3, r0
 8000d62:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_RUN_GAS_SEL)
 8000d64:	88fb      	ldrh	r3, [r7, #6]
 8000d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d010      	beq.n	8000d90 <bme680_set_sensor_settings+0x328>
				data = BME680_SET_BITS(data, BME680_RUN_GAS, dev->gas_sett.run_gas);
 8000d6e:	7efb      	ldrb	r3, [r7, #27]
 8000d70:	b25b      	sxtb	r3, r3
 8000d72:	f023 0310 	bic.w	r3, r3, #16
 8000d76:	b25a      	sxtb	r2, r3
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000d7e:	011b      	lsls	r3, r3, #4
 8000d80:	b25b      	sxtb	r3, r3
 8000d82:	f003 0310 	and.w	r3, r3, #16
 8000d86:	b25b      	sxtb	r3, r3
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	b25b      	sxtb	r3, r3
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_NBCONV_SEL)
 8000d90:	88fb      	ldrh	r3, [r7, #6]
 8000d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d00f      	beq.n	8000dba <bme680_set_sensor_settings+0x352>
				data = BME680_SET_BITS_POS_0(data, BME680_NBCONV, dev->gas_sett.nb_conv);
 8000d9a:	7efb      	ldrb	r3, [r7, #27]
 8000d9c:	b25b      	sxtb	r3, r3
 8000d9e:	f023 030f 	bic.w	r3, r3, #15
 8000da2:	b25a      	sxtb	r2, r3
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000daa:	b25b      	sxtb	r3, r3
 8000dac:	f003 030f 	and.w	r3, r3, #15
 8000db0:	b25b      	sxtb	r3, r3
 8000db2:	4313      	orrs	r3, r2
 8000db4:	b25b      	sxtb	r3, r3
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8000dba:	7fbb      	ldrb	r3, [r7, #30]
 8000dbc:	f107 0220 	add.w	r2, r7, #32
 8000dc0:	4413      	add	r3, r2
 8000dc2:	7f3a      	ldrb	r2, [r7, #28]
 8000dc4:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8000dc8:	7fbb      	ldrb	r3, [r7, #30]
 8000dca:	7efa      	ldrb	r2, [r7, #27]
 8000dcc:	f107 0120 	add.w	r1, r7, #32
 8000dd0:	440b      	add	r3, r1
 8000dd2:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8000dd6:	7fbb      	ldrb	r3, [r7, #30]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	77bb      	strb	r3, [r7, #30]
		}

		if (rslt == BME680_OK)
 8000ddc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d109      	bne.n	8000df8 <bme680_set_sensor_settings+0x390>
			rslt = bme680_set_regs(reg_array, data_array, count, dev);
 8000de4:	7fba      	ldrb	r2, [r7, #30]
 8000de6:	f107 010c 	add.w	r1, r7, #12
 8000dea:	f107 0014 	add.w	r0, r7, #20
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	f7ff fd6d 	bl	80008ce <bme680_set_regs>
 8000df4:	4603      	mov	r3, r0
 8000df6:	77fb      	strb	r3, [r7, #31]

		/* Restore previous intended power mode */
		dev->power_mode = intended_power_mode;
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	7f7a      	ldrb	r2, [r7, #29]
 8000dfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}

	return rslt;
 8000e00:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3720      	adds	r7, #32
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <bme680_set_sensor_mode>:

/*!
 * @brief This API is used to set the power mode of the sensor.
 */
int8_t bme680_set_sensor_mode(struct bme680_dev *dev)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t tmp_pow_mode;
	uint8_t pow_mode = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	73bb      	strb	r3, [r7, #14]
	uint8_t reg_addr = BME680_CONF_T_P_MODE_ADDR;
 8000e18:	2374      	movs	r3, #116	; 0x74
 8000e1a:	733b      	strb	r3, [r7, #12]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f000 ff1b 	bl	8001c58 <null_ptr_check>
 8000e22:	4603      	mov	r3, r0
 8000e24:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000e26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d14c      	bne.n	8000ec8 <bme680_set_sensor_mode+0xbc>
		/* Call repeatedly until in sleep */
		do {
			rslt = bme680_get_regs(BME680_CONF_T_P_MODE_ADDR, &tmp_pow_mode, 1, dev);
 8000e2e:	f107 010d 	add.w	r1, r7, #13
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2201      	movs	r2, #1
 8000e36:	2074      	movs	r0, #116	; 0x74
 8000e38:	f7ff fd0a 	bl	8000850 <bme680_get_regs>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	73fb      	strb	r3, [r7, #15]
			if (rslt == BME680_OK) {
 8000e40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d119      	bne.n	8000e7c <bme680_set_sensor_mode+0x70>
				/* Put to sleep before changing mode */
				pow_mode = (tmp_pow_mode & BME680_MODE_MSK);
 8000e48:	7b7b      	ldrb	r3, [r7, #13]
 8000e4a:	f003 0303 	and.w	r3, r3, #3
 8000e4e:	73bb      	strb	r3, [r7, #14]

				if (pow_mode != BME680_SLEEP_MODE) {
 8000e50:	7bbb      	ldrb	r3, [r7, #14]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d012      	beq.n	8000e7c <bme680_set_sensor_mode+0x70>
					tmp_pow_mode = tmp_pow_mode & (~BME680_MODE_MSK); /* Set to sleep */
 8000e56:	7b7b      	ldrb	r3, [r7, #13]
 8000e58:	f023 0303 	bic.w	r3, r3, #3
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	737b      	strb	r3, [r7, #13]
					rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000e60:	f107 010d 	add.w	r1, r7, #13
 8000e64:	f107 000c 	add.w	r0, r7, #12
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	f7ff fd2f 	bl	80008ce <bme680_set_regs>
 8000e70:	4603      	mov	r3, r0
 8000e72:	73fb      	strb	r3, [r7, #15]
					dev->delay_ms(BME680_POLL_PERIOD_MS);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e78:	200a      	movs	r0, #10
 8000e7a:	4798      	blx	r3
				}
			}
		} while (pow_mode != BME680_SLEEP_MODE);
 8000e7c:	7bbb      	ldrb	r3, [r7, #14]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1d5      	bne.n	8000e2e <bme680_set_sensor_mode+0x22>

		/* Already in sleep */
		if (dev->power_mode != BME680_SLEEP_MODE) {
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d01d      	beq.n	8000ec8 <bme680_set_sensor_mode+0xbc>
			tmp_pow_mode = (tmp_pow_mode & ~BME680_MODE_MSK) | (dev->power_mode & BME680_MODE_MSK);
 8000e8c:	7b7b      	ldrb	r3, [r7, #13]
 8000e8e:	b25b      	sxtb	r3, r3
 8000e90:	f023 0303 	bic.w	r3, r3, #3
 8000e94:	b25a      	sxtb	r2, r3
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000e9c:	b25b      	sxtb	r3, r3
 8000e9e:	f003 0303 	and.w	r3, r3, #3
 8000ea2:	b25b      	sxtb	r3, r3
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	b25b      	sxtb	r3, r3
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	737b      	strb	r3, [r7, #13]
			if (rslt == BME680_OK)
 8000eac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d109      	bne.n	8000ec8 <bme680_set_sensor_mode+0xbc>
				rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000eb4:	f107 010d 	add.w	r1, r7, #13
 8000eb8:	f107 000c 	add.w	r0, r7, #12
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f7ff fd05 	bl	80008ce <bme680_set_regs>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8000ec8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3710      	adds	r7, #16
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <bme680_get_profile_dur>:

/*!
 * @brief This API is used to get the profile duration of the sensor.
 */
void bme680_get_profile_dur(uint16_t *duration, const struct bme680_dev *dev)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b087      	sub	sp, #28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
	uint32_t tph_dur; /* Calculate in us */
	uint32_t meas_cycles;
	uint8_t os_to_meas_cycles[6] = {0, 1, 2, 4, 8, 16};
 8000ede:	4a2e      	ldr	r2, [pc, #184]	; (8000f98 <bme680_get_profile_dur+0xc4>)
 8000ee0:	f107 0308 	add.w	r3, r7, #8
 8000ee4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ee8:	6018      	str	r0, [r3, #0]
 8000eea:	3304      	adds	r3, #4
 8000eec:	8019      	strh	r1, [r3, #0]

	meas_cycles = os_to_meas_cycles[dev->tph_sett.os_temp];
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000ef4:	f107 0218 	add.w	r2, r7, #24
 8000ef8:	4413      	add	r3, r2
 8000efa:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000efe:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_pres];
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000f06:	f107 0218 	add.w	r2, r7, #24
 8000f0a:	4413      	add	r3, r2
 8000f0c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000f10:	461a      	mov	r2, r3
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	4413      	add	r3, r2
 8000f16:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_hum];
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000f1e:	f107 0218 	add.w	r2, r7, #24
 8000f22:	4413      	add	r3, r2
 8000f24:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	617b      	str	r3, [r7, #20]

	/* TPH measurement duration */
	tph_dur = meas_cycles * UINT32_C(1963);
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	f240 72ab 	movw	r2, #1963	; 0x7ab
 8000f36:	fb02 f303 	mul.w	r3, r2, r3
 8000f3a:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	f203 7374 	addw	r3, r3, #1908	; 0x774
 8000f42:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	f603 1351 	addw	r3, r3, #2385	; 0x951
 8000f4a:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(500); /* Get it to the closest whole number.*/
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000f52:	613b      	str	r3, [r7, #16]
	tph_dur /= UINT32_C(1000); /* Convert to ms */
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	4a11      	ldr	r2, [pc, #68]	; (8000f9c <bme680_get_profile_dur+0xc8>)
 8000f58:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5c:	099b      	lsrs	r3, r3, #6
 8000f5e:	613b      	str	r3, [r7, #16]

	tph_dur += UINT32_C(1); /* Wake up duration of 1ms */
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	3301      	adds	r3, #1
 8000f64:	613b      	str	r3, [r7, #16]

	*duration = (uint16_t) tph_dur;
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	801a      	strh	r2, [r3, #0]

	/* Get the gas duration only when the run gas is enabled */
	if (dev->gas_sett.run_gas) {
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d008      	beq.n	8000f8a <bme680_get_profile_dur+0xb6>
		/* The remaining time should be used for heating */
		*duration += dev->gas_sett.heatr_dur;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	881a      	ldrh	r2, [r3, #0]
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8000f82:	4413      	add	r3, r2
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	801a      	strh	r2, [r3, #0]
	}
}
 8000f8a:	bf00      	nop
 8000f8c:	371c      	adds	r7, #28
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	08007a08 	.word	0x08007a08
 8000f9c:	10624dd3 	.word	0x10624dd3

08000fa0 <bme680_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme680_data
 * structure instance passed by the user.
 */
int8_t bme680_get_sensor_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000faa:	6838      	ldr	r0, [r7, #0]
 8000fac:	f000 fe54 	bl	8001c58 <null_ptr_check>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8000fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d117      	bne.n	8000fec <bme680_get_sensor_data+0x4c>
		/* Reading the sensor data in forced mode only */
		rslt = read_field_data(data, dev);
 8000fbc:	6839      	ldr	r1, [r7, #0]
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f000 fcc1 	bl	8001946 <read_field_data>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME680_OK) {
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d10d      	bne.n	8000fec <bme680_get_sensor_data+0x4c>
			if (data->status & BME680_NEW_DATA_MSK)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	b25b      	sxtb	r3, r3
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	da04      	bge.n	8000fe4 <bme680_get_sensor_data+0x44>
				dev->new_fields = 1;
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	2201      	movs	r2, #1
 8000fde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000fe2:	e003      	b.n	8000fec <bme680_get_sensor_data+0x4c>
			else
				dev->new_fields = 0;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		}
	}

	return rslt;
 8000fec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <get_calib_data>:

/*!
 * @brief This internal API is used to read the calibrated data from the sensor.
 */
static int8_t get_calib_data(struct bme680_dev *dev)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08e      	sub	sp, #56	; 0x38
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t coeff_array[BME680_COEFF_SIZE] = { 0 };
 8001000:	2300      	movs	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	2225      	movs	r2, #37	; 0x25
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f006 fce7 	bl	80079e0 <memset>
	uint8_t temp_var = 0; /* Temporary variable */
 8001012:	2300      	movs	r3, #0
 8001014:	72fb      	strb	r3, [r7, #11]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 fe1e 	bl	8001c58 <null_ptr_check>
 800101c:	4603      	mov	r3, r0
 800101e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (rslt == BME680_OK) {
 8001022:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001026:	2b00      	cmp	r3, #0
 8001028:	f040 810c 	bne.w	8001244 <get_calib_data+0x24c>
		rslt = bme680_get_regs(BME680_COEFF_ADDR1, coeff_array, BME680_COEFF_ADDR1_LEN, dev);
 800102c:	f107 010c 	add.w	r1, r7, #12
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2219      	movs	r2, #25
 8001034:	2089      	movs	r0, #137	; 0x89
 8001036:	f7ff fc0b 	bl	8000850 <bme680_get_regs>
 800103a:	4603      	mov	r3, r0
 800103c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Append the second half in the same array */
		if (rslt == BME680_OK)
 8001040:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001044:	2b00      	cmp	r3, #0
 8001046:	d10b      	bne.n	8001060 <get_calib_data+0x68>
			rslt = bme680_get_regs(BME680_COEFF_ADDR2, &coeff_array[BME680_COEFF_ADDR1_LEN]
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	f103 0119 	add.w	r1, r3, #25
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2210      	movs	r2, #16
 8001054:	20e1      	movs	r0, #225	; 0xe1
 8001056:	f7ff fbfb 	bl	8000850 <bme680_get_regs>
 800105a:	4603      	mov	r3, r0
 800105c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			, BME680_COEFF_ADDR2_LEN, dev);

		/* Temperature related coefficients */
		dev->calib.par_t1 = (uint16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_T1_MSB_REG],
 8001060:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	b21a      	sxth	r2, r3
 8001068:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	b29a      	uxth	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	82da      	strh	r2, [r3, #22]
			coeff_array[BME680_T1_LSB_REG]));
		dev->calib.par_t2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_T2_MSB_REG],
 8001078:	7bbb      	ldrb	r3, [r7, #14]
 800107a:	021b      	lsls	r3, r3, #8
 800107c:	b21a      	sxth	r2, r3
 800107e:	7b7b      	ldrb	r3, [r7, #13]
 8001080:	b21b      	sxth	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b21a      	sxth	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	831a      	strh	r2, [r3, #24]
			coeff_array[BME680_T2_LSB_REG]));
		dev->calib.par_t3 = (int8_t) (coeff_array[BME680_T3_REG]);
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	b25a      	sxtb	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	769a      	strb	r2, [r3, #26]

		/* Pressure related coefficients */
		dev->calib.par_p1 = (uint16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P1_MSB_REG],
 8001092:	7cbb      	ldrb	r3, [r7, #18]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	7c7b      	ldrb	r3, [r7, #17]
 800109a:	b21b      	sxth	r3, r3
 800109c:	4313      	orrs	r3, r2
 800109e:	b21b      	sxth	r3, r3
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	839a      	strh	r2, [r3, #28]
			coeff_array[BME680_P1_LSB_REG]));
		dev->calib.par_p2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P2_MSB_REG],
 80010a6:	7d3b      	ldrb	r3, [r7, #20]
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	b21a      	sxth	r2, r3
 80010ac:	7cfb      	ldrb	r3, [r7, #19]
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	4313      	orrs	r3, r2
 80010b2:	b21a      	sxth	r2, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	83da      	strh	r2, [r3, #30]
			coeff_array[BME680_P2_LSB_REG]));
		dev->calib.par_p3 = (int8_t) coeff_array[BME680_P3_REG];
 80010b8:	7d7b      	ldrb	r3, [r7, #21]
 80010ba:	b25a      	sxtb	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f883 2020 	strb.w	r2, [r3, #32]
		dev->calib.par_p4 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P4_MSB_REG],
 80010c2:	7e3b      	ldrb	r3, [r7, #24]
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	7dfb      	ldrb	r3, [r7, #23]
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	845a      	strh	r2, [r3, #34]	; 0x22
			coeff_array[BME680_P4_LSB_REG]));
		dev->calib.par_p5 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P5_MSB_REG],
 80010d4:	7ebb      	ldrb	r3, [r7, #26]
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21a      	sxth	r2, r3
 80010da:	7e7b      	ldrb	r3, [r7, #25]
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	849a      	strh	r2, [r3, #36]	; 0x24
			coeff_array[BME680_P5_LSB_REG]));
		dev->calib.par_p6 = (int8_t) (coeff_array[BME680_P6_REG]);
 80010e6:	7f3b      	ldrb	r3, [r7, #28]
 80010e8:	b25a      	sxtb	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		dev->calib.par_p7 = (int8_t) (coeff_array[BME680_P7_REG]);
 80010f0:	7efb      	ldrb	r3, [r7, #27]
 80010f2:	b25a      	sxtb	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		dev->calib.par_p8 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P8_MSB_REG],
 80010fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b21a      	sxth	r2, r3
 8001102:	7ffb      	ldrb	r3, [r7, #31]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b21a      	sxth	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	851a      	strh	r2, [r3, #40]	; 0x28
			coeff_array[BME680_P8_LSB_REG]));
		dev->calib.par_p9 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P9_MSB_REG],
 800110e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21a      	sxth	r2, r3
 8001116:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800111a:	b21b      	sxth	r3, r3
 800111c:	4313      	orrs	r3, r2
 800111e:	b21a      	sxth	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	855a      	strh	r2, [r3, #42]	; 0x2a
			coeff_array[BME680_P9_LSB_REG]));
		dev->calib.par_p10 = (uint8_t) (coeff_array[BME680_P10_REG]);
 8001124:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

		/* Humidity related coefficients */
		dev->calib.par_h1 = (uint16_t) (((uint16_t) coeff_array[BME680_H1_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 800112e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001132:	011b      	lsls	r3, r3, #4
			| (coeff_array[BME680_H1_LSB_REG] & BME680_BIT_H1_DATA_MSK));
 8001134:	b21a      	sxth	r2, r3
 8001136:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800113a:	b21b      	sxth	r3, r3
 800113c:	f003 030f 	and.w	r3, r3, #15
 8001140:	b21b      	sxth	r3, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	b21b      	sxth	r3, r3
		dev->calib.par_h1 = (uint16_t) (((uint16_t) coeff_array[BME680_H1_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8001146:	b29a      	uxth	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	811a      	strh	r2, [r3, #8]
		dev->calib.par_h2 = (uint16_t) (((uint16_t) coeff_array[BME680_H2_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 800114c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001150:	011b      	lsls	r3, r3, #4
			| ((coeff_array[BME680_H2_LSB_REG]) >> BME680_HUM_REG_SHIFT_VAL));
 8001152:	b21a      	sxth	r2, r3
 8001154:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001158:	091b      	lsrs	r3, r3, #4
 800115a:	b2db      	uxtb	r3, r3
 800115c:	b21b      	sxth	r3, r3
 800115e:	4313      	orrs	r3, r2
 8001160:	b21b      	sxth	r3, r3
		dev->calib.par_h2 = (uint16_t) (((uint16_t) coeff_array[BME680_H2_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8001162:	b29a      	uxth	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	815a      	strh	r2, [r3, #10]
		dev->calib.par_h3 = (int8_t) coeff_array[BME680_H3_REG];
 8001168:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800116c:	b25a      	sxtb	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	731a      	strb	r2, [r3, #12]
		dev->calib.par_h4 = (int8_t) coeff_array[BME680_H4_REG];
 8001172:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001176:	b25a      	sxtb	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	735a      	strb	r2, [r3, #13]
		dev->calib.par_h5 = (int8_t) coeff_array[BME680_H5_REG];
 800117c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001180:	b25a      	sxtb	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	739a      	strb	r2, [r3, #14]
		dev->calib.par_h6 = (uint8_t) coeff_array[BME680_H6_REG];
 8001186:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	73da      	strb	r2, [r3, #15]
		dev->calib.par_h7 = (int8_t) coeff_array[BME680_H7_REG];
 800118e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001192:	b25a      	sxtb	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	741a      	strb	r2, [r3, #16]

		/* Gas heater related coefficients */
		dev->calib.par_gh1 = (int8_t) coeff_array[BME680_GH1_REG];
 8001198:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800119c:	b25a      	sxtb	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	745a      	strb	r2, [r3, #17]
		dev->calib.par_gh2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_GH2_MSB_REG],
 80011a2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	b21a      	sxth	r2, r3
 80011aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	825a      	strh	r2, [r3, #18]
			coeff_array[BME680_GH2_LSB_REG]));
		dev->calib.par_gh3 = (int8_t) coeff_array[BME680_GH3_REG];
 80011b8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80011bc:	b25a      	sxtb	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	751a      	strb	r2, [r3, #20]

		/* Other coefficients */
		if (rslt == BME680_OK) {
 80011c2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d135      	bne.n	8001236 <get_calib_data+0x23e>
			rslt = bme680_get_regs(BME680_ADDR_RES_HEAT_RANGE_ADDR, &temp_var, 1, dev);
 80011ca:	f107 010b 	add.w	r1, r7, #11
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2201      	movs	r2, #1
 80011d2:	2002      	movs	r0, #2
 80011d4:	f7ff fb3c 	bl	8000850 <bme680_get_regs>
 80011d8:	4603      	mov	r3, r0
 80011da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			dev->calib.res_heat_range = ((temp_var & BME680_RHRANGE_MSK) / 16);
 80011de:	7afb      	ldrb	r3, [r7, #11]
 80011e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	da00      	bge.n	80011ea <get_calib_data+0x1f2>
 80011e8:	330f      	adds	r3, #15
 80011ea:	111b      	asrs	r3, r3, #4
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			if (rslt == BME680_OK) {
 80011f4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d11c      	bne.n	8001236 <get_calib_data+0x23e>
				rslt = bme680_get_regs(BME680_ADDR_RES_HEAT_VAL_ADDR, &temp_var, 1, dev);
 80011fc:	f107 010b 	add.w	r1, r7, #11
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2201      	movs	r2, #1
 8001204:	2000      	movs	r0, #0
 8001206:	f7ff fb23 	bl	8000850 <bme680_get_regs>
 800120a:	4603      	mov	r3, r0
 800120c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

				dev->calib.res_heat_val = (int8_t) temp_var;
 8001210:	7afb      	ldrb	r3, [r7, #11]
 8001212:	b25a      	sxtb	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				if (rslt == BME680_OK)
 800121a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800121e:	2b00      	cmp	r3, #0
 8001220:	d109      	bne.n	8001236 <get_calib_data+0x23e>
					rslt = bme680_get_regs(BME680_ADDR_RANGE_SW_ERR_ADDR, &temp_var, 1, dev);
 8001222:	f107 010b 	add.w	r1, r7, #11
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2201      	movs	r2, #1
 800122a:	2004      	movs	r0, #4
 800122c:	f7ff fb10 	bl	8000850 <bme680_get_regs>
 8001230:	4603      	mov	r3, r0
 8001232:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			}
		}
		dev->calib.range_sw_err = ((int8_t) temp_var & (int8_t) BME680_RSERROR_MSK) / 16;
 8001236:	7afb      	ldrb	r3, [r7, #11]
 8001238:	b25b      	sxtb	r3, r3
 800123a:	111b      	asrs	r3, r3, #4
 800123c:	b25a      	sxtb	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	}

	return rslt;
 8001244:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8001248:	4618      	mov	r0, r3
 800124a:	3738      	adds	r7, #56	; 0x38
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <set_gas_config>:

/*!
 * @brief This internal API is used to set the gas configuration of the sensor.
 */
static int8_t set_gas_config(struct bme680_dev *dev)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f000 fcfd 	bl	8001c58 <null_ptr_check>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d132      	bne.n	80012d0 <set_gas_config+0x80>

		uint8_t reg_addr[2] = {0};
 800126a:	2300      	movs	r3, #0
 800126c:	81bb      	strh	r3, [r7, #12]
		uint8_t reg_data[2] = {0};
 800126e:	2300      	movs	r3, #0
 8001270:	813b      	strh	r3, [r7, #8]

		if (dev->power_mode == BME680_FORCED_MODE) {
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001278:	2b01      	cmp	r3, #1
 800127a:	d119      	bne.n	80012b0 <set_gas_config+0x60>
			reg_addr[0] = BME680_RES_HEAT0_ADDR;
 800127c:	235a      	movs	r3, #90	; 0x5a
 800127e:	733b      	strb	r3, [r7, #12]
			reg_data[0] = calc_heater_res(dev->gas_sett.heatr_temp, dev);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	4618      	mov	r0, r3
 800128a:	f000 fabb 	bl	8001804 <calc_heater_res>
 800128e:	4603      	mov	r3, r0
 8001290:	723b      	strb	r3, [r7, #8]
			reg_addr[1] = BME680_GAS_WAIT0_ADDR;
 8001292:	2364      	movs	r3, #100	; 0x64
 8001294:	737b      	strb	r3, [r7, #13]
			reg_data[1] = calc_heater_dur(dev->gas_sett.heatr_dur);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800129c:	4618      	mov	r0, r3
 800129e:	f000 fb2d 	bl	80018fc <calc_heater_dur>
 80012a2:	4603      	mov	r3, r0
 80012a4:	727b      	strb	r3, [r7, #9]
			dev->gas_sett.nb_conv = 0;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80012ae:	e001      	b.n	80012b4 <set_gas_config+0x64>
		} else {
			rslt = BME680_W_DEFINE_PWR_MODE;
 80012b0:	2301      	movs	r3, #1
 80012b2:	73fb      	strb	r3, [r7, #15]
		}
		if (rslt == BME680_OK)
 80012b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d109      	bne.n	80012d0 <set_gas_config+0x80>
			rslt = bme680_set_regs(reg_addr, reg_data, 2, dev);
 80012bc:	f107 0108 	add.w	r1, r7, #8
 80012c0:	f107 000c 	add.w	r0, r7, #12
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2202      	movs	r2, #2
 80012c8:	f7ff fb01 	bl	80008ce <bme680_set_regs>
 80012cc:	4603      	mov	r3, r0
 80012ce:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80012d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <calc_temperature>:

/*!
 * @brief This internal API is used to calculate the temperature value.
 */
static int16_t calc_temperature(uint32_t temp_adc, struct bme680_dev *dev)
{
 80012dc:	b4b0      	push	{r4, r5, r7}
 80012de:	b08b      	sub	sp, #44	; 0x2c
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int16_t calc_temp;

	var1 = ((int32_t) temp_adc >> 3) - ((int32_t) dev->calib.par_t1 << 1);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	10da      	asrs	r2, r3, #3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	8adb      	ldrh	r3, [r3, #22]
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	461a      	mov	r2, r3
 80012f4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80012f8:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var2 = (var1 * (int32_t) dev->calib.par_t2) >> 11;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001302:	b21a      	sxth	r2, r3
 8001304:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001308:	6a39      	ldr	r1, [r7, #32]
 800130a:	fb03 f001 	mul.w	r0, r3, r1
 800130e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001310:	fb02 f101 	mul.w	r1, r2, r1
 8001314:	1844      	adds	r4, r0, r1
 8001316:	6a39      	ldr	r1, [r7, #32]
 8001318:	fba1 0102 	umull	r0, r1, r1, r2
 800131c:	1863      	adds	r3, r4, r1
 800131e:	4619      	mov	r1, r3
 8001320:	f04f 0200 	mov.w	r2, #0
 8001324:	f04f 0300 	mov.w	r3, #0
 8001328:	0ac2      	lsrs	r2, r0, #11
 800132a:	ea42 5241 	orr.w	r2, r2, r1, lsl #21
 800132e:	12cb      	asrs	r3, r1, #11
 8001330:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var3 = ((var1 >> 1) * (var1 >> 1)) >> 12;
 8001334:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001338:	f04f 0000 	mov.w	r0, #0
 800133c:	f04f 0100 	mov.w	r1, #0
 8001340:	0850      	lsrs	r0, r2, #1
 8001342:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 8001346:	1059      	asrs	r1, r3, #1
 8001348:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800134c:	f04f 0200 	mov.w	r2, #0
 8001350:	f04f 0300 	mov.w	r3, #0
 8001354:	0862      	lsrs	r2, r4, #1
 8001356:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 800135a:	106b      	asrs	r3, r5, #1
 800135c:	fb02 f501 	mul.w	r5, r2, r1
 8001360:	fb00 f403 	mul.w	r4, r0, r3
 8001364:	442c      	add	r4, r5
 8001366:	fba0 0102 	umull	r0, r1, r0, r2
 800136a:	1863      	adds	r3, r4, r1
 800136c:	4619      	mov	r1, r3
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	f04f 0300 	mov.w	r3, #0
 8001376:	0b02      	lsrs	r2, r0, #12
 8001378:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800137c:	130b      	asrs	r3, r1, #12
 800137e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((var3) * ((int32_t) dev->calib.par_t3 << 4)) >> 14;
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	f993 301a 	ldrsb.w	r3, [r3, #26]
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	461a      	mov	r2, r3
 800138c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001390:	6939      	ldr	r1, [r7, #16]
 8001392:	fb03 f001 	mul.w	r0, r3, r1
 8001396:	6979      	ldr	r1, [r7, #20]
 8001398:	fb02 f101 	mul.w	r1, r2, r1
 800139c:	1844      	adds	r4, r0, r1
 800139e:	6939      	ldr	r1, [r7, #16]
 80013a0:	fba1 0102 	umull	r0, r1, r1, r2
 80013a4:	1863      	adds	r3, r4, r1
 80013a6:	4619      	mov	r1, r3
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	0b82      	lsrs	r2, r0, #14
 80013b2:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 80013b6:	138b      	asrs	r3, r1, #14
 80013b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	dev->calib.t_fine = (int32_t) (var2 + var3);
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	4413      	add	r3, r2
 80013c2:	461a      	mov	r2, r3
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	631a      	str	r2, [r3, #48]	; 0x30
	calc_temp = (int16_t) (((dev->calib.t_fine * 5) + 128) >> 8);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013cc:	4613      	mov	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	3380      	adds	r3, #128	; 0x80
 80013d4:	121b      	asrs	r3, r3, #8
 80013d6:	81fb      	strh	r3, [r7, #14]

	return calc_temp;
 80013d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	372c      	adds	r7, #44	; 0x2c
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bcb0      	pop	{r4, r5, r7}
 80013e4:	4770      	bx	lr

080013e6 <calc_pressure>:

/*!
 * @brief This internal API is used to calculate the pressure value.
 */
static uint32_t calc_pressure(uint32_t pres_adc, const struct bme680_dev *dev)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b087      	sub	sp, #28
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t var3;
	int32_t pressure_comp;

	var1 = (((int32_t)dev->calib.t_fine) >> 1) - 64000;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f4:	105b      	asrs	r3, r3, #1
 80013f6:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 80013fa:	613b      	str	r3, [r7, #16]
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	109b      	asrs	r3, r3, #2
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	1092      	asrs	r2, r2, #2
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	12db      	asrs	r3, r3, #11
		(int32_t)dev->calib.par_p6) >> 2;
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	f992 2026 	ldrsb.w	r2, [r2, #38]	; 0x26
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 8001410:	fb02 f303 	mul.w	r3, r2, r3
 8001414:	109b      	asrs	r3, r3, #2
 8001416:	60fb      	str	r3, [r7, #12]
	var2 = var2 + ((var1 * (int32_t)dev->calib.par_p5) << 1);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800141e:	461a      	mov	r2, r3
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	fb03 f302 	mul.w	r3, r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	68fa      	ldr	r2, [r7, #12]
 800142a:	4413      	add	r3, r2
 800142c:	60fb      	str	r3, [r7, #12]
	var2 = (var2 >> 2) + ((int32_t)dev->calib.par_p4 << 16);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	109a      	asrs	r2, r3, #2
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001438:	041b      	lsls	r3, r3, #16
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	109b      	asrs	r3, r3, #2
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	1092      	asrs	r2, r2, #2
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	135b      	asrs	r3, r3, #13
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	f992 2020 	ldrsb.w	r2, [r2, #32]
 8001452:	0152      	lsls	r2, r2, #5
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 8001454:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 8001458:	10da      	asrs	r2, r3, #3
		(((int32_t)dev->calib.par_p2 * var1) >> 1);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001460:	4619      	mov	r1, r3
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	fb03 f301 	mul.w	r3, r3, r1
 8001468:	105b      	asrs	r3, r3, #1
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 800146a:	4413      	add	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
	var1 = var1 >> 18;
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	149b      	asrs	r3, r3, #18
 8001472:	613b      	str	r3, [r7, #16]
	var1 = ((32768 + var1) * (int32_t)dev->calib.par_p1) >> 15;
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	8b92      	ldrh	r2, [r2, #28]
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	13db      	asrs	r3, r3, #15
 8001484:	613b      	str	r3, [r7, #16]
	pressure_comp = 1048576 - pres_adc;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800148c:	617b      	str	r3, [r7, #20]
	pressure_comp = (int32_t)((pressure_comp - (var2 >> 12)) * ((uint32_t)3125));
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	131b      	asrs	r3, r3, #12
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	461a      	mov	r2, r3
 8001498:	f640 4335 	movw	r3, #3125	; 0xc35
 800149c:	fb03 f302 	mul.w	r3, r3, r2
 80014a0:	617b      	str	r3, [r7, #20]
	if (pressure_comp >= BME680_MAX_OVERFLOW_VAL)
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014a8:	db06      	blt.n	80014b8 <calc_pressure+0xd2>
		pressure_comp = ((pressure_comp / var1) << 1);
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	e005      	b.n	80014c4 <calc_pressure+0xde>
	else
		pressure_comp = ((pressure_comp << 1) / var1);
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	005a      	lsls	r2, r3, #1
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	fb92 f3f3 	sdiv	r3, r2, r3
 80014c2:	617b      	str	r3, [r7, #20]
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80014ca:	4619      	mov	r1, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	10db      	asrs	r3, r3, #3
		(pressure_comp >> 3)) >> 13)) >> 12;
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	10d2      	asrs	r2, r2, #3
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 80014d4:	fb02 f303 	mul.w	r3, r2, r3
		(pressure_comp >> 3)) >> 13)) >> 12;
 80014d8:	135b      	asrs	r3, r3, #13
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 80014da:	fb03 f301 	mul.w	r3, r3, r1
 80014de:	131b      	asrs	r3, r3, #12
 80014e0:	613b      	str	r3, [r7, #16]
	var2 = ((int32_t)(pressure_comp >> 2) *
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	109b      	asrs	r3, r3, #2
		(int32_t)dev->calib.par_p8) >> 13;
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	f9b2 2028 	ldrsh.w	r2, [r2, #40]	; 0x28
	var2 = ((int32_t)(pressure_comp >> 2) *
 80014ec:	fb02 f303 	mul.w	r3, r2, r3
 80014f0:	135b      	asrs	r3, r3, #13
 80014f2:	60fb      	str	r3, [r7, #12]
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	121b      	asrs	r3, r3, #8
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	1212      	asrs	r2, r2, #8
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)(pressure_comp >> 8) *
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	1212      	asrs	r2, r2, #8
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8001504:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)dev->calib.par_p10) >> 17;
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
		(int32_t)(pressure_comp >> 8) *
 800150e:	fb02 f303 	mul.w	r3, r2, r3
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8001512:	145b      	asrs	r3, r3, #17
 8001514:	60bb      	str	r3, [r7, #8]

	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	441a      	add	r2, r3
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	441a      	add	r2, r3
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 8001526:	01db      	lsls	r3, r3, #7
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 8001528:	4413      	add	r3, r2
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 800152a:	111b      	asrs	r3, r3, #4
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	4413      	add	r3, r2
 8001530:	617b      	str	r3, [r7, #20]

	return (uint32_t)pressure_comp;
 8001532:	697b      	ldr	r3, [r7, #20]

}
 8001534:	4618      	mov	r0, r3
 8001536:	371c      	adds	r7, #28
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <calc_humidity>:

/*!
 * @brief This internal API is used to calculate the humidity value.
 */
static uint32_t calc_humidity(uint16_t hum_adc, const struct bme680_dev *dev)
{
 8001540:	b480      	push	{r7}
 8001542:	b08b      	sub	sp, #44	; 0x2c
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	80fb      	strh	r3, [r7, #6]
	int32_t var5;
	int32_t var6;
	int32_t temp_scaled;
	int32_t calc_hum;

	temp_scaled = (((int32_t) dev->calib.t_fine * 5) + 128) >> 8;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	3380      	adds	r3, #128	; 0x80
 8001558:	121b      	asrs	r3, r3, #8
 800155a:	623b      	str	r3, [r7, #32]
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 800155c:	88fa      	ldrh	r2, [r7, #6]
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	891b      	ldrh	r3, [r3, #8]
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	1ad2      	subs	r2, r2, r3
		- (((temp_scaled * (int32_t) dev->calib.par_h3) / ((int32_t) 100)) >> 1);
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800156c:	4619      	mov	r1, r3
 800156e:	6a3b      	ldr	r3, [r7, #32]
 8001570:	fb03 f301 	mul.w	r3, r3, r1
 8001574:	493d      	ldr	r1, [pc, #244]	; (800166c <calc_humidity+0x12c>)
 8001576:	fb81 0103 	smull	r0, r1, r1, r3
 800157a:	1149      	asrs	r1, r1, #5
 800157c:	17db      	asrs	r3, r3, #31
 800157e:	1acb      	subs	r3, r1, r3
 8001580:	105b      	asrs	r3, r3, #1
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	61fb      	str	r3, [r7, #28]
	var2 = ((int32_t) dev->calib.par_h2
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	895b      	ldrh	r3, [r3, #10]
 800158a:	4618      	mov	r0, r3
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001592:	461a      	mov	r2, r3
 8001594:	6a3b      	ldr	r3, [r7, #32]
 8001596:	fb03 f302 	mul.w	r3, r3, r2
 800159a:	4a34      	ldr	r2, [pc, #208]	; (800166c <calc_humidity+0x12c>)
 800159c:	fb82 1203 	smull	r1, r2, r2, r3
 80015a0:	1152      	asrs	r2, r2, #5
 80015a2:	17db      	asrs	r3, r3, #31
 80015a4:	1ad2      	subs	r2, r2, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	f993 300e 	ldrsb.w	r3, [r3, #14]
 80015ac:	4619      	mov	r1, r3
 80015ae:	6a3b      	ldr	r3, [r7, #32]
 80015b0:	fb03 f301 	mul.w	r3, r3, r1
 80015b4:	492d      	ldr	r1, [pc, #180]	; (800166c <calc_humidity+0x12c>)
 80015b6:	fb81 c103 	smull	ip, r1, r1, r3
 80015ba:	1149      	asrs	r1, r1, #5
 80015bc:	17db      	asrs	r3, r3, #31
 80015be:	1acb      	subs	r3, r1, r3
 80015c0:	6a39      	ldr	r1, [r7, #32]
 80015c2:	fb01 f303 	mul.w	r3, r1, r3
 80015c6:	119b      	asrs	r3, r3, #6
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 80015c8:	4928      	ldr	r1, [pc, #160]	; (800166c <calc_humidity+0x12c>)
 80015ca:	fb81 c103 	smull	ip, r1, r1, r3
 80015ce:	1149      	asrs	r1, r1, #5
 80015d0:	17db      	asrs	r3, r3, #31
 80015d2:	1acb      	subs	r3, r1, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 80015d4:	4413      	add	r3, r2
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 80015d6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 80015da:	fb03 f300 	mul.w	r3, r3, r0
	var2 = ((int32_t) dev->calib.par_h2
 80015de:	129b      	asrs	r3, r3, #10
 80015e0:	61bb      	str	r3, [r7, #24]
	var3 = var1 * var2;
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	fb02 f303 	mul.w	r3, r2, r3
 80015ea:	617b      	str	r3, [r7, #20]
	var4 = (int32_t) dev->calib.par_h6 << 7;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	7bdb      	ldrb	r3, [r3, #15]
 80015f0:	01db      	lsls	r3, r3, #7
 80015f2:	613b      	str	r3, [r7, #16]
	var4 = ((var4) + ((temp_scaled * (int32_t) dev->calib.par_h7) / ((int32_t) 100))) >> 4;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80015fa:	461a      	mov	r2, r3
 80015fc:	6a3b      	ldr	r3, [r7, #32]
 80015fe:	fb03 f302 	mul.w	r3, r3, r2
 8001602:	4a1a      	ldr	r2, [pc, #104]	; (800166c <calc_humidity+0x12c>)
 8001604:	fb82 1203 	smull	r1, r2, r2, r3
 8001608:	1152      	asrs	r2, r2, #5
 800160a:	17db      	asrs	r3, r3, #31
 800160c:	1ad2      	subs	r2, r2, r3
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	4413      	add	r3, r2
 8001612:	111b      	asrs	r3, r3, #4
 8001614:	613b      	str	r3, [r7, #16]
	var5 = ((var3 >> 14) * (var3 >> 14)) >> 10;
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	139b      	asrs	r3, r3, #14
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	1392      	asrs	r2, r2, #14
 800161e:	fb02 f303 	mul.w	r3, r2, r3
 8001622:	129b      	asrs	r3, r3, #10
 8001624:	60fb      	str	r3, [r7, #12]
	var6 = (var4 * var5) >> 1;
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	105b      	asrs	r3, r3, #1
 8001630:	60bb      	str	r3, [r7, #8]
	calc_hum = (((var3 + var6) >> 10) * ((int32_t) 1000)) >> 12;
 8001632:	697a      	ldr	r2, [r7, #20]
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	4413      	add	r3, r2
 8001638:	129b      	asrs	r3, r3, #10
 800163a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800163e:	fb02 f303 	mul.w	r3, r2, r3
 8001642:	131b      	asrs	r3, r3, #12
 8001644:	627b      	str	r3, [r7, #36]	; 0x24

	if (calc_hum > 100000) /* Cap at 100%rH */
 8001646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001648:	4a09      	ldr	r2, [pc, #36]	; (8001670 <calc_humidity+0x130>)
 800164a:	4293      	cmp	r3, r2
 800164c:	dd02      	ble.n	8001654 <calc_humidity+0x114>
		calc_hum = 100000;
 800164e:	4b08      	ldr	r3, [pc, #32]	; (8001670 <calc_humidity+0x130>)
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
 8001652:	e004      	b.n	800165e <calc_humidity+0x11e>
	else if (calc_hum < 0)
 8001654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001656:	2b00      	cmp	r3, #0
 8001658:	da01      	bge.n	800165e <calc_humidity+0x11e>
		calc_hum = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	627b      	str	r3, [r7, #36]	; 0x24

	return (uint32_t) calc_hum;
 800165e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001660:	4618      	mov	r0, r3
 8001662:	372c      	adds	r7, #44	; 0x2c
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	51eb851f 	.word	0x51eb851f
 8001670:	000186a0 	.word	0x000186a0

08001674 <calc_gas_resistance>:

/*!
 * @brief This internal API is used to calculate the Gas Resistance value.
 */
static uint32_t calc_gas_resistance(uint16_t gas_res_adc, uint8_t gas_range, const struct bme680_dev *dev)
{
 8001674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001678:	b0b0      	sub	sp, #192	; 0xc0
 800167a:	af00      	add	r7, sp, #0
 800167c:	4603      	mov	r3, r0
 800167e:	61ba      	str	r2, [r7, #24]
 8001680:	83fb      	strh	r3, [r7, #30]
 8001682:	460b      	mov	r3, r1
 8001684:	777b      	strb	r3, [r7, #29]
	int64_t var1;
	uint64_t var2;
	int64_t var3;
	uint32_t calc_gas_res;
	/**Look up table 1 for the possible gas range values */
	uint32_t lookupTable1[16] = { UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647),
 8001686:	4b5d      	ldr	r3, [pc, #372]	; (80017fc <calc_gas_resistance+0x188>)
 8001688:	f107 0564 	add.w	r5, r7, #100	; 0x64
 800168c:	461c      	mov	r4, r3
 800168e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001690:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001692:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001694:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001696:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001698:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800169a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800169e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2130303777),
		UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2143188679), UINT32_C(2136746228),
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2147483647) };
	/**Look up table 2 for the possible gas range values */
	uint32_t lookupTable2[16] = { UINT32_C(4096000000), UINT32_C(2048000000), UINT32_C(1024000000), UINT32_C(512000000),
 80016a2:	4b57      	ldr	r3, [pc, #348]	; (8001800 <calc_gas_resistance+0x18c>)
 80016a4:	f107 0524 	add.w	r5, r7, #36	; 0x24
 80016a8:	461c      	mov	r4, r3
 80016aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80016ba:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(255744255), UINT32_C(127110228), UINT32_C(64000000), UINT32_C(32258064), UINT32_C(16016016),
		UINT32_C(8000000), UINT32_C(4000000), UINT32_C(2000000), UINT32_C(1000000), UINT32_C(500000),
		UINT32_C(250000), UINT32_C(125000) };

	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	f993 3036 	ldrsb.w	r3, [r3, #54]	; 0x36
 80016c4:	b25c      	sxtb	r4, r3
 80016c6:	ea4f 75e4 	mov.w	r5, r4, asr #31
 80016ca:	4622      	mov	r2, r4
 80016cc:	462b      	mov	r3, r5
 80016ce:	f04f 0000 	mov.w	r0, #0
 80016d2:	f04f 0100 	mov.w	r1, #0
 80016d6:	0099      	lsls	r1, r3, #2
 80016d8:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80016dc:	0090      	lsls	r0, r2, #2
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	1911      	adds	r1, r2, r4
 80016e4:	6139      	str	r1, [r7, #16]
 80016e6:	416b      	adcs	r3, r5
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	f240 523c 	movw	r2, #1340	; 0x53c
 80016ee:	f04f 0300 	mov.w	r3, #0
 80016f2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016f6:	4621      	mov	r1, r4
 80016f8:	eb11 0802 	adds.w	r8, r1, r2
 80016fc:	4629      	mov	r1, r5
 80016fe:	eb41 0903 	adc.w	r9, r1, r3
		((int64_t) lookupTable1[gas_range])) >> 16;
 8001702:	7f7b      	ldrb	r3, [r7, #29]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800170a:	4413      	add	r3, r2
 800170c:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8001710:	461a      	mov	r2, r3
 8001712:	f04f 0300 	mov.w	r3, #0
	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 8001716:	fb02 f009 	mul.w	r0, r2, r9
 800171a:	fb08 f103 	mul.w	r1, r8, r3
 800171e:	1844      	adds	r4, r0, r1
 8001720:	fba8 0102 	umull	r0, r1, r8, r2
 8001724:	1863      	adds	r3, r4, r1
 8001726:	4619      	mov	r1, r3
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	f04f 0300 	mov.w	r3, #0
 8001730:	0c02      	lsrs	r2, r0, #16
 8001732:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001736:	140b      	asrs	r3, r1, #16
 8001738:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
	var2 = (((int64_t) ((int64_t) gas_res_adc << 15) - (int64_t) (16777216)) + var1);
 800173c:	8bf8      	ldrh	r0, [r7, #30]
 800173e:	f04f 0100 	mov.w	r1, #0
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	03cb      	lsls	r3, r1, #15
 800174c:	ea43 4350 	orr.w	r3, r3, r0, lsr #17
 8001750:	03c2      	lsls	r2, r0, #15
 8001752:	f112 4a7f 	adds.w	sl, r2, #4278190080	; 0xff000000
 8001756:	f143 3bff 	adc.w	fp, r3, #4294967295
 800175a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800175e:	eb1a 0102 	adds.w	r1, sl, r2
 8001762:	60b9      	str	r1, [r7, #8]
 8001764:	eb4b 0303 	adc.w	r3, fp, r3
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800176e:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
	var3 = (((int64_t) lookupTable2[gas_range] * (int64_t) var1) >> 9);
 8001772:	7f7b      	ldrb	r3, [r7, #29]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 800177a:	4413      	add	r3, r2
 800177c:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001780:	461a      	mov	r2, r3
 8001782:	f04f 0300 	mov.w	r3, #0
 8001786:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800178a:	fb03 f001 	mul.w	r0, r3, r1
 800178e:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8001792:	fb02 f101 	mul.w	r1, r2, r1
 8001796:	1844      	adds	r4, r0, r1
 8001798:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800179c:	fba1 0102 	umull	r0, r1, r1, r2
 80017a0:	1863      	adds	r3, r4, r1
 80017a2:	4619      	mov	r1, r3
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	0a42      	lsrs	r2, r0, #9
 80017ae:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 80017b2:	124b      	asrs	r3, r1, #9
 80017b4:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	calc_gas_res = (uint32_t) ((var3 + ((int64_t) var2 >> 1)) / (int64_t) var2);
 80017b8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	f04f 0300 	mov.w	r3, #0
 80017c4:	0842      	lsrs	r2, r0, #1
 80017c6:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 80017ca:	104b      	asrs	r3, r1, #1
 80017cc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80017d0:	1814      	adds	r4, r2, r0
 80017d2:	603c      	str	r4, [r7, #0]
 80017d4:	414b      	adcs	r3, r1
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80017dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017e0:	f7fe fcfe 	bl	80001e0 <__aeabi_ldivmod>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4613      	mov	r3, r2
 80017ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	return calc_gas_res;
 80017ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	37c0      	adds	r7, #192	; 0xc0
 80017f6:	46bd      	mov	sp, r7
 80017f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017fc:	08007a10 	.word	0x08007a10
 8001800:	08007a50 	.word	0x08007a50

08001804 <calc_heater_res>:

/*!
 * @brief This internal API is used to calculate the Heat Resistance value.
 */
static uint8_t calc_heater_res(uint16_t temp, const struct bme680_dev *dev)
{
 8001804:	b480      	push	{r7}
 8001806:	b08b      	sub	sp, #44	; 0x2c
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	80fb      	strh	r3, [r7, #6]
	int32_t var3;
	int32_t var4;
	int32_t var5;
	int32_t heatr_res_x100;

	if (temp > 400) /* Cap temperature */
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001816:	d902      	bls.n	800181e <calc_heater_res+0x1a>
		temp = 400;
 8001818:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800181c:	80fb      	strh	r3, [r7, #6]

	var1 = (((int32_t) dev->amb_temp * dev->calib.par_gh3) / 1000) * 256;
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001824:	461a      	mov	r2, r3
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800182c:	fb03 f302 	mul.w	r3, r3, r2
 8001830:	4a2f      	ldr	r2, [pc, #188]	; (80018f0 <calc_heater_res+0xec>)
 8001832:	fb82 1203 	smull	r1, r2, r2, r3
 8001836:	1192      	asrs	r2, r2, #6
 8001838:	17db      	asrs	r3, r3, #31
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	021b      	lsls	r3, r3, #8
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
	var2 = (dev->calib.par_gh1 + 784) * (((((dev->calib.par_gh2 + 154009) * temp * 5) / 100) + 3276800) / 10);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8001846:	f503 7244 	add.w	r2, r3, #784	; 0x310
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001850:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 8001854:	f203 1399 	addw	r3, r3, #409	; 0x199
 8001858:	88f9      	ldrh	r1, [r7, #6]
 800185a:	fb01 f303 	mul.w	r3, r1, r3
 800185e:	4925      	ldr	r1, [pc, #148]	; (80018f4 <calc_heater_res+0xf0>)
 8001860:	fb81 0103 	smull	r0, r1, r1, r3
 8001864:	10c9      	asrs	r1, r1, #3
 8001866:	17db      	asrs	r3, r3, #31
 8001868:	1acb      	subs	r3, r1, r3
 800186a:	f503 1348 	add.w	r3, r3, #3276800	; 0x320000
 800186e:	4921      	ldr	r1, [pc, #132]	; (80018f4 <calc_heater_res+0xf0>)
 8001870:	fb81 0103 	smull	r0, r1, r1, r3
 8001874:	1089      	asrs	r1, r1, #2
 8001876:	17db      	asrs	r3, r3, #31
 8001878:	1acb      	subs	r3, r1, r3
 800187a:	fb03 f302 	mul.w	r3, r3, r2
 800187e:	623b      	str	r3, [r7, #32]
	var3 = var1 + (var2 / 2);
 8001880:	6a3b      	ldr	r3, [r7, #32]
 8001882:	0fda      	lsrs	r2, r3, #31
 8001884:	4413      	add	r3, r2
 8001886:	105b      	asrs	r3, r3, #1
 8001888:	461a      	mov	r2, r3
 800188a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188c:	4413      	add	r3, r2
 800188e:	61fb      	str	r3, [r7, #28]
	var4 = (var3 / (dev->calib.res_heat_range + 4));
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001896:	3304      	adds	r3, #4
 8001898:	69fa      	ldr	r2, [r7, #28]
 800189a:	fb92 f3f3 	sdiv	r3, r2, r3
 800189e:	61bb      	str	r3, [r7, #24]
	var5 = (131 * dev->calib.res_heat_val) + 65536;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 80018a6:	461a      	mov	r2, r3
 80018a8:	4613      	mov	r3, r2
 80018aa:	019b      	lsls	r3, r3, #6
 80018ac:	4413      	add	r3, r2
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	4413      	add	r3, r2
 80018b2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80018b6:	617b      	str	r3, [r7, #20]
	heatr_res_x100 = (int32_t) (((var4 / var5) - 250) * 34);
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80018c0:	f1a3 02fa 	sub.w	r2, r3, #250	; 0xfa
 80018c4:	4613      	mov	r3, r2
 80018c6:	011b      	lsls	r3, r3, #4
 80018c8:	4413      	add	r3, r2
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	613b      	str	r3, [r7, #16]
	heatr_res = (uint8_t) ((heatr_res_x100 + 50) / 100);
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	3332      	adds	r3, #50	; 0x32
 80018d2:	4a09      	ldr	r2, [pc, #36]	; (80018f8 <calc_heater_res+0xf4>)
 80018d4:	fb82 1203 	smull	r1, r2, r2, r3
 80018d8:	1152      	asrs	r2, r2, #5
 80018da:	17db      	asrs	r3, r3, #31
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	73fb      	strb	r3, [r7, #15]

	return heatr_res;
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	372c      	adds	r7, #44	; 0x2c
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	10624dd3 	.word	0x10624dd3
 80018f4:	66666667 	.word	0x66666667
 80018f8:	51eb851f 	.word	0x51eb851f

080018fc <calc_heater_dur>:

/*!
 * @brief This internal API is used to calculate the Heat duration value.
 */
static uint8_t calc_heater_dur(uint16_t dur)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
	uint8_t factor = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	73fb      	strb	r3, [r7, #15]
	uint8_t durval;

	if (dur >= 0xfc0) {
 800190a:	88fb      	ldrh	r3, [r7, #6]
 800190c:	f5b3 6f7c 	cmp.w	r3, #4032	; 0xfc0
 8001910:	d308      	bcc.n	8001924 <calc_heater_dur+0x28>
		durval = 0xff; /* Max duration*/
 8001912:	23ff      	movs	r3, #255	; 0xff
 8001914:	73bb      	strb	r3, [r7, #14]
 8001916:	e00f      	b.n	8001938 <calc_heater_dur+0x3c>
	} else {
		while (dur > 0x3F) {
			dur = dur / 4;
 8001918:	88fb      	ldrh	r3, [r7, #6]
 800191a:	089b      	lsrs	r3, r3, #2
 800191c:	80fb      	strh	r3, [r7, #6]
			factor += 1;
 800191e:	7bfb      	ldrb	r3, [r7, #15]
 8001920:	3301      	adds	r3, #1
 8001922:	73fb      	strb	r3, [r7, #15]
		while (dur > 0x3F) {
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	2b3f      	cmp	r3, #63	; 0x3f
 8001928:	d8f6      	bhi.n	8001918 <calc_heater_dur+0x1c>
		}
		durval = (uint8_t) (dur + (factor * 64));
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	b2da      	uxtb	r2, r3
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	019b      	lsls	r3, r3, #6
 8001932:	b2db      	uxtb	r3, r3
 8001934:	4413      	add	r3, r2
 8001936:	73bb      	strb	r3, [r7, #14]
	}

	return durval;
 8001938:	7bbb      	ldrb	r3, [r7, #14]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3714      	adds	r7, #20
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr

08001946 <read_field_data>:

/*!
 * @brief This internal API is used to calculate the field data of sensor.
 */
static int8_t read_field_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b08a      	sub	sp, #40	; 0x28
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
 800194e:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t buff[BME680_FIELD_LENGTH] = { 0 };
 8001950:	2300      	movs	r3, #0
 8001952:	60bb      	str	r3, [r7, #8]
 8001954:	f107 030c 	add.w	r3, r7, #12
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t gas_range;
	uint32_t adc_temp;
	uint32_t adc_pres;
	uint16_t adc_hum;
	uint16_t adc_gas_res;
	uint8_t tries = 10;
 8001962:	230a      	movs	r3, #10
 8001964:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001968:	6838      	ldr	r0, [r7, #0]
 800196a:	f000 f975 	bl	8001c58 <null_ptr_check>
 800196e:	4603      	mov	r3, r0
 8001970:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	do {
		if (rslt == BME680_OK) {
 8001974:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001978:	2b00      	cmp	r3, #0
 800197a:	f040 8087 	bne.w	8001a8c <read_field_data+0x146>
			rslt = bme680_get_regs(((uint8_t) (BME680_FIELD0_ADDR)), buff, (uint16_t) BME680_FIELD_LENGTH,
 800197e:	f107 0108 	add.w	r1, r7, #8
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	220f      	movs	r2, #15
 8001986:	201d      	movs	r0, #29
 8001988:	f7fe ff62 	bl	8000850 <bme680_get_regs>
 800198c:	4603      	mov	r3, r0
 800198e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				dev);

			data->status = buff[0] & BME680_NEW_DATA_MSK;
 8001992:	7a3b      	ldrb	r3, [r7, #8]
 8001994:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001998:	b2da      	uxtb	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	701a      	strb	r2, [r3, #0]
			data->gas_index = buff[0] & BME680_GAS_INDEX_MSK;
 800199e:	7a3b      	ldrb	r3, [r7, #8]
 80019a0:	f003 030f 	and.w	r3, r3, #15
 80019a4:	b2da      	uxtb	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	705a      	strb	r2, [r3, #1]
			data->meas_index = buff[1];
 80019aa:	7a7a      	ldrb	r2, [r7, #9]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	709a      	strb	r2, [r3, #2]

			/* read the raw data from the sensor */
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 80019b0:	7abb      	ldrb	r3, [r7, #10]
 80019b2:	031a      	lsls	r2, r3, #12
 80019b4:	7afb      	ldrb	r3, [r7, #11]
 80019b6:	011b      	lsls	r3, r3, #4
 80019b8:	4313      	orrs	r3, r2
				| ((uint32_t) buff[4] / 16));
 80019ba:	7b3a      	ldrb	r2, [r7, #12]
 80019bc:	0912      	lsrs	r2, r2, #4
 80019be:	b2d2      	uxtb	r2, r2
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	623b      	str	r3, [r7, #32]
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 80019c4:	7b7b      	ldrb	r3, [r7, #13]
 80019c6:	031a      	lsls	r2, r3, #12
 80019c8:	7bbb      	ldrb	r3, [r7, #14]
 80019ca:	011b      	lsls	r3, r3, #4
 80019cc:	4313      	orrs	r3, r2
				| ((uint32_t) buff[7] / 16));
 80019ce:	7bfa      	ldrb	r2, [r7, #15]
 80019d0:	0912      	lsrs	r2, r2, #4
 80019d2:	b2d2      	uxtb	r2, r2
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61fb      	str	r3, [r7, #28]
			adc_hum = (uint16_t) (((uint32_t) buff[8] * 256) | (uint32_t) buff[9]);
 80019d8:	7c3b      	ldrb	r3, [r7, #16]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	021b      	lsls	r3, r3, #8
 80019de:	b29a      	uxth	r2, r3
 80019e0:	7c7b      	ldrb	r3, [r7, #17]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	4313      	orrs	r3, r2
 80019e6:	837b      	strh	r3, [r7, #26]
			adc_gas_res = (uint16_t) ((uint32_t) buff[13] * 4 | (((uint32_t) buff[14]) / 64));
 80019e8:	7d7b      	ldrb	r3, [r7, #21]
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	7dbb      	ldrb	r3, [r7, #22]
 80019f2:	099b      	lsrs	r3, r3, #6
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	4313      	orrs	r3, r2
 80019fa:	833b      	strh	r3, [r7, #24]
			gas_range = buff[14] & BME680_GAS_RANGE_MSK;
 80019fc:	7dbb      	ldrb	r3, [r7, #22]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	75fb      	strb	r3, [r7, #23]

			data->status |= buff[14] & BME680_GASM_VALID_MSK;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	b25a      	sxtb	r2, r3
 8001a0a:	7dbb      	ldrb	r3, [r7, #22]
 8001a0c:	b25b      	sxtb	r3, r3
 8001a0e:	f003 0320 	and.w	r3, r3, #32
 8001a12:	b25b      	sxtb	r3, r3
 8001a14:	4313      	orrs	r3, r2
 8001a16:	b25b      	sxtb	r3, r3
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	701a      	strb	r2, [r3, #0]
			data->status |= buff[14] & BME680_HEAT_STAB_MSK;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	b25a      	sxtb	r2, r3
 8001a24:	7dbb      	ldrb	r3, [r7, #22]
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	f003 0310 	and.w	r3, r3, #16
 8001a2c:	b25b      	sxtb	r3, r3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	701a      	strb	r2, [r3, #0]

			if (data->status & BME680_NEW_DATA_MSK) {
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	b25b      	sxtb	r3, r3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	da20      	bge.n	8001a84 <read_field_data+0x13e>
				data->temperature = calc_temperature(adc_temp, dev);
 8001a42:	6839      	ldr	r1, [r7, #0]
 8001a44:	69f8      	ldr	r0, [r7, #28]
 8001a46:	f7ff fc49 	bl	80012dc <calc_temperature>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	809a      	strh	r2, [r3, #4]
				data->pressure = calc_pressure(adc_pres, dev);
 8001a52:	6839      	ldr	r1, [r7, #0]
 8001a54:	6a38      	ldr	r0, [r7, #32]
 8001a56:	f7ff fcc6 	bl	80013e6 <calc_pressure>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
				data->humidity = calc_humidity(adc_hum, dev);
 8001a60:	8b7b      	ldrh	r3, [r7, #26]
 8001a62:	6839      	ldr	r1, [r7, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fd6b 	bl	8001540 <calc_humidity>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	60da      	str	r2, [r3, #12]
				data->gas_resistance = calc_gas_resistance(adc_gas_res, gas_range, dev);
 8001a70:	7df9      	ldrb	r1, [r7, #23]
 8001a72:	8b3b      	ldrh	r3, [r7, #24]
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fdfc 	bl	8001674 <calc_gas_resistance>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	611a      	str	r2, [r3, #16]
				break;
 8001a82:	e00d      	b.n	8001aa0 <read_field_data+0x15a>
			}
			/* Delay to poll the data */
			dev->delay_ms(BME680_POLL_PERIOD_MS);
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a88:	200a      	movs	r0, #10
 8001a8a:	4798      	blx	r3
		}
		tries--;
 8001a8c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001a90:	3b01      	subs	r3, #1
 8001a92:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	} while (tries);
 8001a96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f47f af6a 	bne.w	8001974 <read_field_data+0x2e>

	if (!tries)
 8001aa0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d102      	bne.n	8001aae <read_field_data+0x168>
		rslt = BME680_W_NO_NEW_DATA;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return rslt;
 8001aae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3728      	adds	r7, #40	; 0x28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <set_mem_page>:

/*!
 * @brief This internal API is used to set the memory page based on register address.
 */
static int8_t set_mem_page(uint8_t reg_addr, struct bme680_dev *dev)
{
 8001aba:	b590      	push	{r4, r7, lr}
 8001abc:	b085      	sub	sp, #20
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	6039      	str	r1, [r7, #0]
 8001ac4:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg;
	uint8_t mem_page;

	/* Check for null pointers in the device structure*/
	rslt = null_ptr_check(dev);
 8001ac6:	6838      	ldr	r0, [r7, #0]
 8001ac8:	f000 f8c6 	bl	8001c58 <null_ptr_check>
 8001acc:	4603      	mov	r3, r0
 8001ace:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001ad0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d14f      	bne.n	8001b78 <set_mem_page+0xbe>
		if (reg_addr > 0x7f)
 8001ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	da02      	bge.n	8001ae6 <set_mem_page+0x2c>
			mem_page = BME680_MEM_PAGE1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73bb      	strb	r3, [r7, #14]
 8001ae4:	e001      	b.n	8001aea <set_mem_page+0x30>
		else
			mem_page = BME680_MEM_PAGE0;
 8001ae6:	2310      	movs	r3, #16
 8001ae8:	73bb      	strb	r3, [r7, #14]

		if (mem_page != dev->mem_page) {
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	78db      	ldrb	r3, [r3, #3]
 8001aee:	7bba      	ldrb	r2, [r7, #14]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d041      	beq.n	8001b78 <set_mem_page+0xbe>
			dev->mem_page = mem_page;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	7bba      	ldrb	r2, [r7, #14]
 8001af8:	70da      	strb	r2, [r3, #3]

			dev->com_rslt = dev->read(dev->dev_id, BME680_MEM_PAGE_ADDR | BME680_SPI_RD_MSK, &reg, 1);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	7858      	ldrb	r0, [r3, #1]
 8001b02:	f107 020d 	add.w	r2, r7, #13
 8001b06:	2301      	movs	r3, #1
 8001b08:	21f3      	movs	r1, #243	; 0xf3
 8001b0a:	47a0      	blx	r4
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	461a      	mov	r2, r3
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			if (dev->com_rslt != 0)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <set_mem_page+0x6a>
				rslt = BME680_E_COM_FAIL;
 8001b20:	23fe      	movs	r3, #254	; 0xfe
 8001b22:	73fb      	strb	r3, [r7, #15]

			if (rslt == BME680_OK) {
 8001b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d125      	bne.n	8001b78 <set_mem_page+0xbe>
				reg = reg & (~BME680_MEM_PAGE_MSK);
 8001b2c:	7b7b      	ldrb	r3, [r7, #13]
 8001b2e:	f023 0310 	bic.w	r3, r3, #16
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	737b      	strb	r3, [r7, #13]
				reg = reg | (dev->mem_page & BME680_MEM_PAGE_MSK);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	78db      	ldrb	r3, [r3, #3]
 8001b3a:	b25b      	sxtb	r3, r3
 8001b3c:	f003 0310 	and.w	r3, r3, #16
 8001b40:	b25a      	sxtb	r2, r3
 8001b42:	7b7b      	ldrb	r3, [r7, #13]
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	4313      	orrs	r3, r2
 8001b48:	b25b      	sxtb	r3, r3
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	737b      	strb	r3, [r7, #13]

				dev->com_rslt = dev->write(dev->dev_id, BME680_MEM_PAGE_ADDR & BME680_SPI_WR_MSK,
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	7858      	ldrb	r0, [r3, #1]
 8001b56:	f107 020d 	add.w	r2, r7, #13
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	2173      	movs	r1, #115	; 0x73
 8001b5e:	47a0      	blx	r4
 8001b60:	4603      	mov	r3, r0
 8001b62:	461a      	mov	r2, r3
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
					&reg, 1);
				if (dev->com_rslt != 0)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <set_mem_page+0xbe>
					rslt = BME680_E_COM_FAIL;
 8001b74:	23fe      	movs	r3, #254	; 0xfe
 8001b76:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 8001b78:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd90      	pop	{r4, r7, pc}

08001b84 <get_mem_page>:

/*!
 * @brief This internal API is used to get the memory page based on register address.
 */
static int8_t get_mem_page(struct bme680_dev *dev)
{
 8001b84:	b590      	push	{r4, r7, lr}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 f863 	bl	8001c58 <null_ptr_check>
 8001b92:	4603      	mov	r3, r0
 8001b94:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d11b      	bne.n	8001bd6 <get_mem_page+0x52>
		dev->com_rslt = dev->read(dev->dev_id, BME680_MEM_PAGE_ADDR | BME680_SPI_RD_MSK, &reg, 1);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	7858      	ldrb	r0, [r3, #1]
 8001ba6:	f107 020e 	add.w	r2, r7, #14
 8001baa:	2301      	movs	r3, #1
 8001bac:	21f3      	movs	r1, #243	; 0xf3
 8001bae:	47a0      	blx	r4
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (dev->com_rslt != 0)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d002      	beq.n	8001bca <get_mem_page+0x46>
			rslt = BME680_E_COM_FAIL;
 8001bc4:	23fe      	movs	r3, #254	; 0xfe
 8001bc6:	73fb      	strb	r3, [r7, #15]
 8001bc8:	e005      	b.n	8001bd6 <get_mem_page+0x52>
		else
			dev->mem_page = reg & BME680_MEM_PAGE_MSK;
 8001bca:	7bbb      	ldrb	r3, [r7, #14]
 8001bcc:	f003 0310 	and.w	r3, r3, #16
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	70da      	strb	r2, [r3, #3]
	}

	return rslt;
 8001bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd90      	pop	{r4, r7, pc}

08001be2 <boundary_check>:
/*!
 * @brief This internal API is used to validate the boundary
 * conditions.
 */
static int8_t boundary_check(uint8_t *value, uint8_t min, uint8_t max, struct bme680_dev *dev)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b087      	sub	sp, #28
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	60f8      	str	r0, [r7, #12]
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	460b      	mov	r3, r1
 8001bee:	72fb      	strb	r3, [r7, #11]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	72bb      	strb	r3, [r7, #10]
	int8_t rslt = BME680_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	75fb      	strb	r3, [r7, #23]

	if (value != NULL) {
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d022      	beq.n	8001c44 <boundary_check+0x62>
		/* Check if value is below minimum value */
		if (*value < min) {
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	7afa      	ldrb	r2, [r7, #11]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d90b      	bls.n	8001c20 <boundary_check+0x3e>
			/* Auto correct the invalid value to minimum value */
			*value = min;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	7afa      	ldrb	r2, [r7, #11]
 8001c0c:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MIN_CORRECTION;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		}
		/* Check if value is above maximum value */
		if (*value > max) {
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	7aba      	ldrb	r2, [r7, #10]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d20e      	bcs.n	8001c48 <boundary_check+0x66>
			/* Auto correct the invalid value to maximum value */
			*value = max;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	7aba      	ldrb	r2, [r7, #10]
 8001c2e:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MAX_CORRECTION;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001c36:	f043 0302 	orr.w	r3, r3, #2
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001c42:	e001      	b.n	8001c48 <boundary_check+0x66>
		}
	} else {
		rslt = BME680_E_NULL_PTR;
 8001c44:	23ff      	movs	r3, #255	; 0xff
 8001c46:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001c48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	371c      	adds	r7, #28
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme680_dev *dev)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d00b      	beq.n	8001c7e <null_ptr_check+0x26>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d007      	beq.n	8001c7e <null_ptr_check+0x26>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <null_ptr_check+0x26>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d102      	bne.n	8001c84 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME680_E_NULL_PTR;
 8001c7e:	23ff      	movs	r3, #255	; 0xff
 8001c80:	73fb      	strb	r3, [r7, #15]
 8001c82:	e001      	b.n	8001c88 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME680_OK;
 8001c84:	2300      	movs	r3, #0
 8001c86:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001c88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <pmProtocolInit>:

// --------------------------------------------------------------------------------------------------------------------
// FUNCTIONS
// --------------------------------------------------------------------------------------------------------------------
int pmProtocolInit(const pmCoreUartDriver_t * driver, pmProtocolContext_t * context)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	60fb      	str	r3, [r7, #12]
    if (   (NULL != context)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d013      	beq.n	8001cd4 <pmProtocolInit+0x3c>
        && (NULL == context->driver) // If the driver is null, we can assume the module has not yet been initialized.
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10f      	bne.n	8001cd4 <pmProtocolInit+0x3c>
        && (NULL != driver)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00c      	beq.n	8001cd4 <pmProtocolInit+0x3c>
        && (NULL != driver->rx)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d008      	beq.n	8001cd4 <pmProtocolInit+0x3c>
        && (NULL != driver->tx))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d004      	beq.n	8001cd4 <pmProtocolInit+0x3c>
    {
        context->driver = driver;
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	601a      	str	r2, [r3, #0]

        rc = PM_PROTOCOL_SUCCESS;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
    }

    return rc;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <pmProtocolSendPacket>:

// --------------------------------------------------------------------------------------------------------------------
int pmProtocolSendPacket(pmProtocolRawPacket_t * tx, pmProtocolContext_t * context)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b084      	sub	sp, #16
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 8001cec:	2301      	movs	r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
    if ((NULL != context->driver) && (NULL != tx))
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d045      	beq.n	8001d84 <pmProtocolSendPacket+0xa2>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d042      	beq.n	8001d84 <pmProtocolSendPacket+0xa2>
    {
        if (!context->txInProgress)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	791b      	ldrb	r3, [r3, #4]
 8001d02:	f083 0301 	eor.w	r3, r3, #1
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d039      	beq.n	8001d80 <pmProtocolSendPacket+0x9e>
        {
            context->txInProgress = true;
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	711a      	strb	r2, [r3, #4]

            context->txBuffer[START_BYTE_OFFSET] = START_BYTE;
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	2201      	movs	r2, #1
 8001d16:	719a      	strb	r2, [r3, #6]
            context->txBuffer[LEN_BYTE_OFFSET] = tx->numBytes + PM_NUM_OVERHEAD_BYTES; // Extra 3 bytes for start, length, checksum.
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d1e:	3303      	adds	r3, #3
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	71da      	strb	r2, [r3, #7]

            (void)memcpy(&context->txBuffer[PM_NUM_OVERHEAD_BYTES - 1], tx->bytes, tx->numBytes);
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	f103 0008 	add.w	r0, r3, #8
 8001d2c:	6879      	ldr	r1, [r7, #4]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d34:	461a      	mov	r2, r3
 8001d36:	f005 fe45 	bl	80079c4 <memcpy>

            uint8_t checksum = 0x00;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	72fb      	strb	r3, [r7, #11]
            uint8_t len = context->txBuffer[LEN_BYTE_OFFSET];
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	79db      	ldrb	r3, [r3, #7]
 8001d42:	727b      	strb	r3, [r7, #9]
            for (uint8_t index = 0; index < (len - 1); index++)
 8001d44:	2300      	movs	r3, #0
 8001d46:	72bb      	strb	r3, [r7, #10]
 8001d48:	e009      	b.n	8001d5e <pmProtocolSendPacket+0x7c>
            {
                checksum += context->txBuffer[index];
 8001d4a:	7abb      	ldrb	r3, [r7, #10]
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	4413      	add	r3, r2
 8001d50:	799a      	ldrb	r2, [r3, #6]
 8001d52:	7afb      	ldrb	r3, [r7, #11]
 8001d54:	4413      	add	r3, r2
 8001d56:	72fb      	strb	r3, [r7, #11]
            for (uint8_t index = 0; index < (len - 1); index++)
 8001d58:	7abb      	ldrb	r3, [r7, #10]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	72bb      	strb	r3, [r7, #10]
 8001d5e:	7aba      	ldrb	r2, [r7, #10]
 8001d60:	7a7b      	ldrb	r3, [r7, #9]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	429a      	cmp	r2, r3
 8001d66:	dbf0      	blt.n	8001d4a <pmProtocolSendPacket+0x68>
            }
            context->txBuffer[len - 1] = ~checksum + 1;
 8001d68:	7a7b      	ldrb	r3, [r7, #9]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	7afa      	ldrb	r2, [r7, #11]
 8001d6e:	4252      	negs	r2, r2
 8001d70:	b2d1      	uxtb	r1, r2
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	4413      	add	r3, r2
 8001d76:	460a      	mov	r2, r1
 8001d78:	719a      	strb	r2, [r3, #6]

            rc = PM_PROTOCOL_SUCCESS;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	e001      	b.n	8001d84 <pmProtocolSendPacket+0xa2>
        }
        else
        {
            rc = PM_PROTOCOL_TX_IN_PROGRESS;
 8001d80:	2304      	movs	r3, #4
 8001d82:	60fb      	str	r3, [r7, #12]
        }
    }
    return rc;
 8001d84:	68fb      	ldr	r3, [r7, #12]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <pmProtocolReadPacket>:

// --------------------------------------------------------------------------------------------------------------------
int pmProtocolReadPacket(pmProtocolRawPacket_t * rx, pmProtocolContext_t * context)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	60fb      	str	r3, [r7, #12]

    if ((NULL != context->driver) && (NULL != rx))
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d035      	beq.n	8001e10 <pmProtocolReadPacket+0x82>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d032      	beq.n	8001e10 <pmProtocolReadPacket+0x82>
    {
        pmProtocolRxStates_t rxState = context->rxState;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001db0:	72fb      	strb	r3, [r7, #11]
        if (rxState == TIMEOUT_OCCURRED)
 8001db2:	7afb      	ldrb	r3, [r7, #11]
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	d106      	bne.n	8001dc6 <pmProtocolReadPacket+0x38>
        {
        	context->rxState = WAITING_FOR_START;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            rc = PM_PROTOCOL_RX_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	e024      	b.n	8001e10 <pmProtocolReadPacket+0x82>
        }
        else if (rxState == CHECKSUM_ERROR)
 8001dc6:	7afb      	ldrb	r3, [r7, #11]
 8001dc8:	2b05      	cmp	r3, #5
 8001dca:	d106      	bne.n	8001dda <pmProtocolReadPacket+0x4c>
        {
        	context->rxState = WAITING_FOR_START;
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            rc = PM_PROTOCOL_CHECKSUM_ERROR;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	e01a      	b.n	8001e10 <pmProtocolReadPacket+0x82>
        }
        else if (rxState == PAYLOAD_READY)
 8001dda:	7afb      	ldrb	r3, [r7, #11]
 8001ddc:	2b03      	cmp	r3, #3
 8001dde:	d117      	bne.n	8001e10 <pmProtocolReadPacket+0x82>
        {
            rx->numBytes = context->rxBuffer[LEN_BYTE_OFFSET] - PM_NUM_OVERHEAD_BYTES;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001de6:	3b03      	subs	r3, #3
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            (void)memcpy(rx->bytes, &context->rxBuffer[PM_NUM_OVERHEAD_BYTES - 1], rx->numBytes);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	f103 0152 	add.w	r1, r3, #82	; 0x52
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001dfe:	461a      	mov	r2, r3
 8001e00:	f005 fde0 	bl	80079c4 <memcpy>

        	context->rxState = WAITING_FOR_START;
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            rc = PM_PROTOCOL_SUCCESS;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
        }
    }

    return rc;
 8001e10:	68fb      	ldr	r3, [r7, #12]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <pmProtocolPeriodic>:

// --------------------------------------------------------------------------------------------------------------------
void pmProtocolPeriodic(uint32_t ticks_ms, pmProtocolContext_t * context)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
    if (NULL != context->driver)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 8122 	beq.w	8002074 <pmProtocolPeriodic+0x258>
    {
        // Handle transmits.
        if (context->txInProgress)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	791b      	ldrb	r3, [r3, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d04a      	beq.n	8001ece <pmProtocolPeriodic+0xb2>
        {
        	if (!context->txWaitingForAck)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	795b      	ldrb	r3, [r3, #5]
 8001e3c:	f083 0301 	eor.w	r3, r3, #1
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d010      	beq.n	8001e68 <pmProtocolPeriodic+0x4c>
        	{
        		// Transmit the first two bytes.
            	DEBUG_PRINTF("[pm_protocol_TX] Transmitted the first two bytes.\r\n");
 8001e46:	488f      	ldr	r0, [pc, #572]	; (8002084 <pmProtocolPeriodic+0x268>)
 8001e48:	f000 fb7e 	bl	8002548 <debug>
				if (0 < context->driver->tx(context->txBuffer, LEN_BYTE_OFFSET + 1))
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	683a      	ldr	r2, [r7, #0]
 8001e54:	3206      	adds	r2, #6
 8001e56:	2102      	movs	r1, #2
 8001e58:	4610      	mov	r0, r2
 8001e5a:	4798      	blx	r3
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	dd02      	ble.n	8001e68 <pmProtocolPeriodic+0x4c>
				{
					context->txWaitingForAck = true;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2201      	movs	r2, #1
 8001e66:	715a      	strb	r2, [r3, #5]
				}
        	}

        	if (context->txWaitingForAck)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	795b      	ldrb	r3, [r3, #5]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f000 8104 	beq.w	800207a <pmProtocolPeriodic+0x25e>
        	{
        		uint8_t ack[sizeof(ackBytes)];
        		if ((sizeof(ackBytes) == context->driver->rx(ack, sizeof(ack))) && (0 == memcmp(ackBytes, ack, sizeof(ackBytes))))
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f107 0208 	add.w	r2, r7, #8
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	4610      	mov	r0, r2
 8001e80:	4798      	blx	r3
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	f040 80f8 	bne.w	800207a <pmProtocolPeriodic+0x25e>
 8001e8a:	4b7f      	ldr	r3, [pc, #508]	; (8002088 <pmProtocolPeriodic+0x26c>)
 8001e8c:	781a      	ldrb	r2, [r3, #0]
 8001e8e:	f107 0308 	add.w	r3, r7, #8
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	f040 80f0 	bne.w	800207a <pmProtocolPeriodic+0x25e>
        		{
        			// Ack received, send the rest of the bytes.

                	DEBUG_PRINTF("[pm_protocol_TX] ACK received. Transmitted the rest of the bytes.\r\n");
 8001e9a:	487c      	ldr	r0, [pc, #496]	; (800208c <pmProtocolPeriodic+0x270>)
 8001e9c:	f000 fb54 	bl	8002548 <debug>

        			context->txWaitingForAck = false;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	715a      	strb	r2, [r3, #5]
        			if (0 < context->driver->tx(&context->txBuffer[LEN_BYTE_OFFSET + 1], context->txBuffer[LEN_BYTE_OFFSET] - 2))
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	f102 0008 	add.w	r0, r2, #8
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	79d2      	ldrb	r2, [r2, #7]
 8001eb6:	3a02      	subs	r2, #2
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	4611      	mov	r1, r2
 8001ebc:	4798      	blx	r3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	f340 80da 	ble.w	800207a <pmProtocolPeriodic+0x25e>
        			{
        				context->txInProgress = false; // Transmit completed.
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	711a      	strb	r2, [r3, #4]
				default:
					break;
			}
		}
    }
}
 8001ecc:	e0d5      	b.n	800207a <pmProtocolPeriodic+0x25e>
			switch(context->rxState)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <pmProtocolPeriodic+0xc2>
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d06d      	beq.n	8001fb8 <pmProtocolPeriodic+0x19c>
					break;
 8001edc:	e0cd      	b.n	800207a <pmProtocolPeriodic+0x25e>
					if (2 == context->driver->rx(context->rxBuffer, 2))
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	3250      	adds	r2, #80	; 0x50
 8001ee8:	2102      	movs	r1, #2
 8001eea:	4610      	mov	r0, r2
 8001eec:	4798      	blx	r3
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	f040 80c1 	bne.w	8002078 <pmProtocolPeriodic+0x25c>
						if (context->rxBuffer[START_BYTE_OFFSET] == START_BYTE)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	f040 80bb 	bne.w	8002078 <pmProtocolPeriodic+0x25c>
							DEBUG_PRINTF("[pm_protocol_RX] Received a start byte.\r\n");
 8001f02:	4863      	ldr	r0, [pc, #396]	; (8002090 <pmProtocolPeriodic+0x274>)
 8001f04:	f000 fb20 	bl	8002548 <debug>
							context->rxStartTicks = ticks_ms;
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	64da      	str	r2, [r3, #76]	; 0x4c
							context->rxBytes = 1;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2201      	movs	r2, #1
 8001f12:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
							context->rxLen = context->rxBuffer[LEN_BYTE_OFFSET];
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
							if ((context->rxLen >= PM_NUM_OVERHEAD_BYTES) && (context->rxLen <= MAX_RX_BYTES))
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d93d      	bls.n	8001fa8 <pmProtocolPeriodic+0x18c>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001f32:	2b43      	cmp	r3, #67	; 0x43
 8001f34:	d838      	bhi.n	8001fa8 <pmProtocolPeriodic+0x18c>
								uint8_t ack = PM_PROTOCOL_ACK_BYTE;
 8001f36:	2355      	movs	r3, #85	; 0x55
 8001f38:	733b      	strb	r3, [r7, #12]
								DEBUG_PRINTF("[pm_protocol_RX] Received a length byte. Transmitting ACK.\r\n");
 8001f3a:	4856      	ldr	r0, [pc, #344]	; (8002094 <pmProtocolPeriodic+0x278>)
 8001f3c:	f000 fb04 	bl	8002548 <debug>
								context->rxBytes = 2;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	2202      	movs	r2, #2
 8001f44:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
								context->rxState = WAITING_FOR_DATA;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
								if (sizeof(ackBytes) != context->driver->tx(ackBytes, sizeof(ackBytes)))
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2101      	movs	r1, #1
 8001f58:	484b      	ldr	r0, [pc, #300]	; (8002088 <pmProtocolPeriodic+0x26c>)
 8001f5a:	4798      	blx	r3
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d002      	beq.n	8001f68 <pmProtocolPeriodic+0x14c>
									DEBUG_PRINTF("[pm_protocol_TX] Failed to transmit ACK.\r\n");
 8001f62:	484d      	ldr	r0, [pc, #308]	; (8002098 <pmProtocolPeriodic+0x27c>)
 8001f64:	f000 faf0 	bl	8002548 <debug>
								uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
 8001f74:	3250      	adds	r2, #80	; 0x50
 8001f76:	6839      	ldr	r1, [r7, #0]
 8001f78:	1888      	adds	r0, r1, r2
									context->rxLen - context->rxBytes);
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	f892 104a 	ldrb.w	r1, [r2, #74]	; 0x4a
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
								uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8001f86:	1a8a      	subs	r2, r1, r2
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	4611      	mov	r1, r2
 8001f8c:	4798      	blx	r3
 8001f8e:	4603      	mov	r3, r0
 8001f90:	72fb      	strb	r3, [r7, #11]
								context->rxBytes += rxBytes;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8001f98:	7afb      	ldrb	r3, [r7, #11]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
							{
 8001fa4:	bf00      	nop
					break;
 8001fa6:	e067      	b.n	8002078 <pmProtocolPeriodic+0x25c>
								DEBUG_PRINTF("[pm_protocol_RX] Received an invalid length byte.\r\n");
 8001fa8:	483c      	ldr	r0, [pc, #240]	; (800209c <pmProtocolPeriodic+0x280>)
 8001faa:	f000 facd 	bl	8002548 <debug>
								context->rxState = CHECKSUM_ERROR;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2205      	movs	r2, #5
 8001fb2:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 8001fb6:	e05f      	b.n	8002078 <pmProtocolPeriodic+0x25c>
					if (context->rxBytes >= context->rxLen)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d32b      	bcc.n	8002020 <pmProtocolPeriodic+0x204>
						DEBUG_PRINTF("[pm_protocol_RX] Received a full payload. Processing.\r\n");
 8001fc8:	4835      	ldr	r0, [pc, #212]	; (80020a0 <pmProtocolPeriodic+0x284>)
 8001fca:	f000 fabd 	bl	8002548 <debug>
						uint8_t checksum = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
						for (uint8_t ix = 0; ix < context->rxLen; ix++)
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	73bb      	strb	r3, [r7, #14]
 8001fd6:	e00a      	b.n	8001fee <pmProtocolPeriodic+0x1d2>
							checksum += context->rxBuffer[ix];
 8001fd8:	7bbb      	ldrb	r3, [r7, #14]
 8001fda:	683a      	ldr	r2, [r7, #0]
 8001fdc:	4413      	add	r3, r2
 8001fde:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	73fb      	strb	r3, [r7, #15]
						for (uint8_t ix = 0; ix < context->rxLen; ix++)
 8001fe8:	7bbb      	ldrb	r3, [r7, #14]
 8001fea:	3301      	adds	r3, #1
 8001fec:	73bb      	strb	r3, [r7, #14]
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8001ff4:	7bba      	ldrb	r2, [r7, #14]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d3ee      	bcc.n	8001fd8 <pmProtocolPeriodic+0x1bc>
						if (checksum == 0)
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d107      	bne.n	8002010 <pmProtocolPeriodic+0x1f4>
							DEBUG_PRINTF("[pm_protocol_RX] Received a payload.\r\n");
 8002000:	4828      	ldr	r0, [pc, #160]	; (80020a4 <pmProtocolPeriodic+0x288>)
 8002002:	f000 faa1 	bl	8002548 <debug>
							context->rxState = PAYLOAD_READY;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	2203      	movs	r2, #3
 800200a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 800200e:	e034      	b.n	800207a <pmProtocolPeriodic+0x25e>
							DEBUG_PRINTF("[pm_protocol_RX] Received a payload with checksum error.\r\n");
 8002010:	4825      	ldr	r0, [pc, #148]	; (80020a8 <pmProtocolPeriodic+0x28c>)
 8002012:	f000 fa99 	bl	8002548 <debug>
							context->rxState = CHECKSUM_ERROR;
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	2205      	movs	r2, #5
 800201a:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 800201e:	e02c      	b.n	800207a <pmProtocolPeriodic+0x25e>
						if ((ticks_ms - context->rxStartTicks) > END_OF_PACKET_TIMEOUT_ms)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2bfa      	cmp	r3, #250	; 0xfa
 800202a:	d904      	bls.n	8002036 <pmProtocolPeriodic+0x21a>
							context->rxState = TIMEOUT_OCCURRED;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	2204      	movs	r2, #4
 8002030:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
					break;
 8002034:	e021      	b.n	800207a <pmProtocolPeriodic+0x25e>
							uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
 8002042:	3250      	adds	r2, #80	; 0x50
 8002044:	6839      	ldr	r1, [r7, #0]
 8002046:	1888      	adds	r0, r1, r2
								context->rxLen - context->rxBytes);
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	f892 104a 	ldrb.w	r1, [r2, #74]	; 0x4a
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	f892 204b 	ldrb.w	r2, [r2, #75]	; 0x4b
							uint8_t rxBytes = context->driver->rx(&context->rxBuffer[context->rxBytes],
 8002054:	1a8a      	subs	r2, r1, r2
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	4611      	mov	r1, r2
 800205a:	4798      	blx	r3
 800205c:	4603      	mov	r3, r0
 800205e:	737b      	strb	r3, [r7, #13]
							context->rxBytes += rxBytes;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8002066:	7b7b      	ldrb	r3, [r7, #13]
 8002068:	4413      	add	r3, r2
 800206a:	b2da      	uxtb	r2, r3
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
					break;
 8002072:	e002      	b.n	800207a <pmProtocolPeriodic+0x25e>
		}
 8002074:	bf00      	nop
 8002076:	e000      	b.n	800207a <pmProtocolPeriodic+0x25e>
					break;
 8002078:	bf00      	nop
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	08007a90 	.word	0x08007a90
 8002088:	08007e94 	.word	0x08007e94
 800208c:	08007ac4 	.word	0x08007ac4
 8002090:	08007b08 	.word	0x08007b08
 8002094:	08007b34 	.word	0x08007b34
 8002098:	08007b74 	.word	0x08007b74
 800209c:	08007ba0 	.word	0x08007ba0
 80020a0:	08007bd4 	.word	0x08007bd4
 80020a4:	08007c0c 	.word	0x08007c0c
 80020a8:	08007c34 	.word	0x08007c34

080020ac <pmProtocolSend>:

// --------------------------------------------------------------------------------------------------------------------
int pmProtocolSend(pmCmdPayloadDefinition_t * tx, pmProtocolContext_t * context)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b094      	sub	sp, #80	; 0x50
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 80020b6:	2301      	movs	r3, #1
 80020b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    pmProtocolRawPacket_t rawTx;
    if (tx->commandCode < 0x7F) // This is a master transmitting.
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b7e      	cmp	r3, #126	; 0x7e
 80020c0:	d81e      	bhi.n	8002100 <pmProtocolSend+0x54>
    {
        switch (tx->commandCode)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	dc02      	bgt.n	80020d0 <pmProtocolSend+0x24>
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	da03      	bge.n	80020d6 <pmProtocolSend+0x2a>

                rc = PM_PROTOCOL_SUCCESS;
                break;
            }
            default:
                break;
 80020ce:	e0e3      	b.n	8002298 <pmProtocolSend+0x1ec>
        switch (tx->commandCode)
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d009      	beq.n	80020e8 <pmProtocolSend+0x3c>
                break;
 80020d4:	e0e0      	b.n	8002298 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	723b      	strb	r3, [r7, #8]
                rawTx.numBytes = 1;
 80020dc:	2301      	movs	r3, #1
 80020de:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 80020e2:	2300      	movs	r3, #0
 80020e4:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 80020e6:	e0d7      	b.n	8002298 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->writeStatus.status;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	791b      	ldrb	r3, [r3, #4]
 80020f2:	727b      	strb	r3, [r7, #9]
                rawTx.numBytes = 2;
 80020f4:	2302      	movs	r3, #2
 80020f6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 80020fa:	2300      	movs	r3, #0
 80020fc:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 80020fe:	e0cb      	b.n	8002298 <pmProtocolSend+0x1ec>
        }
    }
    else // This is a slave transmitting.
    {
        switch (tx->commandCode & 0x7F)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002108:	2b03      	cmp	r3, #3
 800210a:	dc11      	bgt.n	8002130 <pmProtocolSend+0x84>
 800210c:	2b00      	cmp	r3, #0
 800210e:	f2c0 80c2 	blt.w	8002296 <pmProtocolSend+0x1ea>
 8002112:	2b03      	cmp	r3, #3
 8002114:	f200 80bf 	bhi.w	8002296 <pmProtocolSend+0x1ea>
 8002118:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <pmProtocolSend+0x74>)
 800211a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211e:	bf00      	nop
 8002120:	08002139 	.word	0x08002139
 8002124:	08002171 	.word	0x08002171
 8002128:	080021a9 	.word	0x080021a9
 800212c:	08002273 	.word	0x08002273
 8002130:	2b7f      	cmp	r3, #127	; 0x7f
 8002132:	f000 80aa 	beq.w	800228a <pmProtocolSend+0x1de>
                rawTx.numBytes = 1;
                rc = PM_PROTOCOL_SUCCESS;
                break;
            }
            default:
                break;
 8002136:	e0ae      	b.n	8002296 <pmProtocolSend+0x1ea>
                rawTx.bytes[0] = tx->commandCode;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->protocolInfo.protocolIdentifier & 0xFF;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	b2db      	uxtb	r3, r3
 8002144:	727b      	strb	r3, [r7, #9]
                rawTx.bytes[2] = (tx->protocolInfo.protocolIdentifier >> 8)  & 0xFF;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	0a1b      	lsrs	r3, r3, #8
 800214c:	b2db      	uxtb	r3, r3
 800214e:	72bb      	strb	r3, [r7, #10]
                rawTx.bytes[3] = (tx->protocolInfo.protocolIdentifier >> 16) & 0xFF;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	0c1b      	lsrs	r3, r3, #16
 8002156:	b2db      	uxtb	r3, r3
 8002158:	72fb      	strb	r3, [r7, #11]
                rawTx.bytes[4] = (tx->protocolInfo.protocolIdentifier >> 24) & 0xFF;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	0e1b      	lsrs	r3, r3, #24
 8002160:	b2db      	uxtb	r3, r3
 8002162:	733b      	strb	r3, [r7, #12]
                rawTx.numBytes = 5;
 8002164:	2305      	movs	r3, #5
 8002166:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 800216a:	2300      	movs	r3, #0
 800216c:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 800216e:	e093      	b.n	8002298 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->clusterId.clusterIdentifier & 0xFF;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	b2db      	uxtb	r3, r3
 800217c:	727b      	strb	r3, [r7, #9]
                rawTx.bytes[2] = (tx->clusterId.clusterIdentifier >> 8)  & 0xFF;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	b2db      	uxtb	r3, r3
 8002186:	72bb      	strb	r3, [r7, #10]
                rawTx.bytes[3] = (tx->clusterId.clusterIdentifier >> 16) & 0xFF;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	0c1b      	lsrs	r3, r3, #16
 800218e:	b2db      	uxtb	r3, r3
 8002190:	72fb      	strb	r3, [r7, #11]
                rawTx.bytes[4] = (tx->clusterId.clusterIdentifier >> 24) & 0xFF;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	0e1b      	lsrs	r3, r3, #24
 8002198:	b2db      	uxtb	r3, r3
 800219a:	733b      	strb	r3, [r7, #12]
                rawTx.numBytes = 5;
 800219c:	2305      	movs	r3, #5
 800219e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 80021a2:	2300      	movs	r3, #0
 80021a4:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 80021a6:	e077      	b.n	8002298 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	723b      	strb	r3, [r7, #8]
                uint8_t ix = 1;
 80021ae:	2301      	movs	r3, #1
 80021b0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
                for (uint8_t sensorIdx = 0; sensorIdx < tx->getSensors.numSensors; sensorIdx++)
 80021b4:	2300      	movs	r3, #0
 80021b6:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 80021ba:	e04c      	b.n	8002256 <pmProtocolSend+0x1aa>
                    rawTx.bytes[ix++] = tx->getSensors.sensors[sensorIdx].sensorId & 0xFF;
 80021bc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	889a      	ldrh	r2, [r3, #4]
 80021c8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80021cc:	1c59      	adds	r1, r3, #1
 80021ce:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80021d8:	440b      	add	r3, r1
 80021da:	f803 2c48 	strb.w	r2, [r3, #-72]
                    rawTx.bytes[ix++] = (tx->getSensors.sensors[sensorIdx].sensorId >> 8) & 0xFF;
 80021de:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	889b      	ldrh	r3, [r3, #4]
 80021ea:	0a1b      	lsrs	r3, r3, #8
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80021f2:	1c59      	adds	r1, r3, #1
 80021f4:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80021fe:	440b      	add	r3, r1
 8002200:	f803 2c48 	strb.w	r2, [r3, #-72]
                    rawTx.bytes[ix++] = tx->getSensors.sensors[sensorIdx].data & 0xFF;
 8002204:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	88da      	ldrh	r2, [r3, #6]
 8002210:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002214:	1c59      	adds	r1, r3, #1
 8002216:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 800221a:	b2d2      	uxtb	r2, r2
 800221c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002220:	440b      	add	r3, r1
 8002222:	f803 2c48 	strb.w	r2, [r3, #-72]
                    rawTx.bytes[ix++] = (tx->getSensors.sensors[sensorIdx].data >> 8) & 0xFF;
 8002226:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	88db      	ldrh	r3, [r3, #6]
 8002232:	0a1b      	lsrs	r3, r3, #8
 8002234:	b29a      	uxth	r2, r3
 8002236:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800223a:	1c59      	adds	r1, r3, #1
 800223c:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002246:	440b      	add	r3, r1
 8002248:	f803 2c48 	strb.w	r2, [r3, #-72]
                for (uint8_t sensorIdx = 0; sensorIdx < tx->getSensors.numSensors; sensorIdx++)
 800224c:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8002250:	3301      	adds	r3, #1
 8002252:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8002256:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800225a:	b29a      	uxth	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002260:	429a      	cmp	r2, r3
 8002262:	d3ab      	bcc.n	80021bc <pmProtocolSend+0x110>
                rawTx.numBytes = ix;
 8002264:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002268:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 800226c:	2300      	movs	r3, #0
 800226e:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8002270:	e012      	b.n	8002298 <pmProtocolSend+0x1ec>
                rawTx.bytes[0] = tx->commandCode;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	723b      	strb	r3, [r7, #8]
                rawTx.bytes[1] = tx->writeStatus.status;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	791b      	ldrb	r3, [r3, #4]
 800227c:	727b      	strb	r3, [r7, #9]
                rawTx.numBytes = 2;
 800227e:	2302      	movs	r3, #2
 8002280:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8002284:	2300      	movs	r3, #0
 8002286:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8002288:	e006      	b.n	8002298 <pmProtocolSend+0x1ec>
                rawTx.numBytes = 1;
 800228a:	2301      	movs	r3, #1
 800228c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                rc = PM_PROTOCOL_SUCCESS;
 8002290:	2300      	movs	r3, #0
 8002292:	64fb      	str	r3, [r7, #76]	; 0x4c
                break;
 8002294:	e000      	b.n	8002298 <pmProtocolSend+0x1ec>
                break;
 8002296:	bf00      	nop
        }
    }

    if (PM_PROTOCOL_SUCCESS == rc)
 8002298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800229a:	2b00      	cmp	r3, #0
 800229c:	d106      	bne.n	80022ac <pmProtocolSend+0x200>
    {
        rc = pmProtocolSendPacket(&rawTx, context);
 800229e:	f107 0308 	add.w	r3, r7, #8
 80022a2:	6839      	ldr	r1, [r7, #0]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff fd1c 	bl	8001ce2 <pmProtocolSendPacket>
 80022aa:	64f8      	str	r0, [r7, #76]	; 0x4c
    }

    return rc;
 80022ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3750      	adds	r7, #80	; 0x50
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop

080022b8 <pmProtocolRead>:


// --------------------------------------------------------------------------------------------------------------------
int pmProtocolRead(pmCmdPayloadDefinition_t * rx, pmProtocolContext_t * context)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b0a0      	sub	sp, #128	; 0x80
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
    int rc = PM_PROTOCOL_FAILURE;
 80022c2:	2301      	movs	r3, #1
 80022c4:	67fb      	str	r3, [r7, #124]	; 0x7c

    pmCmdPayloadDefinition_t localRx;
    pmProtocolRawPacket_t rawRx;

    rc = pmProtocolReadPacket(&rawRx, context);
 80022c6:	f107 030c 	add.w	r3, r7, #12
 80022ca:	6839      	ldr	r1, [r7, #0]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff fd5e 	bl	8001d8e <pmProtocolReadPacket>
 80022d2:	67f8      	str	r0, [r7, #124]	; 0x7c

    if (PM_PROTOCOL_SUCCESS == rc) // We received a packet.
 80022d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f040 80ff 	bne.w	80024da <pmProtocolRead+0x222>
    {
        rc = PM_PROTOCOL_RX_CMD_INVALID;
 80022dc:	2305      	movs	r3, #5
 80022de:	67fb      	str	r3, [r7, #124]	; 0x7c

        localRx.commandCode = rawRx.bytes[0];
 80022e0:	7b3b      	ldrb	r3, [r7, #12]
 80022e2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
        if (localRx.commandCode < 0x7F) // This is a slave receiving a master packet.
 80022e6:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80022ea:	2b7e      	cmp	r3, #126	; 0x7e
 80022ec:	d812      	bhi.n	8002314 <pmProtocolRead+0x5c>
        {
            switch (localRx.commandCode)
 80022ee:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	dc02      	bgt.n	80022fc <pmProtocolRead+0x44>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	da03      	bge.n	8002302 <pmProtocolRead+0x4a>
                    localRx.writeStatus.status = rawRx.bytes[1];
                    rc = PM_PROTOCOL_SUCCESS;
                    break;
                }
                default:
                    break;
 80022fa:	e0f9      	b.n	80024f0 <pmProtocolRead+0x238>
            switch (localRx.commandCode)
 80022fc:	2b03      	cmp	r3, #3
 80022fe:	d003      	beq.n	8002308 <pmProtocolRead+0x50>
                    break;
 8002300:	e0f6      	b.n	80024f0 <pmProtocolRead+0x238>
                    rc = PM_PROTOCOL_SUCCESS;
 8002302:	2300      	movs	r3, #0
 8002304:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8002306:	e0f3      	b.n	80024f0 <pmProtocolRead+0x238>
                    localRx.writeStatus.status = rawRx.bytes[1];
 8002308:	7b7b      	ldrb	r3, [r7, #13]
 800230a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    rc = PM_PROTOCOL_SUCCESS;
 800230e:	2300      	movs	r3, #0
 8002310:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8002312:	e0ed      	b.n	80024f0 <pmProtocolRead+0x238>
            }
        }
        else // This is a master receiving a slave packet.
        {
            switch (localRx.commandCode & 0x7F)
 8002314:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002318:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800231c:	2b03      	cmp	r3, #3
 800231e:	dc11      	bgt.n	8002344 <pmProtocolRead+0x8c>
 8002320:	2b00      	cmp	r3, #0
 8002322:	f2c0 80dc 	blt.w	80024de <pmProtocolRead+0x226>
 8002326:	2b03      	cmp	r3, #3
 8002328:	f200 80d9 	bhi.w	80024de <pmProtocolRead+0x226>
 800232c:	a201      	add	r2, pc, #4	; (adr r2, 8002334 <pmProtocolRead+0x7c>)
 800232e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002332:	bf00      	nop
 8002334:	0800234d 	.word	0x0800234d
 8002338:	08002375 	.word	0x08002375
 800233c:	0800239d 	.word	0x0800239d
 8002340:	080024c1 	.word	0x080024c1
 8002344:	2b7f      	cmp	r3, #127	; 0x7f
 8002346:	f000 80c5 	beq.w	80024d4 <pmProtocolRead+0x21c>
                {
                    rc = PM_PROTOCOL_SUCCESS;
                    break;
                }
                default:
                    break;
 800234a:	e0c8      	b.n	80024de <pmProtocolRead+0x226>
                    if (rawRx.numBytes == 5)
 800234c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002350:	2b05      	cmp	r3, #5
 8002352:	f040 80c6 	bne.w	80024e2 <pmProtocolRead+0x22a>
                        localRx.protocolInfo.protocolIdentifier = rawRx.bytes[1]
 8002356:	7b7b      	ldrb	r3, [r7, #13]
 8002358:	461a      	mov	r2, r3
                            + (rawRx.bytes[2] << 8)
 800235a:	7bbb      	ldrb	r3, [r7, #14]
 800235c:	021b      	lsls	r3, r3, #8
 800235e:	441a      	add	r2, r3
                            + (rawRx.bytes[3] << 16)
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	041b      	lsls	r3, r3, #16
 8002364:	441a      	add	r2, r3
                            + (rawRx.bytes[4] << 24);
 8002366:	7c3b      	ldrb	r3, [r7, #16]
 8002368:	061b      	lsls	r3, r3, #24
 800236a:	4413      	add	r3, r2
                        localRx.protocolInfo.protocolIdentifier = rawRx.bytes[1]
 800236c:	657b      	str	r3, [r7, #84]	; 0x54
                        rc = PM_PROTOCOL_SUCCESS;
 800236e:	2300      	movs	r3, #0
 8002370:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 8002372:	e0b6      	b.n	80024e2 <pmProtocolRead+0x22a>
                    if (rawRx.numBytes == 5)
 8002374:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002378:	2b05      	cmp	r3, #5
 800237a:	f040 80b4 	bne.w	80024e6 <pmProtocolRead+0x22e>
                        localRx.clusterId.clusterIdentifier = rawRx.bytes[1]
 800237e:	7b7b      	ldrb	r3, [r7, #13]
 8002380:	461a      	mov	r2, r3
                            + (rawRx.bytes[2] << 8)
 8002382:	7bbb      	ldrb	r3, [r7, #14]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	441a      	add	r2, r3
                            + (rawRx.bytes[3] << 16)
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	041b      	lsls	r3, r3, #16
 800238c:	441a      	add	r2, r3
                            + (rawRx.bytes[4] << 24);
 800238e:	7c3b      	ldrb	r3, [r7, #16]
 8002390:	061b      	lsls	r3, r3, #24
 8002392:	4413      	add	r3, r2
                        localRx.clusterId.clusterIdentifier = rawRx.bytes[1]
 8002394:	657b      	str	r3, [r7, #84]	; 0x54
                        rc = PM_PROTOCOL_SUCCESS;
 8002396:	2300      	movs	r3, #0
 8002398:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 800239a:	e0a4      	b.n	80024e6 <pmProtocolRead+0x22e>
                    if ((rawRx.numBytes > 0) && ((rawRx.numBytes - 1) % 4 == 0))
 800239c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 80a2 	beq.w	80024ea <pmProtocolRead+0x232>
 80023a6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80023aa:	3b01      	subs	r3, #1
 80023ac:	f003 0303 	and.w	r3, r3, #3
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	f040 809a 	bne.w	80024ea <pmProtocolRead+0x232>
                        localRx.getSensors.numSensors = (rawRx.numBytes - 1) / 4;
 80023b6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80023ba:	3b01      	subs	r3, #1
 80023bc:	2b00      	cmp	r3, #0
 80023be:	da00      	bge.n	80023c2 <pmProtocolRead+0x10a>
 80023c0:	3303      	adds	r3, #3
 80023c2:	109b      	asrs	r3, r3, #2
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
                        if (localRx.getSensors.numSensors < PM_MAX_SENSORS_PER_CLUSTER)
 80023ca:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80023ce:	2b07      	cmp	r3, #7
 80023d0:	d872      	bhi.n	80024b8 <pmProtocolRead+0x200>
							for (uint8_t ix = 0; ix < localRx.getSensors.numSensors; ix++)
 80023d2:	2300      	movs	r3, #0
 80023d4:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 80023d8:	e066      	b.n	80024a8 <pmProtocolRead+0x1f0>
								localRx.getSensors.sensors[ix].sensorId = rawRx.bytes[1 + (4 * ix)];
 80023da:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	3301      	adds	r3, #1
 80023e2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80023e6:	4413      	add	r3, r2
 80023e8:	f813 2c74 	ldrb.w	r2, [r3, #-116]
 80023ec:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80023f0:	b292      	uxth	r2, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80023f8:	440b      	add	r3, r1
 80023fa:	f823 2c2c 	strh.w	r2, [r3, #-44]
								localRx.getSensors.sensors[ix].sensorId += (rawRx.bytes[2 + (4 * ix)] << 8);
 80023fe:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002408:	4413      	add	r3, r2
 800240a:	f833 1c2c 	ldrh.w	r1, [r3, #-44]
 800240e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	3302      	adds	r3, #2
 8002416:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800241a:	4413      	add	r3, r2
 800241c:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 8002420:	b29b      	uxth	r3, r3
 8002422:	021b      	lsls	r3, r3, #8
 8002424:	b29a      	uxth	r2, r3
 8002426:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800242a:	440a      	add	r2, r1
 800242c:	b292      	uxth	r2, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002434:	440b      	add	r3, r1
 8002436:	f823 2c2c 	strh.w	r2, [r3, #-44]
								localRx.getSensors.sensors[ix].data = rawRx.bytes[3 + (4 * ix)];
 800243a:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	3303      	adds	r3, #3
 8002442:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002446:	4413      	add	r3, r2
 8002448:	f813 2c74 	ldrb.w	r2, [r3, #-116]
 800244c:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002450:	b292      	uxth	r2, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002458:	440b      	add	r3, r1
 800245a:	f823 2c2a 	strh.w	r2, [r3, #-42]
								localRx.getSensors.sensors[ix].data += (rawRx.bytes[4 + (4 * ix)] << 8);
 800245e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002468:	4413      	add	r3, r2
 800246a:	f833 1c2a 	ldrh.w	r1, [r3, #-42]
 800246e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002472:	3301      	adds	r3, #1
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800247a:	4413      	add	r3, r2
 800247c:	f813 3c74 	ldrb.w	r3, [r3, #-116]
 8002480:	b29b      	uxth	r3, r3
 8002482:	021b      	lsls	r3, r3, #8
 8002484:	b29a      	uxth	r2, r3
 8002486:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800248a:	440a      	add	r2, r1
 800248c:	b292      	uxth	r2, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002494:	440b      	add	r3, r1
 8002496:	f823 2c2a 	strh.w	r2, [r3, #-42]
								rc = PM_PROTOCOL_SUCCESS;
 800249a:	2300      	movs	r3, #0
 800249c:	67fb      	str	r3, [r7, #124]	; 0x7c
							for (uint8_t ix = 0; ix < localRx.getSensors.numSensors; ix++)
 800249e:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80024a2:	3301      	adds	r3, #1
 80024a4:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
 80024a8:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d391      	bcc.n	80023da <pmProtocolRead+0x122>
                    break;
 80024b6:	e018      	b.n	80024ea <pmProtocolRead+0x232>
                        	DEBUG_PRINTF("[pm_protocol_RX] Received an invalid sensor payload.\r\n");
 80024b8:	4815      	ldr	r0, [pc, #84]	; (8002510 <pmProtocolRead+0x258>)
 80024ba:	f000 f845 	bl	8002548 <debug>
                    break;
 80024be:	e014      	b.n	80024ea <pmProtocolRead+0x232>
                    if (rawRx.numBytes == 2)
 80024c0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d112      	bne.n	80024ee <pmProtocolRead+0x236>
                        localRx.writeStatus.status = rawRx.bytes[1];
 80024c8:	7b7b      	ldrb	r3, [r7, #13]
 80024ca:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                        rc = PM_PROTOCOL_SUCCESS;
 80024ce:	2300      	movs	r3, #0
 80024d0:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 80024d2:	e00c      	b.n	80024ee <pmProtocolRead+0x236>
                    rc = PM_PROTOCOL_SUCCESS;
 80024d4:	2300      	movs	r3, #0
 80024d6:	67fb      	str	r3, [r7, #124]	; 0x7c
                    break;
 80024d8:	e00a      	b.n	80024f0 <pmProtocolRead+0x238>
            }
        }
 80024da:	bf00      	nop
 80024dc:	e008      	b.n	80024f0 <pmProtocolRead+0x238>
                    break;
 80024de:	bf00      	nop
 80024e0:	e006      	b.n	80024f0 <pmProtocolRead+0x238>
                    break;
 80024e2:	bf00      	nop
 80024e4:	e004      	b.n	80024f0 <pmProtocolRead+0x238>
                    break;
 80024e6:	bf00      	nop
 80024e8:	e002      	b.n	80024f0 <pmProtocolRead+0x238>
                    break;
 80024ea:	bf00      	nop
 80024ec:	e000      	b.n	80024f0 <pmProtocolRead+0x238>
                    break;
 80024ee:	bf00      	nop
    }

    if (PM_PROTOCOL_SUCCESS == rc)
 80024f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d106      	bne.n	8002504 <pmProtocolRead+0x24c>
    {
        (void)memcpy(rx, &localRx, sizeof(localRx));
 80024f6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80024fa:	2228      	movs	r2, #40	; 0x28
 80024fc:	4619      	mov	r1, r3
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f005 fa60 	bl	80079c4 <memcpy>
    }

    return rc;
 8002504:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
}
 8002506:	4618      	mov	r0, r3
 8002508:	3780      	adds	r7, #128	; 0x80
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	08007c70 	.word	0x08007c70

08002514 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4a07      	ldr	r2, [pc, #28]	; (8002540 <vApplicationGetIdleTaskMemory+0x2c>)
 8002524:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	4a06      	ldr	r2, [pc, #24]	; (8002544 <vApplicationGetIdleTaskMemory+0x30>)
 800252a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2280      	movs	r2, #128	; 0x80
 8002530:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002532:	bf00      	nop
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	200000b0 	.word	0x200000b0
 8002544:	20000104 	.word	0x20000104

08002548 <debug>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void debug(const char * string) {
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
	uint32_t length = strlen(string);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7fd fe3d 	bl	80001d0 <strlen>
 8002556:	60f8      	str	r0, [r7, #12]
	HAL_UART_Transmit(&huart2,(uint8_t *) string, length, 5);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	b29a      	uxth	r2, r3
 800255c:	2305      	movs	r3, #5
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	4803      	ldr	r0, [pc, #12]	; (8002570 <debug+0x28>)
 8002562:	f003 fb3b 	bl	8005bdc <HAL_UART_Transmit>
}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20001278 	.word	0x20001278

08002574 <pmSlaveUartTx>:

static int pmSlaveUartTx(const uint8_t * data, uint8_t numBytes) {
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	460b      	mov	r3, r1
 800257e:	70fb      	strb	r3, [r7, #3]
	if ((HAL_UART_Transmit(&huart1, (uint8_t *)data, numBytes, 5) == HAL_OK)) {
 8002580:	78fb      	ldrb	r3, [r7, #3]
 8002582:	b29a      	uxth	r2, r3
 8002584:	2305      	movs	r3, #5
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	4806      	ldr	r0, [pc, #24]	; (80025a4 <pmSlaveUartTx+0x30>)
 800258a:	f003 fb27 	bl	8005bdc <HAL_UART_Transmit>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <pmSlaveUartTx+0x24>
		return numBytes;
 8002594:	78fb      	ldrb	r3, [r7, #3]
 8002596:	e000      	b.n	800259a <pmSlaveUartTx+0x26>
	}
	return 0;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200011f4 	.word	0x200011f4

080025a8 <pmSlaveUartRx>:

static int pmSlaveUartRx(uint8_t * data, uint8_t numBytes) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	460b      	mov	r3, r1
 80025b2:	70fb      	strb	r3, [r7, #3]
	if ((HAL_UART_Receive(&huart1, data, numBytes, 500) == HAL_OK)) {
 80025b4:	78fb      	ldrb	r3, [r7, #3]
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	4806      	ldr	r0, [pc, #24]	; (80025d8 <pmSlaveUartRx+0x30>)
 80025c0:	f003 fba0 	bl	8005d04 <HAL_UART_Receive>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <pmSlaveUartRx+0x26>
		return numBytes;
 80025ca:	78fb      	ldrb	r3, [r7, #3]
 80025cc:	e000      	b.n	80025d0 <pmSlaveUartRx+0x28>
	}
	return 0;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	200011f4 	.word	0x200011f4

080025dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025dc:	b5b0      	push	{r4, r5, r7, lr}
 80025de:	b088      	sub	sp, #32
 80025e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025e2:	f000 fc89 	bl	8002ef8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025e6:	f000 f863 	bl	80026b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ea:	f000 f97b 	bl	80028e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80025ee:	f000 f949 	bl	8002884 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80025f2:	f000 f8d7 	bl	80027a4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80025f6:	f000 f915 	bl	8002824 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	if (PM_PROTOCOL_SUCCESS
			!= pmProtocolInit(&slave_uart_drivers, &slave_uart)) {
 80025fa:	491f      	ldr	r1, [pc, #124]	; (8002678 <main+0x9c>)
 80025fc:	481f      	ldr	r0, [pc, #124]	; (800267c <main+0xa0>)
 80025fe:	f7ff fb4b 	bl	8001c98 <pmProtocolInit>
 8002602:	4603      	mov	r3, r0
	if (PM_PROTOCOL_SUCCESS
 8002604:	2b00      	cmp	r3, #0
 8002606:	d002      	beq.n	800260e <main+0x32>
		debug("Error! PM protocol initialized failed\n");
 8002608:	481d      	ldr	r0, [pc, #116]	; (8002680 <main+0xa4>)
 800260a:	f7ff ff9d 	bl	8002548 <debug>
	}

	if (BME680_OK != bme680_initialize(&bme_init_array[BME_I2C1]))
 800260e:	481d      	ldr	r0, [pc, #116]	; (8002684 <main+0xa8>)
 8002610:	f7fe f826 	bl	8000660 <bme680_initialize>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d002      	beq.n	8002620 <main+0x44>
	{
		debug("Error! BME680 initialized failed\r\n");
 800261a:	481b      	ldr	r0, [pc, #108]	; (8002688 <main+0xac>)
 800261c:	f7ff ff94 	bl	8002548 <debug>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002620:	4b1a      	ldr	r3, [pc, #104]	; (800268c <main+0xb0>)
 8002622:	463c      	mov	r4, r7
 8002624:	461d      	mov	r5, r3
 8002626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800262a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800262e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002632:	463b      	mov	r3, r7
 8002634:	2100      	movs	r1, #0
 8002636:	4618      	mov	r0, r3
 8002638:	f004 f846 	bl	80066c8 <osThreadCreate>
 800263c:	4603      	mov	r3, r0
 800263e:	4a14      	ldr	r2, [pc, #80]	; (8002690 <main+0xb4>)
 8002640:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  char *SOFTWARE_VERSION_STR = "polymath-iot/slave-app";
 8002642:	4b14      	ldr	r3, [pc, #80]	; (8002694 <main+0xb8>)
 8002644:	61fb      	str	r3, [r7, #28]

  debug( "##########################\r\n");
 8002646:	4814      	ldr	r0, [pc, #80]	; (8002698 <main+0xbc>)
 8002648:	f7ff ff7e 	bl	8002548 <debug>
  debug("Polymath IoT Application (Slave)\r\n");
 800264c:	4813      	ldr	r0, [pc, #76]	; (800269c <main+0xc0>)
 800264e:	f7ff ff7b 	bl	8002548 <debug>
  debug( "SW Version: ");
 8002652:	4813      	ldr	r0, [pc, #76]	; (80026a0 <main+0xc4>)
 8002654:	f7ff ff78 	bl	8002548 <debug>
  debug( SOFTWARE_VERSION_STR );
 8002658:	69f8      	ldr	r0, [r7, #28]
 800265a:	f7ff ff75 	bl	8002548 <debug>
  debug( "\r\n" );
 800265e:	4811      	ldr	r0, [pc, #68]	; (80026a4 <main+0xc8>)
 8002660:	f7ff ff72 	bl	8002548 <debug>
  debug( __DATE__ " " __TIME__ "\r\n" );
 8002664:	4810      	ldr	r0, [pc, #64]	; (80026a8 <main+0xcc>)
 8002666:	f7ff ff6f 	bl	8002548 <debug>
  debug( "##########################\r\n\r\n");
 800266a:	4810      	ldr	r0, [pc, #64]	; (80026ac <main+0xd0>)
 800266c:	f7ff ff6c 	bl	8002548 <debug>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002670:	f004 f823 	bl	80066ba <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002674:	e7fe      	b.n	8002674 <main+0x98>
 8002676:	bf00      	nop
 8002678:	20000304 	.word	0x20000304
 800267c:	20000068 	.word	0x20000068
 8002680:	08007cb4 	.word	0x08007cb4
 8002684:	20000000 	.word	0x20000000
 8002688:	08007cdc 	.word	0x08007cdc
 800268c:	08007da8 	.word	0x08007da8
 8002690:	200011a4 	.word	0x200011a4
 8002694:	08007d00 	.word	0x08007d00
 8002698:	08007d18 	.word	0x08007d18
 800269c:	08007d38 	.word	0x08007d38
 80026a0:	08007d5c 	.word	0x08007d5c
 80026a4:	08007d6c 	.word	0x08007d6c
 80026a8:	08007d70 	.word	0x08007d70
 80026ac:	08007d88 	.word	0x08007d88

080026b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b0b8      	sub	sp, #224	; 0xe0
 80026b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026ba:	2244      	movs	r2, #68	; 0x44
 80026bc:	2100      	movs	r1, #0
 80026be:	4618      	mov	r0, r3
 80026c0:	f005 f98e 	bl	80079e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026c4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026d4:	463b      	mov	r3, r7
 80026d6:	2288      	movs	r2, #136	; 0x88
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f005 f980 	bl	80079e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026e0:	2302      	movs	r3, #2
 80026e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026ee:	2310      	movs	r3, #16
 80026f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026f4:	2302      	movs	r3, #2
 80026f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80026fa:	2302      	movs	r3, #2
 80026fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002700:	2301      	movs	r3, #1
 8002702:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002706:	230a      	movs	r3, #10
 8002708:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800270c:	2307      	movs	r3, #7
 800270e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002712:	2302      	movs	r3, #2
 8002714:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002718:	2302      	movs	r3, #2
 800271a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800271e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002722:	4618      	mov	r0, r3
 8002724:	f001 fc60 	bl	8003fe8 <HAL_RCC_OscConfig>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800272e:	f000 fa2b 	bl	8002b88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002732:	230f      	movs	r3, #15
 8002734:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002738:	2303      	movs	r3, #3
 800273a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800273e:	2300      	movs	r3, #0
 8002740:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002744:	2300      	movs	r3, #0
 8002746:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800274a:	2300      	movs	r3, #0
 800274c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002750:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002754:	2104      	movs	r1, #4
 8002756:	4618      	mov	r0, r3
 8002758:	f002 f82c 	bl	80047b4 <HAL_RCC_ClockConfig>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002762:	f000 fa11 	bl	8002b88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002766:	2343      	movs	r3, #67	; 0x43
 8002768:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800276a:	2300      	movs	r3, #0
 800276c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800276e:	2300      	movs	r3, #0
 8002770:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002772:	2300      	movs	r3, #0
 8002774:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002776:	463b      	mov	r3, r7
 8002778:	4618      	mov	r0, r3
 800277a:	f002 fa53 	bl	8004c24 <HAL_RCCEx_PeriphCLKConfig>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8002784:	f000 fa00 	bl	8002b88 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002788:	f44f 7000 	mov.w	r0, #512	; 0x200
 800278c:	f001 fbd6 	bl	8003f3c <HAL_PWREx_ControlVoltageScaling>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8002796:	f000 f9f7 	bl	8002b88 <Error_Handler>
  }
}
 800279a:	bf00      	nop
 800279c:	37e0      	adds	r7, #224	; 0xe0
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027a8:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <MX_I2C1_Init+0x74>)
 80027aa:	4a1c      	ldr	r2, [pc, #112]	; (800281c <MX_I2C1_Init+0x78>)
 80027ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80027ae:	4b1a      	ldr	r3, [pc, #104]	; (8002818 <MX_I2C1_Init+0x74>)
 80027b0:	4a1b      	ldr	r2, [pc, #108]	; (8002820 <MX_I2C1_Init+0x7c>)
 80027b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80027b4:	4b18      	ldr	r3, [pc, #96]	; (8002818 <MX_I2C1_Init+0x74>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027ba:	4b17      	ldr	r3, [pc, #92]	; (8002818 <MX_I2C1_Init+0x74>)
 80027bc:	2201      	movs	r2, #1
 80027be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027c0:	4b15      	ldr	r3, [pc, #84]	; (8002818 <MX_I2C1_Init+0x74>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80027c6:	4b14      	ldr	r3, [pc, #80]	; (8002818 <MX_I2C1_Init+0x74>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027cc:	4b12      	ldr	r3, [pc, #72]	; (8002818 <MX_I2C1_Init+0x74>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <MX_I2C1_Init+0x74>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027d8:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <MX_I2C1_Init+0x74>)
 80027da:	2200      	movs	r2, #0
 80027dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027de:	480e      	ldr	r0, [pc, #56]	; (8002818 <MX_I2C1_Init+0x74>)
 80027e0:	f000 feac 	bl	800353c <HAL_I2C_Init>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80027ea:	f000 f9cd 	bl	8002b88 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027ee:	2100      	movs	r1, #0
 80027f0:	4809      	ldr	r0, [pc, #36]	; (8002818 <MX_I2C1_Init+0x74>)
 80027f2:	f001 fafd 	bl	8003df0 <HAL_I2CEx_ConfigAnalogFilter>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80027fc:	f000 f9c4 	bl	8002b88 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002800:	2100      	movs	r1, #0
 8002802:	4805      	ldr	r0, [pc, #20]	; (8002818 <MX_I2C1_Init+0x74>)
 8002804:	f001 fb3f 	bl	8003e86 <HAL_I2CEx_ConfigDigitalFilter>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800280e:	f000 f9bb 	bl	8002b88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	200011a8 	.word	0x200011a8
 800281c:	40005400 	.word	0x40005400
 8002820:	10909cec 	.word	0x10909cec

08002824 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002828:	4b14      	ldr	r3, [pc, #80]	; (800287c <MX_USART1_UART_Init+0x58>)
 800282a:	4a15      	ldr	r2, [pc, #84]	; (8002880 <MX_USART1_UART_Init+0x5c>)
 800282c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800282e:	4b13      	ldr	r3, [pc, #76]	; (800287c <MX_USART1_UART_Init+0x58>)
 8002830:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002834:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002836:	4b11      	ldr	r3, [pc, #68]	; (800287c <MX_USART1_UART_Init+0x58>)
 8002838:	2200      	movs	r2, #0
 800283a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800283c:	4b0f      	ldr	r3, [pc, #60]	; (800287c <MX_USART1_UART_Init+0x58>)
 800283e:	2200      	movs	r2, #0
 8002840:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002842:	4b0e      	ldr	r3, [pc, #56]	; (800287c <MX_USART1_UART_Init+0x58>)
 8002844:	2200      	movs	r2, #0
 8002846:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002848:	4b0c      	ldr	r3, [pc, #48]	; (800287c <MX_USART1_UART_Init+0x58>)
 800284a:	220c      	movs	r2, #12
 800284c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800284e:	4b0b      	ldr	r3, [pc, #44]	; (800287c <MX_USART1_UART_Init+0x58>)
 8002850:	2200      	movs	r2, #0
 8002852:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002854:	4b09      	ldr	r3, [pc, #36]	; (800287c <MX_USART1_UART_Init+0x58>)
 8002856:	2200      	movs	r2, #0
 8002858:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800285a:	4b08      	ldr	r3, [pc, #32]	; (800287c <MX_USART1_UART_Init+0x58>)
 800285c:	2200      	movs	r2, #0
 800285e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <MX_USART1_UART_Init+0x58>)
 8002862:	2200      	movs	r2, #0
 8002864:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002866:	4805      	ldr	r0, [pc, #20]	; (800287c <MX_USART1_UART_Init+0x58>)
 8002868:	f003 f96a 	bl	8005b40 <HAL_UART_Init>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002872:	f000 f989 	bl	8002b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002876:	bf00      	nop
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200011f4 	.word	0x200011f4
 8002880:	40013800 	.word	0x40013800

08002884 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002888:	4b14      	ldr	r3, [pc, #80]	; (80028dc <MX_USART2_UART_Init+0x58>)
 800288a:	4a15      	ldr	r2, [pc, #84]	; (80028e0 <MX_USART2_UART_Init+0x5c>)
 800288c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800288e:	4b13      	ldr	r3, [pc, #76]	; (80028dc <MX_USART2_UART_Init+0x58>)
 8002890:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002894:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002896:	4b11      	ldr	r3, [pc, #68]	; (80028dc <MX_USART2_UART_Init+0x58>)
 8002898:	2200      	movs	r2, #0
 800289a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800289c:	4b0f      	ldr	r3, [pc, #60]	; (80028dc <MX_USART2_UART_Init+0x58>)
 800289e:	2200      	movs	r2, #0
 80028a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028a2:	4b0e      	ldr	r3, [pc, #56]	; (80028dc <MX_USART2_UART_Init+0x58>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028a8:	4b0c      	ldr	r3, [pc, #48]	; (80028dc <MX_USART2_UART_Init+0x58>)
 80028aa:	220c      	movs	r2, #12
 80028ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ae:	4b0b      	ldr	r3, [pc, #44]	; (80028dc <MX_USART2_UART_Init+0x58>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028b4:	4b09      	ldr	r3, [pc, #36]	; (80028dc <MX_USART2_UART_Init+0x58>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028ba:	4b08      	ldr	r3, [pc, #32]	; (80028dc <MX_USART2_UART_Init+0x58>)
 80028bc:	2200      	movs	r2, #0
 80028be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <MX_USART2_UART_Init+0x58>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028c6:	4805      	ldr	r0, [pc, #20]	; (80028dc <MX_USART2_UART_Init+0x58>)
 80028c8:	f003 f93a 	bl	8005b40 <HAL_UART_Init>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80028d2:	f000 f959 	bl	8002b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	20001278 	.word	0x20001278
 80028e0:	40004400 	.word	0x40004400

080028e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b08a      	sub	sp, #40	; 0x28
 80028e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ea:	f107 0314 	add.w	r3, r7, #20
 80028ee:	2200      	movs	r2, #0
 80028f0:	601a      	str	r2, [r3, #0]
 80028f2:	605a      	str	r2, [r3, #4]
 80028f4:	609a      	str	r2, [r3, #8]
 80028f6:	60da      	str	r2, [r3, #12]
 80028f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028fa:	4b2b      	ldr	r3, [pc, #172]	; (80029a8 <MX_GPIO_Init+0xc4>)
 80028fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fe:	4a2a      	ldr	r2, [pc, #168]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002900:	f043 0304 	orr.w	r3, r3, #4
 8002904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002906:	4b28      	ldr	r3, [pc, #160]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800290a:	f003 0304 	and.w	r3, r3, #4
 800290e:	613b      	str	r3, [r7, #16]
 8002910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002912:	4b25      	ldr	r3, [pc, #148]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002916:	4a24      	ldr	r2, [pc, #144]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800291c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291e:	4b22      	ldr	r3, [pc, #136]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800292a:	4b1f      	ldr	r3, [pc, #124]	; (80029a8 <MX_GPIO_Init+0xc4>)
 800292c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292e:	4a1e      	ldr	r2, [pc, #120]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002936:	4b1c      	ldr	r3, [pc, #112]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	60bb      	str	r3, [r7, #8]
 8002940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	4b19      	ldr	r3, [pc, #100]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	4a18      	ldr	r2, [pc, #96]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002948:	f043 0302 	orr.w	r3, r3, #2
 800294c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800294e:	4b16      	ldr	r3, [pc, #88]	; (80029a8 <MX_GPIO_Init+0xc4>)
 8002950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800295a:	2200      	movs	r2, #0
 800295c:	2120      	movs	r1, #32
 800295e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002962:	f000 fdb9 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002966:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800296a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800296c:	4b0f      	ldr	r3, [pc, #60]	; (80029ac <MX_GPIO_Init+0xc8>)
 800296e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002974:	f107 0314 	add.w	r3, r7, #20
 8002978:	4619      	mov	r1, r3
 800297a:	480d      	ldr	r0, [pc, #52]	; (80029b0 <MX_GPIO_Init+0xcc>)
 800297c:	f000 fc02 	bl	8003184 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002980:	2320      	movs	r3, #32
 8002982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002984:	2301      	movs	r3, #1
 8002986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002988:	2300      	movs	r3, #0
 800298a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298c:	2300      	movs	r3, #0
 800298e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	4619      	mov	r1, r3
 8002996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800299a:	f000 fbf3 	bl	8003184 <HAL_GPIO_Init>

}
 800299e:	bf00      	nop
 80029a0:	3728      	adds	r7, #40	; 0x28
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	40021000 	.word	0x40021000
 80029ac:	10210000 	.word	0x10210000
 80029b0:	48000800 	.word	0x48000800

080029b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80029b4:	b590      	push	{r4, r7, lr}
 80029b6:	b09d      	sub	sp, #116	; 0x74
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
#define LED_BLINK_RATE_ms (1000u)

#define LED_PORT LD2_GPIO_Port
#define LED_PIN  LD2_Pin

  TickType_t lastLedTicks = 0;
 80029bc:	2300      	movs	r3, #0
 80029be:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* Infinite loop */
  for(;;)
  {
    TickType_t nowTicks = xTaskGetTickCount();
 80029c0:	f004 f9e6 	bl	8006d90 <xTaskGetTickCount>
 80029c4:	6678      	str	r0, [r7, #100]	; 0x64
	uint32_t nowTicks_ms = nowTicks * 1000 / configTICK_RATE_HZ;
 80029c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80029c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029cc:	fb02 f303 	mul.w	r3, r2, r3
 80029d0:	4a5c      	ldr	r2, [pc, #368]	; (8002b44 <StartDefaultTask+0x190>)
 80029d2:	fba2 2303 	umull	r2, r3, r2, r3
 80029d6:	099b      	lsrs	r3, r3, #6
 80029d8:	663b      	str	r3, [r7, #96]	; 0x60
	pmProtocolPeriodic(nowTicks_ms, &slave_uart);
 80029da:	495b      	ldr	r1, [pc, #364]	; (8002b48 <StartDefaultTask+0x194>)
 80029dc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80029de:	f7ff fa1d 	bl	8001e1c <pmProtocolPeriodic>

	if ((nowTicks - lastLedTicks) > pdMS_TO_TICKS(LED_BLINK_RATE_ms))
 80029e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80029e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029ec:	d906      	bls.n	80029fc <StartDefaultTask+0x48>
	{
	    HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 80029ee:	2120      	movs	r1, #32
 80029f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029f4:	f000 fd88 	bl	8003508 <HAL_GPIO_TogglePin>
	    lastLedTicks = nowTicks;
 80029f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80029fa:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	// Check for reads on the slave node.
	pmCmdPayloadDefinition_t slaveRx;

	if (PM_PROTOCOL_SUCCESS == pmProtocolRead(&slaveRx, &slave_uart))
 80029fc:	f107 030c 	add.w	r3, r7, #12
 8002a00:	4951      	ldr	r1, [pc, #324]	; (8002b48 <StartDefaultTask+0x194>)
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fc58 	bl	80022b8 <pmProtocolRead>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f040 808a 	bne.w	8002b24 <StartDefaultTask+0x170>
	{
		debug("Successfully read a payload on the slave node. Responding\r\n");
 8002a10:	484e      	ldr	r0, [pc, #312]	; (8002b4c <StartDefaultTask+0x198>)
 8002a12:	f7ff fd99 	bl	8002548 <debug>
		switch (slaveRx.commandCode & 0x7F)
 8002a16:	7b3b      	ldrb	r3, [r7, #12]
 8002a18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a1c:	2b03      	cmp	r3, #3
 8002a1e:	d01c      	beq.n	8002a5a <StartDefaultTask+0xa6>
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	dc7b      	bgt.n	8002b1c <StartDefaultTask+0x168>
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <StartDefaultTask+0x7a>
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d02c      	beq.n	8002a86 <StartDefaultTask+0xd2>
 8002a2c:	e076      	b.n	8002b1c <StartDefaultTask+0x168>
		{
			case PM_CMD_PROTOCOL_ID:
			{
				// Transmit the current protocol ID.
				pmCmdPayloadDefinition_t slaveTx;
				slaveTx.commandCode = slaveRx.commandCode | PM_PROTOCOL_RESP_MASK;
 8002a2e:	7b3b      	ldrb	r3, [r7, #12]
 8002a30:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
				slaveTx.protocolInfo.protocolIdentifier = PM_PROTOCOL_IDENTIFIER;
 8002a3a:	f04f 3305 	mov.w	r3, #84215045	; 0x5050505
 8002a3e:	63bb      	str	r3, [r7, #56]	; 0x38

				if (PM_PROTOCOL_SUCCESS != pmProtocolSend(&slaveTx, &slave_uart))
 8002a40:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a44:	4940      	ldr	r1, [pc, #256]	; (8002b48 <StartDefaultTask+0x194>)
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff fb30 	bl	80020ac <pmProtocolSend>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d06a      	beq.n	8002b28 <StartDefaultTask+0x174>
				{
					debug("Error: Failed to transmit response from slave.\r\n");
 8002a52:	483f      	ldr	r0, [pc, #252]	; (8002b50 <StartDefaultTask+0x19c>)
 8002a54:	f7ff fd78 	bl	8002548 <debug>
				}
				break;
 8002a58:	e066      	b.n	8002b28 <StartDefaultTask+0x174>
			}
			case PM_CMD_WRITE_STATUS:
			{
				// Echo back the status.
				pmCmdPayloadDefinition_t slaveTx;
				slaveTx.commandCode = slaveRx.commandCode | PM_PROTOCOL_RESP_MASK;
 8002a5a:	7b3b      	ldrb	r3, [r7, #12]
 8002a5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
				slaveTx.writeStatus.status = slaveRx.writeStatus.status;
 8002a66:	7c3b      	ldrb	r3, [r7, #16]
 8002a68:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38

				if (PM_PROTOCOL_SUCCESS != pmProtocolSend(&slaveTx, &slave_uart))
 8002a6c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a70:	4935      	ldr	r1, [pc, #212]	; (8002b48 <StartDefaultTask+0x194>)
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fb1a 	bl	80020ac <pmProtocolSend>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d056      	beq.n	8002b2c <StartDefaultTask+0x178>
				{
					debug("Error: Failed to transmit response from slave.\r\n");
 8002a7e:	4834      	ldr	r0, [pc, #208]	; (8002b50 <StartDefaultTask+0x19c>)
 8002a80:	f7ff fd62 	bl	8002548 <debug>
				}
				break;
 8002a84:	e052      	b.n	8002b2c <StartDefaultTask+0x178>
			}
			case PM_CMD_GET_SENSORS:
			{
				// Respond with some dummy data.
				pmCmdPayloadDefinition_t slaveTx;
				slaveTx.commandCode = slaveRx.commandCode | PM_PROTOCOL_RESP_MASK;
 8002a86:	7b3b      	ldrb	r3, [r7, #12]
 8002a88:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
				slaveTx.getSensors.numSensors = NUM_SENSOR_IDS;
 8002a92:	2303      	movs	r3, #3
 8002a94:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
				for (int ix = 0; ix < slaveTx.getSensors.numSensors; ix++)
 8002a98:	2300      	movs	r3, #0
 8002a9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002a9c:	e02b      	b.n	8002af6 <StartDefaultTask+0x142>
				{
					slaveTx.getSensors.sensors[ix].sensorId = ix;
 8002a9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002aaa:	440b      	add	r3, r1
 8002aac:	f823 2c38 	strh.w	r2, [r3, #-56]

					int32_t reading;
					if (SENSOR_SUCCESS != sensorTable[ix].drivers->getReading(&reading, 0, sensorTable[ix].params))
 8002ab0:	4a28      	ldr	r2, [pc, #160]	; (8002b54 <StartDefaultTask+0x1a0>)
 8002ab2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ab4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ab8:	681c      	ldr	r4, [r3, #0]
 8002aba:	4a26      	ldr	r2, [pc, #152]	; (8002b54 <StartDefaultTask+0x1a0>)
 8002abc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002abe:	00db      	lsls	r3, r3, #3
 8002ac0:	4413      	add	r3, r2
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4618      	mov	r0, r3
 8002acc:	47a0      	blx	r4
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <StartDefaultTask+0x12a>
					{
						debug("Error: Failed to read data from sensor.\r\n");
 8002ad4:	4820      	ldr	r0, [pc, #128]	; (8002b58 <StartDefaultTask+0x1a4>)
 8002ad6:	f7ff fd37 	bl	8002548 <debug>
						reading = 0;
 8002ada:	2300      	movs	r3, #0
 8002adc:	65fb      	str	r3, [r7, #92]	; 0x5c
					}
					slaveTx.getSensors.sensors[ix].data = (uint16_t)(reading);
 8002ade:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002aea:	440b      	add	r3, r1
 8002aec:	f823 2c36 	strh.w	r2, [r3, #-54]
				for (int ix = 0; ix < slaveTx.getSensors.numSensors; ix++)
 8002af0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002af2:	3301      	adds	r3, #1
 8002af4:	66bb      	str	r3, [r7, #104]	; 0x68
 8002af6:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002afa:	461a      	mov	r2, r3
 8002afc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002afe:	4293      	cmp	r3, r2
 8002b00:	dbcd      	blt.n	8002a9e <StartDefaultTask+0xea>
				}

				if (PM_PROTOCOL_SUCCESS != pmProtocolSend(&slaveTx, &slave_uart))
 8002b02:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b06:	4910      	ldr	r1, [pc, #64]	; (8002b48 <StartDefaultTask+0x194>)
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff facf 	bl	80020ac <pmProtocolSend>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00d      	beq.n	8002b30 <StartDefaultTask+0x17c>
				{
					debug("Error: Failed to transmit response from slave.\r\n");
 8002b14:	480e      	ldr	r0, [pc, #56]	; (8002b50 <StartDefaultTask+0x19c>)
 8002b16:	f7ff fd17 	bl	8002548 <debug>
				}
				break;
 8002b1a:	e009      	b.n	8002b30 <StartDefaultTask+0x17c>
			}
			default:
				debug("Received unhandled command on the slave.\r\n");
 8002b1c:	480f      	ldr	r0, [pc, #60]	; (8002b5c <StartDefaultTask+0x1a8>)
 8002b1e:	f7ff fd13 	bl	8002548 <debug>
				break;
 8002b22:	e006      	b.n	8002b32 <StartDefaultTask+0x17e>
		}
	}
 8002b24:	bf00      	nop
 8002b26:	e004      	b.n	8002b32 <StartDefaultTask+0x17e>
				break;
 8002b28:	bf00      	nop
 8002b2a:	e002      	b.n	8002b32 <StartDefaultTask+0x17e>
				break;
 8002b2c:	bf00      	nop
 8002b2e:	e000      	b.n	8002b32 <StartDefaultTask+0x17e>
				break;
 8002b30:	bf00      	nop

	//vTaskDelayUntil(&lastWakeupTicks, pdMS_TO_TICKS(MAIN_TICK_RATE_ms));
	taskYIELD();
 8002b32:	4b0b      	ldr	r3, [pc, #44]	; (8002b60 <StartDefaultTask+0x1ac>)
 8002b34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	f3bf 8f4f 	dsb	sy
 8002b3e:	f3bf 8f6f 	isb	sy
  {
 8002b42:	e73d      	b.n	80029c0 <StartDefaultTask+0xc>
 8002b44:	10624dd3 	.word	0x10624dd3
 8002b48:	20000304 	.word	0x20000304
 8002b4c:	08007dc4 	.word	0x08007dc4
 8002b50:	08007e00 	.word	0x08007e00
 8002b54:	08007e98 	.word	0x08007e98
 8002b58:	08007e34 	.word	0x08007e34
 8002b5c:	08007e60 	.word	0x08007e60
 8002b60:	e000ed04 	.word	0xe000ed04

08002b64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a04      	ldr	r2, [pc, #16]	; (8002b84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d101      	bne.n	8002b7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b76:	f000 f9df 	bl	8002f38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40001000 	.word	0x40001000

08002b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b8c:	b672      	cpsid	i
}
 8002b8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <Error_Handler+0x8>
	...

08002b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9a:	4b11      	ldr	r3, [pc, #68]	; (8002be0 <HAL_MspInit+0x4c>)
 8002b9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b9e:	4a10      	ldr	r2, [pc, #64]	; (8002be0 <HAL_MspInit+0x4c>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ba6:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <HAL_MspInit+0x4c>)
 8002ba8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	607b      	str	r3, [r7, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bb2:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <HAL_MspInit+0x4c>)
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	; (8002be0 <HAL_MspInit+0x4c>)
 8002bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	6593      	str	r3, [r2, #88]	; 0x58
 8002bbe:	4b08      	ldr	r3, [pc, #32]	; (8002be0 <HAL_MspInit+0x4c>)
 8002bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc6:	603b      	str	r3, [r7, #0]
 8002bc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	210f      	movs	r1, #15
 8002bce:	f06f 0001 	mvn.w	r0, #1
 8002bd2:	f000 faad 	bl	8003130 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40021000 	.word	0x40021000

08002be4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08a      	sub	sp, #40	; 0x28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	f107 0314 	add.w	r3, r7, #20
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
 8002bfa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a17      	ldr	r2, [pc, #92]	; (8002c60 <HAL_I2C_MspInit+0x7c>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d128      	bne.n	8002c58 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c06:	4b17      	ldr	r3, [pc, #92]	; (8002c64 <HAL_I2C_MspInit+0x80>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0a:	4a16      	ldr	r2, [pc, #88]	; (8002c64 <HAL_I2C_MspInit+0x80>)
 8002c0c:	f043 0302 	orr.w	r3, r3, #2
 8002c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c12:	4b14      	ldr	r3, [pc, #80]	; (8002c64 <HAL_I2C_MspInit+0x80>)
 8002c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c24:	2312      	movs	r3, #18
 8002c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c30:	2304      	movs	r3, #4
 8002c32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c34:	f107 0314 	add.w	r3, r7, #20
 8002c38:	4619      	mov	r1, r3
 8002c3a:	480b      	ldr	r0, [pc, #44]	; (8002c68 <HAL_I2C_MspInit+0x84>)
 8002c3c:	f000 faa2 	bl	8003184 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c40:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <HAL_I2C_MspInit+0x80>)
 8002c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c44:	4a07      	ldr	r2, [pc, #28]	; (8002c64 <HAL_I2C_MspInit+0x80>)
 8002c46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c4a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c4c:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <HAL_I2C_MspInit+0x80>)
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c58:	bf00      	nop
 8002c5a:	3728      	adds	r7, #40	; 0x28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40005400 	.word	0x40005400
 8002c64:	40021000 	.word	0x40021000
 8002c68:	48000400 	.word	0x48000400

08002c6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b08c      	sub	sp, #48	; 0x30
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c74:	f107 031c 	add.w	r3, r7, #28
 8002c78:	2200      	movs	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	605a      	str	r2, [r3, #4]
 8002c7e:	609a      	str	r2, [r3, #8]
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a2f      	ldr	r2, [pc, #188]	; (8002d48 <HAL_UART_MspInit+0xdc>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d12a      	bne.n	8002ce4 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c8e:	4b2f      	ldr	r3, [pc, #188]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c92:	4a2e      	ldr	r2, [pc, #184]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002c94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c98:	6613      	str	r3, [r2, #96]	; 0x60
 8002c9a:	4b2c      	ldr	r3, [pc, #176]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ca2:	61bb      	str	r3, [r7, #24]
 8002ca4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca6:	4b29      	ldr	r3, [pc, #164]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002caa:	4a28      	ldr	r2, [pc, #160]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cb2:	4b26      	ldr	r3, [pc, #152]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	617b      	str	r3, [r7, #20]
 8002cbc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002cbe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002cd0:	2307      	movs	r3, #7
 8002cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd4:	f107 031c 	add.w	r3, r7, #28
 8002cd8:	4619      	mov	r1, r3
 8002cda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cde:	f000 fa51 	bl	8003184 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ce2:	e02d      	b.n	8002d40 <HAL_UART_MspInit+0xd4>
  else if(huart->Instance==USART2)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a19      	ldr	r2, [pc, #100]	; (8002d50 <HAL_UART_MspInit+0xe4>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d128      	bne.n	8002d40 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cee:	4b17      	ldr	r3, [pc, #92]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf2:	4a16      	ldr	r2, [pc, #88]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cf8:	6593      	str	r3, [r2, #88]	; 0x58
 8002cfa:	4b14      	ldr	r3, [pc, #80]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d06:	4b11      	ldr	r3, [pc, #68]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d0a:	4a10      	ldr	r2, [pc, #64]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d12:	4b0e      	ldr	r3, [pc, #56]	; (8002d4c <HAL_UART_MspInit+0xe0>)
 8002d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d1e:	230c      	movs	r3, #12
 8002d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d22:	2302      	movs	r3, #2
 8002d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d2e:	2307      	movs	r3, #7
 8002d30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d32:	f107 031c 	add.w	r3, r7, #28
 8002d36:	4619      	mov	r1, r3
 8002d38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d3c:	f000 fa22 	bl	8003184 <HAL_GPIO_Init>
}
 8002d40:	bf00      	nop
 8002d42:	3730      	adds	r7, #48	; 0x30
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40013800 	.word	0x40013800
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40004400 	.word	0x40004400

08002d54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08c      	sub	sp, #48	; 0x30
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002d64:	2200      	movs	r2, #0
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	2036      	movs	r0, #54	; 0x36
 8002d6a:	f000 f9e1 	bl	8003130 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d6e:	2036      	movs	r0, #54	; 0x36
 8002d70:	f000 f9fa 	bl	8003168 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002d74:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <HAL_InitTick+0x9c>)
 8002d76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d78:	4a1d      	ldr	r2, [pc, #116]	; (8002df0 <HAL_InitTick+0x9c>)
 8002d7a:	f043 0310 	orr.w	r3, r3, #16
 8002d7e:	6593      	str	r3, [r2, #88]	; 0x58
 8002d80:	4b1b      	ldr	r3, [pc, #108]	; (8002df0 <HAL_InitTick+0x9c>)
 8002d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d84:	f003 0310 	and.w	r3, r3, #16
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d8c:	f107 0210 	add.w	r2, r7, #16
 8002d90:	f107 0314 	add.w	r3, r7, #20
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	f001 feb2 	bl	8004b00 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002d9c:	f001 fe84 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 8002da0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da4:	4a13      	ldr	r2, [pc, #76]	; (8002df4 <HAL_InitTick+0xa0>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	0c9b      	lsrs	r3, r3, #18
 8002dac:	3b01      	subs	r3, #1
 8002dae:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002db0:	4b11      	ldr	r3, [pc, #68]	; (8002df8 <HAL_InitTick+0xa4>)
 8002db2:	4a12      	ldr	r2, [pc, #72]	; (8002dfc <HAL_InitTick+0xa8>)
 8002db4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002db6:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <HAL_InitTick+0xa4>)
 8002db8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002dbc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002dbe:	4a0e      	ldr	r2, [pc, #56]	; (8002df8 <HAL_InitTick+0xa4>)
 8002dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dc2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <HAL_InitTick+0xa4>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dca:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <HAL_InitTick+0xa4>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002dd0:	4809      	ldr	r0, [pc, #36]	; (8002df8 <HAL_InitTick+0xa4>)
 8002dd2:	f002 fbe3 	bl	800559c <HAL_TIM_Base_Init>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d104      	bne.n	8002de6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002ddc:	4806      	ldr	r0, [pc, #24]	; (8002df8 <HAL_InitTick+0xa4>)
 8002dde:	f002 fc3f 	bl	8005660 <HAL_TIM_Base_Start_IT>
 8002de2:	4603      	mov	r3, r0
 8002de4:	e000      	b.n	8002de8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3730      	adds	r7, #48	; 0x30
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	431bde83 	.word	0x431bde83
 8002df8:	200012fc 	.word	0x200012fc
 8002dfc:	40001000 	.word	0x40001000

08002e00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e04:	e7fe      	b.n	8002e04 <NMI_Handler+0x4>

08002e06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e06:	b480      	push	{r7}
 8002e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e0a:	e7fe      	b.n	8002e0a <HardFault_Handler+0x4>

08002e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e10:	e7fe      	b.n	8002e10 <MemManage_Handler+0x4>

08002e12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e12:	b480      	push	{r7}
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e16:	e7fe      	b.n	8002e16 <BusFault_Handler+0x4>

08002e18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e1c:	e7fe      	b.n	8002e1c <UsageFault_Handler+0x4>

08002e1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e30:	4802      	ldr	r0, [pc, #8]	; (8002e3c <TIM6_DAC_IRQHandler+0x10>)
 8002e32:	f002 fc85 	bl	8005740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	200012fc 	.word	0x200012fc

08002e40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002e44:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <SystemInit+0x5c>)
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e4a:	4a14      	ldr	r2, [pc, #80]	; (8002e9c <SystemInit+0x5c>)
 8002e4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002e54:	4b12      	ldr	r3, [pc, #72]	; (8002ea0 <SystemInit+0x60>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a11      	ldr	r2, [pc, #68]	; (8002ea0 <SystemInit+0x60>)
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002e60:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <SystemInit+0x60>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002e66:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <SystemInit+0x60>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a0d      	ldr	r2, [pc, #52]	; (8002ea0 <SystemInit+0x60>)
 8002e6c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002e70:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002e74:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002e76:	4b0a      	ldr	r3, [pc, #40]	; (8002ea0 <SystemInit+0x60>)
 8002e78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e7c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002e7e:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <SystemInit+0x60>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a07      	ldr	r2, [pc, #28]	; (8002ea0 <SystemInit+0x60>)
 8002e84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e88:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002e8a:	4b05      	ldr	r3, [pc, #20]	; (8002ea0 <SystemInit+0x60>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	619a      	str	r2, [r3, #24]
}
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	e000ed00 	.word	0xe000ed00
 8002ea0:	40021000 	.word	0x40021000

08002ea4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002ea4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002edc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ea8:	f7ff ffca 	bl	8002e40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002eac:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002eae:	e003      	b.n	8002eb8 <LoopCopyDataInit>

08002eb0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002eb2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002eb4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002eb6:	3104      	adds	r1, #4

08002eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002eb8:	480a      	ldr	r0, [pc, #40]	; (8002ee4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002eba:	4b0b      	ldr	r3, [pc, #44]	; (8002ee8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002ebc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002ebe:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002ec0:	d3f6      	bcc.n	8002eb0 <CopyDataInit>
	ldr	r2, =_sbss
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	; (8002eec <LoopForever+0x12>)
	b	LoopFillZerobss
 8002ec4:	e002      	b.n	8002ecc <LoopFillZerobss>

08002ec6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002ec6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002ec8:	f842 3b04 	str.w	r3, [r2], #4

08002ecc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ecc:	4b08      	ldr	r3, [pc, #32]	; (8002ef0 <LoopForever+0x16>)
	cmp	r2, r3
 8002ece:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002ed0:	d3f9      	bcc.n	8002ec6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ed2:	f004 fd53 	bl	800797c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ed6:	f7ff fb81 	bl	80025dc <main>

08002eda <LoopForever>:

LoopForever:
    b LoopForever
 8002eda:	e7fe      	b.n	8002eda <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002edc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002ee0:	08007f08 	.word	0x08007f08
	ldr	r0, =_sdata
 8002ee4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002ee8:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 8002eec:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 8002ef0:	2000134c 	.word	0x2000134c

08002ef4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ef4:	e7fe      	b.n	8002ef4 <ADC1_2_IRQHandler>
	...

08002ef8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f02:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <HAL_Init+0x3c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a0b      	ldr	r2, [pc, #44]	; (8002f34 <HAL_Init+0x3c>)
 8002f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f0e:	2003      	movs	r0, #3
 8002f10:	f000 f903 	bl	800311a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f14:	2000      	movs	r0, #0
 8002f16:	f7ff ff1d 	bl	8002d54 <HAL_InitTick>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	71fb      	strb	r3, [r7, #7]
 8002f24:	e001      	b.n	8002f2a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f26:	f7ff fe35 	bl	8002b94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40022000 	.word	0x40022000

08002f38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f3c:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <HAL_IncTick+0x20>)
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	461a      	mov	r2, r3
 8002f42:	4b06      	ldr	r3, [pc, #24]	; (8002f5c <HAL_IncTick+0x24>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4413      	add	r3, r2
 8002f48:	4a04      	ldr	r2, [pc, #16]	; (8002f5c <HAL_IncTick+0x24>)
 8002f4a:	6013      	str	r3, [r2, #0]
}
 8002f4c:	bf00      	nop
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	20000078 	.word	0x20000078
 8002f5c:	20001348 	.word	0x20001348

08002f60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  return uwTick;
 8002f64:	4b03      	ldr	r3, [pc, #12]	; (8002f74 <HAL_GetTick+0x14>)
 8002f66:	681b      	ldr	r3, [r3, #0]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	20001348 	.word	0x20001348

08002f78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f80:	f7ff ffee 	bl	8002f60 <HAL_GetTick>
 8002f84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f90:	d005      	beq.n	8002f9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002f92:	4b0a      	ldr	r3, [pc, #40]	; (8002fbc <HAL_Delay+0x44>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	461a      	mov	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f9e:	bf00      	nop
 8002fa0:	f7ff ffde 	bl	8002f60 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d8f7      	bhi.n	8002fa0 <HAL_Delay+0x28>
  {
  }
}
 8002fb0:	bf00      	nop
 8002fb2:	bf00      	nop
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	20000078 	.word	0x20000078

08002fc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	; (8003004 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fd6:	68ba      	ldr	r2, [r7, #8]
 8002fd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fdc:	4013      	ands	r3, r2
 8002fde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fe8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ff2:	4a04      	ldr	r2, [pc, #16]	; (8003004 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	60d3      	str	r3, [r2, #12]
}
 8002ff8:	bf00      	nop
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr
 8003004:	e000ed00 	.word	0xe000ed00

08003008 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800300c:	4b04      	ldr	r3, [pc, #16]	; (8003020 <__NVIC_GetPriorityGrouping+0x18>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	0a1b      	lsrs	r3, r3, #8
 8003012:	f003 0307 	and.w	r3, r3, #7
}
 8003016:	4618      	mov	r0, r3
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003032:	2b00      	cmp	r3, #0
 8003034:	db0b      	blt.n	800304e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003036:	79fb      	ldrb	r3, [r7, #7]
 8003038:	f003 021f 	and.w	r2, r3, #31
 800303c:	4907      	ldr	r1, [pc, #28]	; (800305c <__NVIC_EnableIRQ+0x38>)
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	095b      	lsrs	r3, r3, #5
 8003044:	2001      	movs	r0, #1
 8003046:	fa00 f202 	lsl.w	r2, r0, r2
 800304a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	e000e100 	.word	0xe000e100

08003060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	6039      	str	r1, [r7, #0]
 800306a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800306c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003070:	2b00      	cmp	r3, #0
 8003072:	db0a      	blt.n	800308a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	b2da      	uxtb	r2, r3
 8003078:	490c      	ldr	r1, [pc, #48]	; (80030ac <__NVIC_SetPriority+0x4c>)
 800307a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307e:	0112      	lsls	r2, r2, #4
 8003080:	b2d2      	uxtb	r2, r2
 8003082:	440b      	add	r3, r1
 8003084:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003088:	e00a      	b.n	80030a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	b2da      	uxtb	r2, r3
 800308e:	4908      	ldr	r1, [pc, #32]	; (80030b0 <__NVIC_SetPriority+0x50>)
 8003090:	79fb      	ldrb	r3, [r7, #7]
 8003092:	f003 030f 	and.w	r3, r3, #15
 8003096:	3b04      	subs	r3, #4
 8003098:	0112      	lsls	r2, r2, #4
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	440b      	add	r3, r1
 800309e:	761a      	strb	r2, [r3, #24]
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	e000e100 	.word	0xe000e100
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b089      	sub	sp, #36	; 0x24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f1c3 0307 	rsb	r3, r3, #7
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	bf28      	it	cs
 80030d2:	2304      	movcs	r3, #4
 80030d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	3304      	adds	r3, #4
 80030da:	2b06      	cmp	r3, #6
 80030dc:	d902      	bls.n	80030e4 <NVIC_EncodePriority+0x30>
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	3b03      	subs	r3, #3
 80030e2:	e000      	b.n	80030e6 <NVIC_EncodePriority+0x32>
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e8:	f04f 32ff 	mov.w	r2, #4294967295
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43da      	mvns	r2, r3
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	401a      	ands	r2, r3
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	fa01 f303 	lsl.w	r3, r1, r3
 8003106:	43d9      	mvns	r1, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	4313      	orrs	r3, r2
         );
}
 800310e:	4618      	mov	r0, r3
 8003110:	3724      	adds	r7, #36	; 0x24
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff ff4c 	bl	8002fc0 <__NVIC_SetPriorityGrouping>
}
 8003128:	bf00      	nop
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
 800313c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003142:	f7ff ff61 	bl	8003008 <__NVIC_GetPriorityGrouping>
 8003146:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	68b9      	ldr	r1, [r7, #8]
 800314c:	6978      	ldr	r0, [r7, #20]
 800314e:	f7ff ffb1 	bl	80030b4 <NVIC_EncodePriority>
 8003152:	4602      	mov	r2, r0
 8003154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003158:	4611      	mov	r1, r2
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff ff80 	bl	8003060 <__NVIC_SetPriority>
}
 8003160:	bf00      	nop
 8003162:	3718      	adds	r7, #24
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ff54 	bl	8003024 <__NVIC_EnableIRQ>
}
 800317c:	bf00      	nop
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003184:	b480      	push	{r7}
 8003186:	b087      	sub	sp, #28
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003192:	e17f      	b.n	8003494 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	2101      	movs	r1, #1
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	fa01 f303 	lsl.w	r3, r1, r3
 80031a0:	4013      	ands	r3, r2
 80031a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 8171 	beq.w	800348e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d00b      	beq.n	80031cc <HAL_GPIO_Init+0x48>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d007      	beq.n	80031cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031c0:	2b11      	cmp	r3, #17
 80031c2:	d003      	beq.n	80031cc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b12      	cmp	r3, #18
 80031ca:	d130      	bne.n	800322e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	2203      	movs	r2, #3
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4013      	ands	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	68da      	ldr	r2, [r3, #12]
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003202:	2201      	movs	r2, #1
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	091b      	lsrs	r3, r3, #4
 8003218:	f003 0201 	and.w	r2, r3, #1
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4313      	orrs	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f003 0303 	and.w	r3, r3, #3
 8003236:	2b03      	cmp	r3, #3
 8003238:	d118      	bne.n	800326c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003240:	2201      	movs	r2, #1
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4013      	ands	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	08db      	lsrs	r3, r3, #3
 8003256:	f003 0201 	and.w	r2, r3, #1
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	693a      	ldr	r2, [r7, #16]
 800326a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	2203      	movs	r2, #3
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4013      	ands	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	4313      	orrs	r3, r2
 8003294:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d003      	beq.n	80032ac <HAL_GPIO_Init+0x128>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b12      	cmp	r3, #18
 80032aa:	d123      	bne.n	80032f4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	08da      	lsrs	r2, r3, #3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3208      	adds	r2, #8
 80032b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	220f      	movs	r2, #15
 80032c4:	fa02 f303 	lsl.w	r3, r2, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	4013      	ands	r3, r2
 80032ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	691a      	ldr	r2, [r3, #16]
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	08da      	lsrs	r2, r3, #3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	3208      	adds	r2, #8
 80032ee:	6939      	ldr	r1, [r7, #16]
 80032f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	2203      	movs	r2, #3
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4013      	ands	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0203 	and.w	r2, r3, #3
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	4313      	orrs	r3, r2
 8003320:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80ac 	beq.w	800348e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003336:	4b5f      	ldr	r3, [pc, #380]	; (80034b4 <HAL_GPIO_Init+0x330>)
 8003338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800333a:	4a5e      	ldr	r2, [pc, #376]	; (80034b4 <HAL_GPIO_Init+0x330>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6613      	str	r3, [r2, #96]	; 0x60
 8003342:	4b5c      	ldr	r3, [pc, #368]	; (80034b4 <HAL_GPIO_Init+0x330>)
 8003344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	60bb      	str	r3, [r7, #8]
 800334c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800334e:	4a5a      	ldr	r2, [pc, #360]	; (80034b8 <HAL_GPIO_Init+0x334>)
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	089b      	lsrs	r3, r3, #2
 8003354:	3302      	adds	r3, #2
 8003356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	220f      	movs	r2, #15
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	4013      	ands	r3, r2
 8003370:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003378:	d025      	beq.n	80033c6 <HAL_GPIO_Init+0x242>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a4f      	ldr	r2, [pc, #316]	; (80034bc <HAL_GPIO_Init+0x338>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d01f      	beq.n	80033c2 <HAL_GPIO_Init+0x23e>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a4e      	ldr	r2, [pc, #312]	; (80034c0 <HAL_GPIO_Init+0x33c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d019      	beq.n	80033be <HAL_GPIO_Init+0x23a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a4d      	ldr	r2, [pc, #308]	; (80034c4 <HAL_GPIO_Init+0x340>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d013      	beq.n	80033ba <HAL_GPIO_Init+0x236>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a4c      	ldr	r2, [pc, #304]	; (80034c8 <HAL_GPIO_Init+0x344>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d00d      	beq.n	80033b6 <HAL_GPIO_Init+0x232>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a4b      	ldr	r2, [pc, #300]	; (80034cc <HAL_GPIO_Init+0x348>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d007      	beq.n	80033b2 <HAL_GPIO_Init+0x22e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a4a      	ldr	r2, [pc, #296]	; (80034d0 <HAL_GPIO_Init+0x34c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d101      	bne.n	80033ae <HAL_GPIO_Init+0x22a>
 80033aa:	2306      	movs	r3, #6
 80033ac:	e00c      	b.n	80033c8 <HAL_GPIO_Init+0x244>
 80033ae:	2307      	movs	r3, #7
 80033b0:	e00a      	b.n	80033c8 <HAL_GPIO_Init+0x244>
 80033b2:	2305      	movs	r3, #5
 80033b4:	e008      	b.n	80033c8 <HAL_GPIO_Init+0x244>
 80033b6:	2304      	movs	r3, #4
 80033b8:	e006      	b.n	80033c8 <HAL_GPIO_Init+0x244>
 80033ba:	2303      	movs	r3, #3
 80033bc:	e004      	b.n	80033c8 <HAL_GPIO_Init+0x244>
 80033be:	2302      	movs	r3, #2
 80033c0:	e002      	b.n	80033c8 <HAL_GPIO_Init+0x244>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <HAL_GPIO_Init+0x244>
 80033c6:	2300      	movs	r3, #0
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	f002 0203 	and.w	r2, r2, #3
 80033ce:	0092      	lsls	r2, r2, #2
 80033d0:	4093      	lsls	r3, r2
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033d8:	4937      	ldr	r1, [pc, #220]	; (80034b8 <HAL_GPIO_Init+0x334>)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	089b      	lsrs	r3, r3, #2
 80033de:	3302      	adds	r3, #2
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80033e6:	4b3b      	ldr	r3, [pc, #236]	; (80034d4 <HAL_GPIO_Init+0x350>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	43db      	mvns	r3, r3
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	4013      	ands	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4313      	orrs	r3, r2
 8003408:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800340a:	4a32      	ldr	r2, [pc, #200]	; (80034d4 <HAL_GPIO_Init+0x350>)
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003410:	4b30      	ldr	r3, [pc, #192]	; (80034d4 <HAL_GPIO_Init+0x350>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	43db      	mvns	r3, r3
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4013      	ands	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d003      	beq.n	8003434 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003434:	4a27      	ldr	r2, [pc, #156]	; (80034d4 <HAL_GPIO_Init+0x350>)
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800343a:	4b26      	ldr	r3, [pc, #152]	; (80034d4 <HAL_GPIO_Init+0x350>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	43db      	mvns	r3, r3
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4013      	ands	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4313      	orrs	r3, r2
 800345c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800345e:	4a1d      	ldr	r2, [pc, #116]	; (80034d4 <HAL_GPIO_Init+0x350>)
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003464:	4b1b      	ldr	r3, [pc, #108]	; (80034d4 <HAL_GPIO_Init+0x350>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	43db      	mvns	r3, r3
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4013      	ands	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003488:	4a12      	ldr	r2, [pc, #72]	; (80034d4 <HAL_GPIO_Init+0x350>)
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	3301      	adds	r3, #1
 8003492:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	fa22 f303 	lsr.w	r3, r2, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f47f ae78 	bne.w	8003194 <HAL_GPIO_Init+0x10>
  }
}
 80034a4:	bf00      	nop
 80034a6:	bf00      	nop
 80034a8:	371c      	adds	r7, #28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40010000 	.word	0x40010000
 80034bc:	48000400 	.word	0x48000400
 80034c0:	48000800 	.word	0x48000800
 80034c4:	48000c00 	.word	0x48000c00
 80034c8:	48001000 	.word	0x48001000
 80034cc:	48001400 	.word	0x48001400
 80034d0:	48001800 	.word	0x48001800
 80034d4:	40010400 	.word	0x40010400

080034d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	807b      	strh	r3, [r7, #2]
 80034e4:	4613      	mov	r3, r2
 80034e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034e8:	787b      	ldrb	r3, [r7, #1]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034ee:	887a      	ldrh	r2, [r7, #2]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034f4:	e002      	b.n	80034fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034f6:	887a      	ldrh	r2, [r7, #2]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	460b      	mov	r3, r1
 8003512:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800351a:	887a      	ldrh	r2, [r7, #2]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4013      	ands	r3, r2
 8003520:	041a      	lsls	r2, r3, #16
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	43d9      	mvns	r1, r3
 8003526:	887b      	ldrh	r3, [r7, #2]
 8003528:	400b      	ands	r3, r1
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	619a      	str	r2, [r3, #24]
}
 8003530:	bf00      	nop
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e081      	b.n	8003652 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d106      	bne.n	8003568 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff fb3e 	bl	8002be4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2224      	movs	r2, #36	; 0x24
 800356c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0201 	bic.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800358c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800359c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d107      	bne.n	80035b6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035b2:	609a      	str	r2, [r3, #8]
 80035b4:	e006      	b.n	80035c4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689a      	ldr	r2, [r3, #8]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80035c2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d104      	bne.n	80035d6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035d4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80035e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68da      	ldr	r2, [r3, #12]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	ea42 0103 	orr.w	r1, r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	021a      	lsls	r2, r3, #8
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	430a      	orrs	r2, r1
 8003612:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	69d9      	ldr	r1, [r3, #28]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a1a      	ldr	r2, [r3, #32]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f042 0201 	orr.w	r2, r2, #1
 8003632:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
	...

0800365c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b088      	sub	sp, #32
 8003660:	af02      	add	r7, sp, #8
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	607a      	str	r2, [r7, #4]
 8003666:	461a      	mov	r2, r3
 8003668:	460b      	mov	r3, r1
 800366a:	817b      	strh	r3, [r7, #10]
 800366c:	4613      	mov	r3, r2
 800366e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b20      	cmp	r3, #32
 800367a:	f040 80da 	bne.w	8003832 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_I2C_Master_Transmit+0x30>
 8003688:	2302      	movs	r3, #2
 800368a:	e0d3      	b.n	8003834 <HAL_I2C_Master_Transmit+0x1d8>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003694:	f7ff fc64 	bl	8002f60 <HAL_GetTick>
 8003698:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	2319      	movs	r3, #25
 80036a0:	2201      	movs	r2, #1
 80036a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f000 f9e6 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e0be      	b.n	8003834 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2221      	movs	r2, #33	; 0x21
 80036ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2210      	movs	r2, #16
 80036c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	893a      	ldrh	r2, [r7, #8]
 80036d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2bff      	cmp	r3, #255	; 0xff
 80036e6:	d90e      	bls.n	8003706 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	22ff      	movs	r2, #255	; 0xff
 80036ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f2:	b2da      	uxtb	r2, r3
 80036f4:	8979      	ldrh	r1, [r7, #10]
 80036f6:	4b51      	ldr	r3, [pc, #324]	; (800383c <HAL_I2C_Master_Transmit+0x1e0>)
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 fb48 	bl	8003d94 <I2C_TransferConfig>
 8003704:	e06c      	b.n	80037e0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003714:	b2da      	uxtb	r2, r3
 8003716:	8979      	ldrh	r1, [r7, #10]
 8003718:	4b48      	ldr	r3, [pc, #288]	; (800383c <HAL_I2C_Master_Transmit+0x1e0>)
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 fb37 	bl	8003d94 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8003726:	e05b      	b.n	80037e0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003728:	697a      	ldr	r2, [r7, #20]
 800372a:	6a39      	ldr	r1, [r7, #32]
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 f9e3 	bl	8003af8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e07b      	b.n	8003834 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003740:	781a      	ldrb	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003756:	b29b      	uxth	r3, r3
 8003758:	3b01      	subs	r3, #1
 800375a:	b29a      	uxth	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003770:	b29b      	uxth	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d034      	beq.n	80037e0 <HAL_I2C_Master_Transmit+0x184>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377a:	2b00      	cmp	r3, #0
 800377c:	d130      	bne.n	80037e0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	2200      	movs	r2, #0
 8003786:	2180      	movs	r1, #128	; 0x80
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f975 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e04d      	b.n	8003834 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379c:	b29b      	uxth	r3, r3
 800379e:	2bff      	cmp	r3, #255	; 0xff
 80037a0:	d90e      	bls.n	80037c0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	22ff      	movs	r2, #255	; 0xff
 80037a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	8979      	ldrh	r1, [r7, #10]
 80037b0:	2300      	movs	r3, #0
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f000 faeb 	bl	8003d94 <I2C_TransferConfig>
 80037be:	e00f      	b.n	80037e0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c4:	b29a      	uxth	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	8979      	ldrh	r1, [r7, #10]
 80037d2:	2300      	movs	r3, #0
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f000 fada 	bl	8003d94 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d19e      	bne.n	8003728 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	6a39      	ldr	r1, [r7, #32]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f9c2 	bl	8003b78 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e01a      	b.n	8003834 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2220      	movs	r2, #32
 8003804:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	6859      	ldr	r1, [r3, #4]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	4b0b      	ldr	r3, [pc, #44]	; (8003840 <HAL_I2C_Master_Transmit+0x1e4>)
 8003812:	400b      	ands	r3, r1
 8003814:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2220      	movs	r2, #32
 800381a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800382e:	2300      	movs	r3, #0
 8003830:	e000      	b.n	8003834 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003832:	2302      	movs	r3, #2
  }
}
 8003834:	4618      	mov	r0, r3
 8003836:	3718      	adds	r7, #24
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	80002000 	.word	0x80002000
 8003840:	fe00e800 	.word	0xfe00e800

08003844 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af02      	add	r7, sp, #8
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	607a      	str	r2, [r7, #4]
 800384e:	461a      	mov	r2, r3
 8003850:	460b      	mov	r3, r1
 8003852:	817b      	strh	r3, [r7, #10]
 8003854:	4613      	mov	r3, r2
 8003856:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b20      	cmp	r3, #32
 8003862:	f040 80db 	bne.w	8003a1c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800386c:	2b01      	cmp	r3, #1
 800386e:	d101      	bne.n	8003874 <HAL_I2C_Master_Receive+0x30>
 8003870:	2302      	movs	r3, #2
 8003872:	e0d4      	b.n	8003a1e <HAL_I2C_Master_Receive+0x1da>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800387c:	f7ff fb70 	bl	8002f60 <HAL_GetTick>
 8003880:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	2319      	movs	r3, #25
 8003888:	2201      	movs	r2, #1
 800388a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f000 f8f2 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e0bf      	b.n	8003a1e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2222      	movs	r2, #34	; 0x22
 80038a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2210      	movs	r2, #16
 80038aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	893a      	ldrh	r2, [r7, #8]
 80038be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	2bff      	cmp	r3, #255	; 0xff
 80038ce:	d90e      	bls.n	80038ee <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	22ff      	movs	r2, #255	; 0xff
 80038d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	8979      	ldrh	r1, [r7, #10]
 80038de:	4b52      	ldr	r3, [pc, #328]	; (8003a28 <HAL_I2C_Master_Receive+0x1e4>)
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 fa54 	bl	8003d94 <I2C_TransferConfig>
 80038ec:	e06d      	b.n	80039ca <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	8979      	ldrh	r1, [r7, #10]
 8003900:	4b49      	ldr	r3, [pc, #292]	; (8003a28 <HAL_I2C_Master_Receive+0x1e4>)
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 fa43 	bl	8003d94 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800390e:	e05c      	b.n	80039ca <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	6a39      	ldr	r1, [r7, #32]
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 f96b 	bl	8003bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e07c      	b.n	8003a1e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	b2d2      	uxtb	r2, r2
 8003930:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800394c:	b29b      	uxth	r3, r3
 800394e:	3b01      	subs	r3, #1
 8003950:	b29a      	uxth	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395a:	b29b      	uxth	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	d034      	beq.n	80039ca <HAL_I2C_Master_Receive+0x186>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003964:	2b00      	cmp	r3, #0
 8003966:	d130      	bne.n	80039ca <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	6a3b      	ldr	r3, [r7, #32]
 800396e:	2200      	movs	r2, #0
 8003970:	2180      	movs	r1, #128	; 0x80
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 f880 	bl	8003a78 <I2C_WaitOnFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e04d      	b.n	8003a1e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003986:	b29b      	uxth	r3, r3
 8003988:	2bff      	cmp	r3, #255	; 0xff
 800398a:	d90e      	bls.n	80039aa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	22ff      	movs	r2, #255	; 0xff
 8003990:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003996:	b2da      	uxtb	r2, r3
 8003998:	8979      	ldrh	r1, [r7, #10]
 800399a:	2300      	movs	r3, #0
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f9f6 	bl	8003d94 <I2C_TransferConfig>
 80039a8:	e00f      	b.n	80039ca <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ae:	b29a      	uxth	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	8979      	ldrh	r1, [r7, #10]
 80039bc:	2300      	movs	r3, #0
 80039be:	9300      	str	r3, [sp, #0]
 80039c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f000 f9e5 	bl	8003d94 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d19d      	bne.n	8003910 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	6a39      	ldr	r1, [r7, #32]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 f8cd 	bl	8003b78 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e01a      	b.n	8003a1e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2220      	movs	r2, #32
 80039ee:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6859      	ldr	r1, [r3, #4]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	4b0c      	ldr	r3, [pc, #48]	; (8003a2c <HAL_I2C_Master_Receive+0x1e8>)
 80039fc:	400b      	ands	r3, r1
 80039fe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2220      	movs	r2, #32
 8003a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	e000      	b.n	8003a1e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003a1c:	2302      	movs	r3, #2
  }
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3718      	adds	r7, #24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	80002400 	.word	0x80002400
 8003a2c:	fe00e800 	.word	0xfe00e800

08003a30 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d103      	bne.n	8003a4e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d007      	beq.n	8003a6c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	699a      	ldr	r2, [r3, #24]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0201 	orr.w	r2, r2, #1
 8003a6a:	619a      	str	r2, [r3, #24]
  }
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	603b      	str	r3, [r7, #0]
 8003a84:	4613      	mov	r3, r2
 8003a86:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a88:	e022      	b.n	8003ad0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a90:	d01e      	beq.n	8003ad0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a92:	f7ff fa65 	bl	8002f60 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d302      	bcc.n	8003aa8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d113      	bne.n	8003ad0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aac:	f043 0220 	orr.w	r2, r3, #32
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e00f      	b.n	8003af0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	699a      	ldr	r2, [r3, #24]
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	bf0c      	ite	eq
 8003ae0:	2301      	moveq	r3, #1
 8003ae2:	2300      	movne	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d0cd      	beq.n	8003a8a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3710      	adds	r7, #16
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b04:	e02c      	b.n	8003b60 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	68b9      	ldr	r1, [r7, #8]
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 f8dc 	bl	8003cc8 <I2C_IsAcknowledgeFailed>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e02a      	b.n	8003b70 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b20:	d01e      	beq.n	8003b60 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b22:	f7ff fa1d 	bl	8002f60 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	68ba      	ldr	r2, [r7, #8]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d302      	bcc.n	8003b38 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d113      	bne.n	8003b60 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3c:	f043 0220 	orr.w	r2, r3, #32
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e007      	b.n	8003b70 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d1cb      	bne.n	8003b06 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b84:	e028      	b.n	8003bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	68b9      	ldr	r1, [r7, #8]
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 f89c 	bl	8003cc8 <I2C_IsAcknowledgeFailed>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e026      	b.n	8003be8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b9a:	f7ff f9e1 	bl	8002f60 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	68ba      	ldr	r2, [r7, #8]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d302      	bcc.n	8003bb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d113      	bne.n	8003bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb4:	f043 0220 	orr.w	r2, r3, #32
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e007      	b.n	8003be8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	f003 0320 	and.w	r3, r3, #32
 8003be2:	2b20      	cmp	r3, #32
 8003be4:	d1cf      	bne.n	8003b86 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bfc:	e055      	b.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	68b9      	ldr	r1, [r7, #8]
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f000 f860 	bl	8003cc8 <I2C_IsAcknowledgeFailed>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e053      	b.n	8003cba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	f003 0320 	and.w	r3, r3, #32
 8003c1c:	2b20      	cmp	r3, #32
 8003c1e:	d129      	bne.n	8003c74 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	f003 0304 	and.w	r3, r3, #4
 8003c2a:	2b04      	cmp	r3, #4
 8003c2c:	d105      	bne.n	8003c3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003c36:	2300      	movs	r3, #0
 8003c38:	e03f      	b.n	8003cba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6859      	ldr	r1, [r3, #4]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	4b1d      	ldr	r3, [pc, #116]	; (8003cc4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003c4e:	400b      	ands	r3, r1
 8003c50:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e022      	b.n	8003cba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c74:	f7ff f974 	bl	8002f60 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d302      	bcc.n	8003c8a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10f      	bne.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8e:	f043 0220 	orr.w	r2, r3, #32
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e007      	b.n	8003cba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	f003 0304 	and.w	r3, r3, #4
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	d1a2      	bne.n	8003bfe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	fe00e800 	.word	0xfe00e800

08003cc8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	699b      	ldr	r3, [r3, #24]
 8003cda:	f003 0310 	and.w	r3, r3, #16
 8003cde:	2b10      	cmp	r3, #16
 8003ce0:	d151      	bne.n	8003d86 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ce2:	e022      	b.n	8003d2a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cea:	d01e      	beq.n	8003d2a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cec:	f7ff f938 	bl	8002f60 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d302      	bcc.n	8003d02 <I2C_IsAcknowledgeFailed+0x3a>
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d113      	bne.n	8003d2a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	f043 0220 	orr.w	r2, r3, #32
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2220      	movs	r2, #32
 8003d12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e02e      	b.n	8003d88 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	f003 0320 	and.w	r3, r3, #32
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	d1d5      	bne.n	8003ce4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2210      	movs	r2, #16
 8003d3e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2220      	movs	r2, #32
 8003d46:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f7ff fe71 	bl	8003a30 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	6859      	ldr	r1, [r3, #4]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <I2C_IsAcknowledgeFailed+0xc8>)
 8003d5a:	400b      	ands	r3, r1
 8003d5c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	f043 0204 	orr.w	r2, r3, #4
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	fe00e800 	.word	0xfe00e800

08003d94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	607b      	str	r3, [r7, #4]
 8003d9e:	460b      	mov	r3, r1
 8003da0:	817b      	strh	r3, [r7, #10]
 8003da2:	4613      	mov	r3, r2
 8003da4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	0d5b      	lsrs	r3, r3, #21
 8003db0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003db4:	4b0d      	ldr	r3, [pc, #52]	; (8003dec <I2C_TransferConfig+0x58>)
 8003db6:	430b      	orrs	r3, r1
 8003db8:	43db      	mvns	r3, r3
 8003dba:	ea02 0103 	and.w	r1, r2, r3
 8003dbe:	897b      	ldrh	r3, [r7, #10]
 8003dc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003dc4:	7a7b      	ldrb	r3, [r7, #9]
 8003dc6:	041b      	lsls	r3, r3, #16
 8003dc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003dde:	bf00      	nop
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	03ff63ff 	.word	0x03ff63ff

08003df0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b20      	cmp	r3, #32
 8003e04:	d138      	bne.n	8003e78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d101      	bne.n	8003e14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e10:	2302      	movs	r3, #2
 8003e12:	e032      	b.n	8003e7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2224      	movs	r2, #36	; 0x24
 8003e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0201 	bic.w	r2, r2, #1
 8003e32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6819      	ldr	r1, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0201 	orr.w	r2, r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e74:	2300      	movs	r3, #0
 8003e76:	e000      	b.n	8003e7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
  }
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b085      	sub	sp, #20
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b20      	cmp	r3, #32
 8003e9a:	d139      	bne.n	8003f10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d101      	bne.n	8003eaa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	e033      	b.n	8003f12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2224      	movs	r2, #36	; 0x24
 8003eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0201 	bic.w	r2, r2, #1
 8003ec8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003ed8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	021b      	lsls	r3, r3, #8
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0201 	orr.w	r2, r2, #1
 8003efa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	e000      	b.n	8003f12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f10:	2302      	movs	r3, #2
  }
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
	...

08003f20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f24:	4b04      	ldr	r3, [pc, #16]	; (8003f38 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40007000 	.word	0x40007000

08003f3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f4a:	d130      	bne.n	8003fae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f4c:	4b23      	ldr	r3, [pc, #140]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f58:	d038      	beq.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f5a:	4b20      	ldr	r3, [pc, #128]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f62:	4a1e      	ldr	r2, [pc, #120]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f6a:	4b1d      	ldr	r3, [pc, #116]	; (8003fe0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2232      	movs	r2, #50	; 0x32
 8003f70:	fb02 f303 	mul.w	r3, r2, r3
 8003f74:	4a1b      	ldr	r2, [pc, #108]	; (8003fe4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003f76:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7a:	0c9b      	lsrs	r3, r3, #18
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f80:	e002      	b.n	8003f88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3b01      	subs	r3, #1
 8003f86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f88:	4b14      	ldr	r3, [pc, #80]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f94:	d102      	bne.n	8003f9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f2      	bne.n	8003f82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f9c:	4b0f      	ldr	r3, [pc, #60]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fa8:	d110      	bne.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e00f      	b.n	8003fce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fae:	4b0b      	ldr	r3, [pc, #44]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fba:	d007      	beq.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fbc:	4b07      	ldr	r3, [pc, #28]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fc4:	4a05      	ldr	r2, [pc, #20]	; (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3714      	adds	r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	40007000 	.word	0x40007000
 8003fe0:	20000070 	.word	0x20000070
 8003fe4:	431bde83 	.word	0x431bde83

08003fe8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e3d4      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ffa:	4ba1      	ldr	r3, [pc, #644]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f003 030c 	and.w	r3, r3, #12
 8004002:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004004:	4b9e      	ldr	r3, [pc, #632]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f003 0303 	and.w	r3, r3, #3
 800400c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0310 	and.w	r3, r3, #16
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 80e4 	beq.w	80041e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d007      	beq.n	8004032 <HAL_RCC_OscConfig+0x4a>
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	2b0c      	cmp	r3, #12
 8004026:	f040 808b 	bne.w	8004140 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2b01      	cmp	r3, #1
 800402e:	f040 8087 	bne.w	8004140 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004032:	4b93      	ldr	r3, [pc, #588]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d005      	beq.n	800404a <HAL_RCC_OscConfig+0x62>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e3ac      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1a      	ldr	r2, [r3, #32]
 800404e:	4b8c      	ldr	r3, [pc, #560]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b00      	cmp	r3, #0
 8004058:	d004      	beq.n	8004064 <HAL_RCC_OscConfig+0x7c>
 800405a:	4b89      	ldr	r3, [pc, #548]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004062:	e005      	b.n	8004070 <HAL_RCC_OscConfig+0x88>
 8004064:	4b86      	ldr	r3, [pc, #536]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004066:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800406a:	091b      	lsrs	r3, r3, #4
 800406c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004070:	4293      	cmp	r3, r2
 8004072:	d223      	bcs.n	80040bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fd73 	bl	8004b64 <RCC_SetFlashLatencyFromMSIRange>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e38d      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004088:	4b7d      	ldr	r3, [pc, #500]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a7c      	ldr	r2, [pc, #496]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800408e:	f043 0308 	orr.w	r3, r3, #8
 8004092:	6013      	str	r3, [r2, #0]
 8004094:	4b7a      	ldr	r3, [pc, #488]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	4977      	ldr	r1, [pc, #476]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040a6:	4b76      	ldr	r3, [pc, #472]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	021b      	lsls	r3, r3, #8
 80040b4:	4972      	ldr	r1, [pc, #456]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	604b      	str	r3, [r1, #4]
 80040ba:	e025      	b.n	8004108 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040bc:	4b70      	ldr	r3, [pc, #448]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a6f      	ldr	r2, [pc, #444]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040c2:	f043 0308 	orr.w	r3, r3, #8
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	4b6d      	ldr	r3, [pc, #436]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	496a      	ldr	r1, [pc, #424]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040da:	4b69      	ldr	r3, [pc, #420]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	021b      	lsls	r3, r3, #8
 80040e8:	4965      	ldr	r1, [pc, #404]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d109      	bne.n	8004108 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a1b      	ldr	r3, [r3, #32]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fd33 	bl	8004b64 <RCC_SetFlashLatencyFromMSIRange>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e34d      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004108:	f000 fc36 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 800410c:	4602      	mov	r2, r0
 800410e:	4b5c      	ldr	r3, [pc, #368]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	091b      	lsrs	r3, r3, #4
 8004114:	f003 030f 	and.w	r3, r3, #15
 8004118:	495a      	ldr	r1, [pc, #360]	; (8004284 <HAL_RCC_OscConfig+0x29c>)
 800411a:	5ccb      	ldrb	r3, [r1, r3]
 800411c:	f003 031f 	and.w	r3, r3, #31
 8004120:	fa22 f303 	lsr.w	r3, r2, r3
 8004124:	4a58      	ldr	r2, [pc, #352]	; (8004288 <HAL_RCC_OscConfig+0x2a0>)
 8004126:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004128:	4b58      	ldr	r3, [pc, #352]	; (800428c <HAL_RCC_OscConfig+0x2a4>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f7fe fe11 	bl	8002d54 <HAL_InitTick>
 8004132:	4603      	mov	r3, r0
 8004134:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004136:	7bfb      	ldrb	r3, [r7, #15]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d052      	beq.n	80041e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800413c:	7bfb      	ldrb	r3, [r7, #15]
 800413e:	e331      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d032      	beq.n	80041ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004148:	4b4d      	ldr	r3, [pc, #308]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a4c      	ldr	r2, [pc, #304]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800414e:	f043 0301 	orr.w	r3, r3, #1
 8004152:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004154:	f7fe ff04 	bl	8002f60 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800415c:	f7fe ff00 	bl	8002f60 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e31a      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800416e:	4b44      	ldr	r3, [pc, #272]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0f0      	beq.n	800415c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800417a:	4b41      	ldr	r3, [pc, #260]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a40      	ldr	r2, [pc, #256]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004180:	f043 0308 	orr.w	r3, r3, #8
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	4b3e      	ldr	r3, [pc, #248]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	493b      	ldr	r1, [pc, #236]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004194:	4313      	orrs	r3, r2
 8004196:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004198:	4b39      	ldr	r3, [pc, #228]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	021b      	lsls	r3, r3, #8
 80041a6:	4936      	ldr	r1, [pc, #216]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	604b      	str	r3, [r1, #4]
 80041ac:	e01a      	b.n	80041e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041ae:	4b34      	ldr	r3, [pc, #208]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a33      	ldr	r2, [pc, #204]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80041b4:	f023 0301 	bic.w	r3, r3, #1
 80041b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041ba:	f7fe fed1 	bl	8002f60 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041c2:	f7fe fecd 	bl	8002f60 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e2e7      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041d4:	4b2a      	ldr	r3, [pc, #168]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1f0      	bne.n	80041c2 <HAL_RCC_OscConfig+0x1da>
 80041e0:	e000      	b.n	80041e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d074      	beq.n	80042da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	2b08      	cmp	r3, #8
 80041f4:	d005      	beq.n	8004202 <HAL_RCC_OscConfig+0x21a>
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	2b0c      	cmp	r3, #12
 80041fa:	d10e      	bne.n	800421a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	2b03      	cmp	r3, #3
 8004200:	d10b      	bne.n	800421a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004202:	4b1f      	ldr	r3, [pc, #124]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d064      	beq.n	80042d8 <HAL_RCC_OscConfig+0x2f0>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d160      	bne.n	80042d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e2c4      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004222:	d106      	bne.n	8004232 <HAL_RCC_OscConfig+0x24a>
 8004224:	4b16      	ldr	r3, [pc, #88]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a15      	ldr	r2, [pc, #84]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800422a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	e01d      	b.n	800426e <HAL_RCC_OscConfig+0x286>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800423a:	d10c      	bne.n	8004256 <HAL_RCC_OscConfig+0x26e>
 800423c:	4b10      	ldr	r3, [pc, #64]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a0f      	ldr	r2, [pc, #60]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004242:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	4b0d      	ldr	r3, [pc, #52]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a0c      	ldr	r2, [pc, #48]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800424e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004252:	6013      	str	r3, [r2, #0]
 8004254:	e00b      	b.n	800426e <HAL_RCC_OscConfig+0x286>
 8004256:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a09      	ldr	r2, [pc, #36]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 800425c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004260:	6013      	str	r3, [r2, #0]
 8004262:	4b07      	ldr	r3, [pc, #28]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a06      	ldr	r2, [pc, #24]	; (8004280 <HAL_RCC_OscConfig+0x298>)
 8004268:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800426c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d01c      	beq.n	80042b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004276:	f7fe fe73 	bl	8002f60 <HAL_GetTick>
 800427a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800427c:	e011      	b.n	80042a2 <HAL_RCC_OscConfig+0x2ba>
 800427e:	bf00      	nop
 8004280:	40021000 	.word	0x40021000
 8004284:	08007eb0 	.word	0x08007eb0
 8004288:	20000070 	.word	0x20000070
 800428c:	20000074 	.word	0x20000074
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004290:	f7fe fe66 	bl	8002f60 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b64      	cmp	r3, #100	; 0x64
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e280      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042a2:	4baf      	ldr	r3, [pc, #700]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x2a8>
 80042ae:	e014      	b.n	80042da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b0:	f7fe fe56 	bl	8002f60 <HAL_GetTick>
 80042b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042b8:	f7fe fe52 	bl	8002f60 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b64      	cmp	r3, #100	; 0x64
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e26c      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042ca:	4ba5      	ldr	r3, [pc, #660]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1f0      	bne.n	80042b8 <HAL_RCC_OscConfig+0x2d0>
 80042d6:	e000      	b.n	80042da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d060      	beq.n	80043a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	d005      	beq.n	80042f8 <HAL_RCC_OscConfig+0x310>
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	2b0c      	cmp	r3, #12
 80042f0:	d119      	bne.n	8004326 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d116      	bne.n	8004326 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042f8:	4b99      	ldr	r3, [pc, #612]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004300:	2b00      	cmp	r3, #0
 8004302:	d005      	beq.n	8004310 <HAL_RCC_OscConfig+0x328>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e249      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004310:	4b93      	ldr	r3, [pc, #588]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	061b      	lsls	r3, r3, #24
 800431e:	4990      	ldr	r1, [pc, #576]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004320:	4313      	orrs	r3, r2
 8004322:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004324:	e040      	b.n	80043a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d023      	beq.n	8004376 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800432e:	4b8c      	ldr	r3, [pc, #560]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a8b      	ldr	r2, [pc, #556]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004338:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433a:	f7fe fe11 	bl	8002f60 <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004340:	e008      	b.n	8004354 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004342:	f7fe fe0d 	bl	8002f60 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e227      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004354:	4b82      	ldr	r3, [pc, #520]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f0      	beq.n	8004342 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004360:	4b7f      	ldr	r3, [pc, #508]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	497c      	ldr	r1, [pc, #496]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]
 8004374:	e018      	b.n	80043a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004376:	4b7a      	ldr	r3, [pc, #488]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a79      	ldr	r2, [pc, #484]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 800437c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004380:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004382:	f7fe fded 	bl	8002f60 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800438a:	f7fe fde9 	bl	8002f60 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e203      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800439c:	4b70      	ldr	r3, [pc, #448]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1f0      	bne.n	800438a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0308 	and.w	r3, r3, #8
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d03c      	beq.n	800442e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01c      	beq.n	80043f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043bc:	4b68      	ldr	r3, [pc, #416]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80043be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043c2:	4a67      	ldr	r2, [pc, #412]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80043c4:	f043 0301 	orr.w	r3, r3, #1
 80043c8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043cc:	f7fe fdc8 	bl	8002f60 <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043d4:	f7fe fdc4 	bl	8002f60 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e1de      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043e6:	4b5e      	ldr	r3, [pc, #376]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80043e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0ef      	beq.n	80043d4 <HAL_RCC_OscConfig+0x3ec>
 80043f4:	e01b      	b.n	800442e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043f6:	4b5a      	ldr	r3, [pc, #360]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80043f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043fc:	4a58      	ldr	r2, [pc, #352]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80043fe:	f023 0301 	bic.w	r3, r3, #1
 8004402:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004406:	f7fe fdab 	bl	8002f60 <HAL_GetTick>
 800440a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800440c:	e008      	b.n	8004420 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800440e:	f7fe fda7 	bl	8002f60 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d901      	bls.n	8004420 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e1c1      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004420:	4b4f      	ldr	r3, [pc, #316]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004422:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1ef      	bne.n	800440e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80a6 	beq.w	8004588 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800443c:	2300      	movs	r3, #0
 800443e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004440:	4b47      	ldr	r3, [pc, #284]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10d      	bne.n	8004468 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800444c:	4b44      	ldr	r3, [pc, #272]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 800444e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004450:	4a43      	ldr	r2, [pc, #268]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004452:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004456:	6593      	str	r3, [r2, #88]	; 0x58
 8004458:	4b41      	ldr	r3, [pc, #260]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 800445a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800445c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004460:	60bb      	str	r3, [r7, #8]
 8004462:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004464:	2301      	movs	r3, #1
 8004466:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004468:	4b3e      	ldr	r3, [pc, #248]	; (8004564 <HAL_RCC_OscConfig+0x57c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d118      	bne.n	80044a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004474:	4b3b      	ldr	r3, [pc, #236]	; (8004564 <HAL_RCC_OscConfig+0x57c>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a3a      	ldr	r2, [pc, #232]	; (8004564 <HAL_RCC_OscConfig+0x57c>)
 800447a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800447e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004480:	f7fe fd6e 	bl	8002f60 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004488:	f7fe fd6a 	bl	8002f60 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b02      	cmp	r3, #2
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e184      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800449a:	4b32      	ldr	r3, [pc, #200]	; (8004564 <HAL_RCC_OscConfig+0x57c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0f0      	beq.n	8004488 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d108      	bne.n	80044c0 <HAL_RCC_OscConfig+0x4d8>
 80044ae:	4b2c      	ldr	r3, [pc, #176]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044b4:	4a2a      	ldr	r2, [pc, #168]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044b6:	f043 0301 	orr.w	r3, r3, #1
 80044ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044be:	e024      	b.n	800450a <HAL_RCC_OscConfig+0x522>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	2b05      	cmp	r3, #5
 80044c6:	d110      	bne.n	80044ea <HAL_RCC_OscConfig+0x502>
 80044c8:	4b25      	ldr	r3, [pc, #148]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ce:	4a24      	ldr	r2, [pc, #144]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044d0:	f043 0304 	orr.w	r3, r3, #4
 80044d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044d8:	4b21      	ldr	r3, [pc, #132]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044de:	4a20      	ldr	r2, [pc, #128]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044e0:	f043 0301 	orr.w	r3, r3, #1
 80044e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044e8:	e00f      	b.n	800450a <HAL_RCC_OscConfig+0x522>
 80044ea:	4b1d      	ldr	r3, [pc, #116]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f0:	4a1b      	ldr	r2, [pc, #108]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044f2:	f023 0301 	bic.w	r3, r3, #1
 80044f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80044fa:	4b19      	ldr	r3, [pc, #100]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 80044fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004500:	4a17      	ldr	r2, [pc, #92]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004502:	f023 0304 	bic.w	r3, r3, #4
 8004506:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d016      	beq.n	8004540 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004512:	f7fe fd25 	bl	8002f60 <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004518:	e00a      	b.n	8004530 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800451a:	f7fe fd21 	bl	8002f60 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	f241 3288 	movw	r2, #5000	; 0x1388
 8004528:	4293      	cmp	r3, r2
 800452a:	d901      	bls.n	8004530 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e139      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004530:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <HAL_RCC_OscConfig+0x578>)
 8004532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0ed      	beq.n	800451a <HAL_RCC_OscConfig+0x532>
 800453e:	e01a      	b.n	8004576 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004540:	f7fe fd0e 	bl	8002f60 <HAL_GetTick>
 8004544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004546:	e00f      	b.n	8004568 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004548:	f7fe fd0a 	bl	8002f60 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	f241 3288 	movw	r2, #5000	; 0x1388
 8004556:	4293      	cmp	r3, r2
 8004558:	d906      	bls.n	8004568 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800455a:	2303      	movs	r3, #3
 800455c:	e122      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
 800455e:	bf00      	nop
 8004560:	40021000 	.word	0x40021000
 8004564:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004568:	4b90      	ldr	r3, [pc, #576]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800456a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1e8      	bne.n	8004548 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004576:	7ffb      	ldrb	r3, [r7, #31]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d105      	bne.n	8004588 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800457c:	4b8b      	ldr	r3, [pc, #556]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800457e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004580:	4a8a      	ldr	r2, [pc, #552]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004582:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004586:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 8108 	beq.w	80047a2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004596:	2b02      	cmp	r3, #2
 8004598:	f040 80d0 	bne.w	800473c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800459c:	4b83      	ldr	r3, [pc, #524]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	f003 0203 	and.w	r2, r3, #3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d130      	bne.n	8004612 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ba:	3b01      	subs	r3, #1
 80045bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045be:	429a      	cmp	r2, r3
 80045c0:	d127      	bne.n	8004612 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d11f      	bne.n	8004612 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045dc:	2a07      	cmp	r2, #7
 80045de:	bf14      	ite	ne
 80045e0:	2201      	movne	r2, #1
 80045e2:	2200      	moveq	r2, #0
 80045e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d113      	bne.n	8004612 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f4:	085b      	lsrs	r3, r3, #1
 80045f6:	3b01      	subs	r3, #1
 80045f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d109      	bne.n	8004612 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	085b      	lsrs	r3, r3, #1
 800460a:	3b01      	subs	r3, #1
 800460c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800460e:	429a      	cmp	r2, r3
 8004610:	d06e      	beq.n	80046f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	2b0c      	cmp	r3, #12
 8004616:	d069      	beq.n	80046ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004618:	4b64      	ldr	r3, [pc, #400]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d105      	bne.n	8004630 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004624:	4b61      	ldr	r3, [pc, #388]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e0b7      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004634:	4b5d      	ldr	r3, [pc, #372]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a5c      	ldr	r2, [pc, #368]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800463a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800463e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004640:	f7fe fc8e 	bl	8002f60 <HAL_GetTick>
 8004644:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004646:	e008      	b.n	800465a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004648:	f7fe fc8a 	bl	8002f60 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b02      	cmp	r3, #2
 8004654:	d901      	bls.n	800465a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e0a4      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800465a:	4b54      	ldr	r3, [pc, #336]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1f0      	bne.n	8004648 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004666:	4b51      	ldr	r3, [pc, #324]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004668:	68da      	ldr	r2, [r3, #12]
 800466a:	4b51      	ldr	r3, [pc, #324]	; (80047b0 <HAL_RCC_OscConfig+0x7c8>)
 800466c:	4013      	ands	r3, r2
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004676:	3a01      	subs	r2, #1
 8004678:	0112      	lsls	r2, r2, #4
 800467a:	4311      	orrs	r1, r2
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004680:	0212      	lsls	r2, r2, #8
 8004682:	4311      	orrs	r1, r2
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004688:	0852      	lsrs	r2, r2, #1
 800468a:	3a01      	subs	r2, #1
 800468c:	0552      	lsls	r2, r2, #21
 800468e:	4311      	orrs	r1, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004694:	0852      	lsrs	r2, r2, #1
 8004696:	3a01      	subs	r2, #1
 8004698:	0652      	lsls	r2, r2, #25
 800469a:	4311      	orrs	r1, r2
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046a0:	0912      	lsrs	r2, r2, #4
 80046a2:	0452      	lsls	r2, r2, #17
 80046a4:	430a      	orrs	r2, r1
 80046a6:	4941      	ldr	r1, [pc, #260]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80046ac:	4b3f      	ldr	r3, [pc, #252]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a3e      	ldr	r2, [pc, #248]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046b8:	4b3c      	ldr	r3, [pc, #240]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	4a3b      	ldr	r2, [pc, #236]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046c4:	f7fe fc4c 	bl	8002f60 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046cc:	f7fe fc48 	bl	8002f60 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e062      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046de:	4b33      	ldr	r3, [pc, #204]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d0f0      	beq.n	80046cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046ea:	e05a      	b.n	80047a2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e059      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046f0:	4b2e      	ldr	r3, [pc, #184]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d152      	bne.n	80047a2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80046fc:	4b2b      	ldr	r3, [pc, #172]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a2a      	ldr	r2, [pc, #168]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004702:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004706:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004708:	4b28      	ldr	r3, [pc, #160]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4a27      	ldr	r2, [pc, #156]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800470e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004712:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004714:	f7fe fc24 	bl	8002f60 <HAL_GetTick>
 8004718:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800471a:	e008      	b.n	800472e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800471c:	f7fe fc20 	bl	8002f60 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	2b02      	cmp	r3, #2
 8004728:	d901      	bls.n	800472e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e03a      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800472e:	4b1f      	ldr	r3, [pc, #124]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d0f0      	beq.n	800471c <HAL_RCC_OscConfig+0x734>
 800473a:	e032      	b.n	80047a2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	2b0c      	cmp	r3, #12
 8004740:	d02d      	beq.n	800479e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004742:	4b1a      	ldr	r3, [pc, #104]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a19      	ldr	r2, [pc, #100]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004748:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800474c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800474e:	4b17      	ldr	r3, [pc, #92]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d105      	bne.n	8004766 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800475a:	4b14      	ldr	r3, [pc, #80]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	4a13      	ldr	r2, [pc, #76]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004760:	f023 0303 	bic.w	r3, r3, #3
 8004764:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004766:	4b11      	ldr	r3, [pc, #68]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	4a10      	ldr	r2, [pc, #64]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 800476c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004774:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004776:	f7fe fbf3 	bl	8002f60 <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800477c:	e008      	b.n	8004790 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800477e:	f7fe fbef 	bl	8002f60 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e009      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004790:	4b06      	ldr	r3, [pc, #24]	; (80047ac <HAL_RCC_OscConfig+0x7c4>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d1f0      	bne.n	800477e <HAL_RCC_OscConfig+0x796>
 800479c:	e001      	b.n	80047a2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3720      	adds	r7, #32
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40021000 	.word	0x40021000
 80047b0:	f99d808c 	.word	0xf99d808c

080047b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0c8      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047c8:	4b66      	ldr	r3, [pc, #408]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0307 	and.w	r3, r3, #7
 80047d0:	683a      	ldr	r2, [r7, #0]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d910      	bls.n	80047f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047d6:	4b63      	ldr	r3, [pc, #396]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f023 0207 	bic.w	r2, r3, #7
 80047de:	4961      	ldr	r1, [pc, #388]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047e6:	4b5f      	ldr	r3, [pc, #380]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0307 	and.w	r3, r3, #7
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d001      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e0b0      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b00      	cmp	r3, #0
 8004802:	d04c      	beq.n	800489e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2b03      	cmp	r3, #3
 800480a:	d107      	bne.n	800481c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800480c:	4b56      	ldr	r3, [pc, #344]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d121      	bne.n	800485c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e09e      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b02      	cmp	r3, #2
 8004822:	d107      	bne.n	8004834 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004824:	4b50      	ldr	r3, [pc, #320]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d115      	bne.n	800485c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e092      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d107      	bne.n	800484c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800483c:	4b4a      	ldr	r3, [pc, #296]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d109      	bne.n	800485c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e086      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800484c:	4b46      	ldr	r3, [pc, #280]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004854:	2b00      	cmp	r3, #0
 8004856:	d101      	bne.n	800485c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	e07e      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800485c:	4b42      	ldr	r3, [pc, #264]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f023 0203 	bic.w	r2, r3, #3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	493f      	ldr	r1, [pc, #252]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 800486a:	4313      	orrs	r3, r2
 800486c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800486e:	f7fe fb77 	bl	8002f60 <HAL_GetTick>
 8004872:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004874:	e00a      	b.n	800488c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004876:	f7fe fb73 	bl	8002f60 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	f241 3288 	movw	r2, #5000	; 0x1388
 8004884:	4293      	cmp	r3, r2
 8004886:	d901      	bls.n	800488c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e066      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488c:	4b36      	ldr	r3, [pc, #216]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 020c 	and.w	r2, r3, #12
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	429a      	cmp	r2, r3
 800489c:	d1eb      	bne.n	8004876 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d008      	beq.n	80048bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048aa:	4b2f      	ldr	r3, [pc, #188]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	492c      	ldr	r1, [pc, #176]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048bc:	4b29      	ldr	r3, [pc, #164]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	683a      	ldr	r2, [r7, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d210      	bcs.n	80048ec <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ca:	4b26      	ldr	r3, [pc, #152]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f023 0207 	bic.w	r2, r3, #7
 80048d2:	4924      	ldr	r1, [pc, #144]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048da:	4b22      	ldr	r3, [pc, #136]	; (8004964 <HAL_RCC_ClockConfig+0x1b0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d001      	beq.n	80048ec <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e036      	b.n	800495a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d008      	beq.n	800490a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048f8:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	4918      	ldr	r1, [pc, #96]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 8004906:	4313      	orrs	r3, r2
 8004908:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0308 	and.w	r3, r3, #8
 8004912:	2b00      	cmp	r3, #0
 8004914:	d009      	beq.n	800492a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004916:	4b14      	ldr	r3, [pc, #80]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	4910      	ldr	r1, [pc, #64]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 8004926:	4313      	orrs	r3, r2
 8004928:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800492a:	f000 f825 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 800492e:	4602      	mov	r2, r0
 8004930:	4b0d      	ldr	r3, [pc, #52]	; (8004968 <HAL_RCC_ClockConfig+0x1b4>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	091b      	lsrs	r3, r3, #4
 8004936:	f003 030f 	and.w	r3, r3, #15
 800493a:	490c      	ldr	r1, [pc, #48]	; (800496c <HAL_RCC_ClockConfig+0x1b8>)
 800493c:	5ccb      	ldrb	r3, [r1, r3]
 800493e:	f003 031f 	and.w	r3, r3, #31
 8004942:	fa22 f303 	lsr.w	r3, r2, r3
 8004946:	4a0a      	ldr	r2, [pc, #40]	; (8004970 <HAL_RCC_ClockConfig+0x1bc>)
 8004948:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800494a:	4b0a      	ldr	r3, [pc, #40]	; (8004974 <HAL_RCC_ClockConfig+0x1c0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f7fe fa00 	bl	8002d54 <HAL_InitTick>
 8004954:	4603      	mov	r3, r0
 8004956:	72fb      	strb	r3, [r7, #11]

  return status;
 8004958:	7afb      	ldrb	r3, [r7, #11]
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40022000 	.word	0x40022000
 8004968:	40021000 	.word	0x40021000
 800496c:	08007eb0 	.word	0x08007eb0
 8004970:	20000070 	.word	0x20000070
 8004974:	20000074 	.word	0x20000074

08004978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004978:	b480      	push	{r7}
 800497a:	b089      	sub	sp, #36	; 0x24
 800497c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
 8004982:	2300      	movs	r3, #0
 8004984:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004986:	4b3e      	ldr	r3, [pc, #248]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f003 030c 	and.w	r3, r3, #12
 800498e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004990:	4b3b      	ldr	r3, [pc, #236]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 0303 	and.w	r3, r3, #3
 8004998:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_GetSysClockFreq+0x34>
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	2b0c      	cmp	r3, #12
 80049a4:	d121      	bne.n	80049ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d11e      	bne.n	80049ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80049ac:	4b34      	ldr	r3, [pc, #208]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d107      	bne.n	80049c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80049b8:	4b31      	ldr	r3, [pc, #196]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049be:	0a1b      	lsrs	r3, r3, #8
 80049c0:	f003 030f 	and.w	r3, r3, #15
 80049c4:	61fb      	str	r3, [r7, #28]
 80049c6:	e005      	b.n	80049d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80049c8:	4b2d      	ldr	r3, [pc, #180]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	091b      	lsrs	r3, r3, #4
 80049ce:	f003 030f 	and.w	r3, r3, #15
 80049d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80049d4:	4a2b      	ldr	r2, [pc, #172]	; (8004a84 <HAL_RCC_GetSysClockFreq+0x10c>)
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10d      	bne.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049e8:	e00a      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d102      	bne.n	80049f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80049f0:	4b25      	ldr	r3, [pc, #148]	; (8004a88 <HAL_RCC_GetSysClockFreq+0x110>)
 80049f2:	61bb      	str	r3, [r7, #24]
 80049f4:	e004      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	2b08      	cmp	r3, #8
 80049fa:	d101      	bne.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80049fc:	4b23      	ldr	r3, [pc, #140]	; (8004a8c <HAL_RCC_GetSysClockFreq+0x114>)
 80049fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	2b0c      	cmp	r3, #12
 8004a04:	d134      	bne.n	8004a70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a06:	4b1e      	ldr	r3, [pc, #120]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d003      	beq.n	8004a1e <HAL_RCC_GetSysClockFreq+0xa6>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b03      	cmp	r3, #3
 8004a1a:	d003      	beq.n	8004a24 <HAL_RCC_GetSysClockFreq+0xac>
 8004a1c:	e005      	b.n	8004a2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004a1e:	4b1a      	ldr	r3, [pc, #104]	; (8004a88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004a20:	617b      	str	r3, [r7, #20]
      break;
 8004a22:	e005      	b.n	8004a30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004a24:	4b19      	ldr	r3, [pc, #100]	; (8004a8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004a26:	617b      	str	r3, [r7, #20]
      break;
 8004a28:	e002      	b.n	8004a30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	617b      	str	r3, [r7, #20]
      break;
 8004a2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a30:	4b13      	ldr	r3, [pc, #76]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	091b      	lsrs	r3, r3, #4
 8004a36:	f003 0307 	and.w	r3, r3, #7
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a3e:	4b10      	ldr	r3, [pc, #64]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	fb02 f203 	mul.w	r2, r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a56:	4b0a      	ldr	r3, [pc, #40]	; (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	0e5b      	lsrs	r3, r3, #25
 8004a5c:	f003 0303 	and.w	r3, r3, #3
 8004a60:	3301      	adds	r3, #1
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004a70:	69bb      	ldr	r3, [r7, #24]
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3724      	adds	r7, #36	; 0x24
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	40021000 	.word	0x40021000
 8004a84:	08007ec8 	.word	0x08007ec8
 8004a88:	00f42400 	.word	0x00f42400
 8004a8c:	007a1200 	.word	0x007a1200

08004a90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a90:	b480      	push	{r7}
 8004a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a94:	4b03      	ldr	r3, [pc, #12]	; (8004aa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a96:	681b      	ldr	r3, [r3, #0]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	20000070 	.word	0x20000070

08004aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004aac:	f7ff fff0 	bl	8004a90 <HAL_RCC_GetHCLKFreq>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	4b06      	ldr	r3, [pc, #24]	; (8004acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	0a1b      	lsrs	r3, r3, #8
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	4904      	ldr	r1, [pc, #16]	; (8004ad0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004abe:	5ccb      	ldrb	r3, [r1, r3]
 8004ac0:	f003 031f 	and.w	r3, r3, #31
 8004ac4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	08007ec0 	.word	0x08007ec0

08004ad4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ad8:	f7ff ffda 	bl	8004a90 <HAL_RCC_GetHCLKFreq>
 8004adc:	4602      	mov	r2, r0
 8004ade:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	0adb      	lsrs	r3, r3, #11
 8004ae4:	f003 0307 	and.w	r3, r3, #7
 8004ae8:	4904      	ldr	r1, [pc, #16]	; (8004afc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004aea:	5ccb      	ldrb	r3, [r1, r3]
 8004aec:	f003 031f 	and.w	r3, r3, #31
 8004af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40021000 	.word	0x40021000
 8004afc:	08007ec0 	.word	0x08007ec0

08004b00 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	220f      	movs	r2, #15
 8004b0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004b10:	4b12      	ldr	r3, [pc, #72]	; (8004b5c <HAL_RCC_GetClockConfig+0x5c>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f003 0203 	and.w	r2, r3, #3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004b1c:	4b0f      	ldr	r3, [pc, #60]	; (8004b5c <HAL_RCC_GetClockConfig+0x5c>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004b28:	4b0c      	ldr	r3, [pc, #48]	; (8004b5c <HAL_RCC_GetClockConfig+0x5c>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004b34:	4b09      	ldr	r3, [pc, #36]	; (8004b5c <HAL_RCC_GetClockConfig+0x5c>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	08db      	lsrs	r3, r3, #3
 8004b3a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004b42:	4b07      	ldr	r3, [pc, #28]	; (8004b60 <HAL_RCC_GetClockConfig+0x60>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0207 	and.w	r2, r3, #7
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	601a      	str	r2, [r3, #0]
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	40022000 	.word	0x40022000

08004b64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004b70:	4b2a      	ldr	r3, [pc, #168]	; (8004c1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d003      	beq.n	8004b84 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004b7c:	f7ff f9d0 	bl	8003f20 <HAL_PWREx_GetVoltageRange>
 8004b80:	6178      	str	r0, [r7, #20]
 8004b82:	e014      	b.n	8004bae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b84:	4b25      	ldr	r3, [pc, #148]	; (8004c1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b88:	4a24      	ldr	r2, [pc, #144]	; (8004c1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b8e:	6593      	str	r3, [r2, #88]	; 0x58
 8004b90:	4b22      	ldr	r3, [pc, #136]	; (8004c1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004b9c:	f7ff f9c0 	bl	8003f20 <HAL_PWREx_GetVoltageRange>
 8004ba0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ba2:	4b1e      	ldr	r3, [pc, #120]	; (8004c1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba6:	4a1d      	ldr	r2, [pc, #116]	; (8004c1c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ba8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bb4:	d10b      	bne.n	8004bce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b80      	cmp	r3, #128	; 0x80
 8004bba:	d919      	bls.n	8004bf0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2ba0      	cmp	r3, #160	; 0xa0
 8004bc0:	d902      	bls.n	8004bc8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004bc2:	2302      	movs	r3, #2
 8004bc4:	613b      	str	r3, [r7, #16]
 8004bc6:	e013      	b.n	8004bf0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004bc8:	2301      	movs	r3, #1
 8004bca:	613b      	str	r3, [r7, #16]
 8004bcc:	e010      	b.n	8004bf0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b80      	cmp	r3, #128	; 0x80
 8004bd2:	d902      	bls.n	8004bda <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	613b      	str	r3, [r7, #16]
 8004bd8:	e00a      	b.n	8004bf0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b80      	cmp	r3, #128	; 0x80
 8004bde:	d102      	bne.n	8004be6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004be0:	2302      	movs	r3, #2
 8004be2:	613b      	str	r3, [r7, #16]
 8004be4:	e004      	b.n	8004bf0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b70      	cmp	r3, #112	; 0x70
 8004bea:	d101      	bne.n	8004bf0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004bec:	2301      	movs	r3, #1
 8004bee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004bf0:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f023 0207 	bic.w	r2, r3, #7
 8004bf8:	4909      	ldr	r1, [pc, #36]	; (8004c20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c00:	4b07      	ldr	r3, [pc, #28]	; (8004c20 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0307 	and.w	r3, r3, #7
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d001      	beq.n	8004c12 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e000      	b.n	8004c14 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	40022000 	.word	0x40022000

08004c24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c30:	2300      	movs	r3, #0
 8004c32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d041      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c44:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c48:	d02a      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004c4a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c4e:	d824      	bhi.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004c50:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c54:	d008      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004c56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004c5a:	d81e      	bhi.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00a      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004c60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c64:	d010      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004c66:	e018      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c68:	4b86      	ldr	r3, [pc, #536]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	4a85      	ldr	r2, [pc, #532]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c72:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c74:	e015      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	3304      	adds	r3, #4
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f000 fabb 	bl	80051f8 <RCCEx_PLLSAI1_Config>
 8004c82:	4603      	mov	r3, r0
 8004c84:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c86:	e00c      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3320      	adds	r3, #32
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f000 fba6 	bl	80053e0 <RCCEx_PLLSAI2_Config>
 8004c94:	4603      	mov	r3, r0
 8004c96:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c98:	e003      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	74fb      	strb	r3, [r7, #19]
      break;
 8004c9e:	e000      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004ca0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ca2:	7cfb      	ldrb	r3, [r7, #19]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10b      	bne.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ca8:	4b76      	ldr	r3, [pc, #472]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cb6:	4973      	ldr	r1, [pc, #460]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004cbe:	e001      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cc0:	7cfb      	ldrb	r3, [r7, #19]
 8004cc2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d041      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cd4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004cd8:	d02a      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004cda:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004cde:	d824      	bhi.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004ce0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ce4:	d008      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004ce6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004cea:	d81e      	bhi.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00a      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004cf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cf4:	d010      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004cf6:	e018      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004cf8:	4b62      	ldr	r3, [pc, #392]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	4a61      	ldr	r2, [pc, #388]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d02:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d04:	e015      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	3304      	adds	r3, #4
 8004d0a:	2100      	movs	r1, #0
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 fa73 	bl	80051f8 <RCCEx_PLLSAI1_Config>
 8004d12:	4603      	mov	r3, r0
 8004d14:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d16:	e00c      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3320      	adds	r3, #32
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 fb5e 	bl	80053e0 <RCCEx_PLLSAI2_Config>
 8004d24:	4603      	mov	r3, r0
 8004d26:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d28:	e003      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	74fb      	strb	r3, [r7, #19]
      break;
 8004d2e:	e000      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d32:	7cfb      	ldrb	r3, [r7, #19]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10b      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004d38:	4b52      	ldr	r3, [pc, #328]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d3e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d46:	494f      	ldr	r1, [pc, #316]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d4e:	e001      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d50:	7cfb      	ldrb	r3, [r7, #19]
 8004d52:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80a0 	beq.w	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d62:	2300      	movs	r3, #0
 8004d64:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d66:	4b47      	ldr	r3, [pc, #284]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004d76:	2300      	movs	r3, #0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00d      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d7c:	4b41      	ldr	r3, [pc, #260]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d80:	4a40      	ldr	r2, [pc, #256]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d86:	6593      	str	r3, [r2, #88]	; 0x58
 8004d88:	4b3e      	ldr	r3, [pc, #248]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d90:	60bb      	str	r3, [r7, #8]
 8004d92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d94:	2301      	movs	r3, #1
 8004d96:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d98:	4b3b      	ldr	r3, [pc, #236]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a3a      	ldr	r2, [pc, #232]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004da2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004da4:	f7fe f8dc 	bl	8002f60 <HAL_GetTick>
 8004da8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004daa:	e009      	b.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dac:	f7fe f8d8 	bl	8002f60 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d902      	bls.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	74fb      	strb	r3, [r7, #19]
        break;
 8004dbe:	e005      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004dc0:	4b31      	ldr	r3, [pc, #196]	; (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0ef      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004dcc:	7cfb      	ldrb	r3, [r7, #19]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d15c      	bne.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004dd2:	4b2c      	ldr	r3, [pc, #176]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ddc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01f      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d019      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004df0:	4b24      	ldr	r3, [pc, #144]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dfa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004dfc:	4b21      	ldr	r3, [pc, #132]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e02:	4a20      	ldr	r2, [pc, #128]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e0c:	4b1d      	ldr	r3, [pc, #116]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e12:	4a1c      	ldr	r2, [pc, #112]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e1c:	4a19      	ldr	r2, [pc, #100]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d016      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e2e:	f7fe f897 	bl	8002f60 <HAL_GetTick>
 8004e32:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e34:	e00b      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e36:	f7fe f893 	bl	8002f60 <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d902      	bls.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	74fb      	strb	r3, [r7, #19]
            break;
 8004e4c:	e006      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e4e:	4b0d      	ldr	r3, [pc, #52]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e54:	f003 0302 	and.w	r3, r3, #2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0ec      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004e5c:	7cfb      	ldrb	r3, [r7, #19]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d10c      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e62:	4b08      	ldr	r3, [pc, #32]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e72:	4904      	ldr	r1, [pc, #16]	; (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004e7a:	e009      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e7c:	7cfb      	ldrb	r3, [r7, #19]
 8004e7e:	74bb      	strb	r3, [r7, #18]
 8004e80:	e006      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004e82:	bf00      	nop
 8004e84:	40021000 	.word	0x40021000
 8004e88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e8c:	7cfb      	ldrb	r3, [r7, #19]
 8004e8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e90:	7c7b      	ldrb	r3, [r7, #17]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d105      	bne.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e96:	4b9e      	ldr	r3, [pc, #632]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e9a:	4a9d      	ldr	r2, [pc, #628]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ea0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004eae:	4b98      	ldr	r3, [pc, #608]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb4:	f023 0203 	bic.w	r2, r3, #3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ebc:	4994      	ldr	r1, [pc, #592]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ed0:	4b8f      	ldr	r3, [pc, #572]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed6:	f023 020c 	bic.w	r2, r3, #12
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ede:	498c      	ldr	r1, [pc, #560]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0304 	and.w	r3, r3, #4
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ef2:	4b87      	ldr	r3, [pc, #540]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f00:	4983      	ldr	r1, [pc, #524]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00a      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f14:	4b7e      	ldr	r3, [pc, #504]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f22:	497b      	ldr	r1, [pc, #492]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0310 	and.w	r3, r3, #16
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f36:	4b76      	ldr	r3, [pc, #472]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f44:	4972      	ldr	r1, [pc, #456]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0320 	and.w	r3, r3, #32
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f58:	4b6d      	ldr	r3, [pc, #436]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f66:	496a      	ldr	r1, [pc, #424]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f7a:	4b65      	ldr	r3, [pc, #404]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f80:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f88:	4961      	ldr	r1, [pc, #388]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f9c:	4b5c      	ldr	r3, [pc, #368]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fa2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004faa:	4959      	ldr	r1, [pc, #356]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fbe:	4b54      	ldr	r3, [pc, #336]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fcc:	4950      	ldr	r1, [pc, #320]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fe0:	4b4b      	ldr	r3, [pc, #300]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fee:	4948      	ldr	r1, [pc, #288]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005002:	4b43      	ldr	r3, [pc, #268]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005008:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005010:	493f      	ldr	r1, [pc, #252]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005012:	4313      	orrs	r3, r2
 8005014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d028      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005024:	4b3a      	ldr	r3, [pc, #232]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800502a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005032:	4937      	ldr	r1, [pc, #220]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005034:	4313      	orrs	r3, r2
 8005036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800503e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005042:	d106      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005044:	4b32      	ldr	r3, [pc, #200]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	4a31      	ldr	r2, [pc, #196]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800504a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800504e:	60d3      	str	r3, [r2, #12]
 8005050:	e011      	b.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005056:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800505a:	d10c      	bne.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	3304      	adds	r3, #4
 8005060:	2101      	movs	r1, #1
 8005062:	4618      	mov	r0, r3
 8005064:	f000 f8c8 	bl	80051f8 <RCCEx_PLLSAI1_Config>
 8005068:	4603      	mov	r3, r0
 800506a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800506c:	7cfb      	ldrb	r3, [r7, #19]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005072:	7cfb      	ldrb	r3, [r7, #19]
 8005074:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d028      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005082:	4b23      	ldr	r3, [pc, #140]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005088:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005090:	491f      	ldr	r1, [pc, #124]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005092:	4313      	orrs	r3, r2
 8005094:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800509c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050a0:	d106      	bne.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050a2:	4b1b      	ldr	r3, [pc, #108]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	4a1a      	ldr	r2, [pc, #104]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050ac:	60d3      	str	r3, [r2, #12]
 80050ae:	e011      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050b8:	d10c      	bne.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	3304      	adds	r3, #4
 80050be:	2101      	movs	r1, #1
 80050c0:	4618      	mov	r0, r3
 80050c2:	f000 f899 	bl	80051f8 <RCCEx_PLLSAI1_Config>
 80050c6:	4603      	mov	r3, r0
 80050c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050ca:	7cfb      	ldrb	r3, [r7, #19]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d001      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80050d0:	7cfb      	ldrb	r3, [r7, #19]
 80050d2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d02b      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050e0:	4b0b      	ldr	r3, [pc, #44]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050ee:	4908      	ldr	r1, [pc, #32]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050fe:	d109      	bne.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005100:	4b03      	ldr	r3, [pc, #12]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	4a02      	ldr	r2, [pc, #8]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005106:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800510a:	60d3      	str	r3, [r2, #12]
 800510c:	e014      	b.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800510e:	bf00      	nop
 8005110:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005118:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800511c:	d10c      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	3304      	adds	r3, #4
 8005122:	2101      	movs	r1, #1
 8005124:	4618      	mov	r0, r3
 8005126:	f000 f867 	bl	80051f8 <RCCEx_PLLSAI1_Config>
 800512a:	4603      	mov	r3, r0
 800512c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800512e:	7cfb      	ldrb	r3, [r7, #19]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d001      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005134:	7cfb      	ldrb	r3, [r7, #19]
 8005136:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005140:	2b00      	cmp	r3, #0
 8005142:	d02f      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005144:	4b2b      	ldr	r3, [pc, #172]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800514a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005152:	4928      	ldr	r1, [pc, #160]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005154:	4313      	orrs	r3, r2
 8005156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800515e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005162:	d10d      	bne.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3304      	adds	r3, #4
 8005168:	2102      	movs	r1, #2
 800516a:	4618      	mov	r0, r3
 800516c:	f000 f844 	bl	80051f8 <RCCEx_PLLSAI1_Config>
 8005170:	4603      	mov	r3, r0
 8005172:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005174:	7cfb      	ldrb	r3, [r7, #19]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d014      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800517a:	7cfb      	ldrb	r3, [r7, #19]
 800517c:	74bb      	strb	r3, [r7, #18]
 800517e:	e011      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005184:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005188:	d10c      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	3320      	adds	r3, #32
 800518e:	2102      	movs	r1, #2
 8005190:	4618      	mov	r0, r3
 8005192:	f000 f925 	bl	80053e0 <RCCEx_PLLSAI2_Config>
 8005196:	4603      	mov	r3, r0
 8005198:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800519a:	7cfb      	ldrb	r3, [r7, #19]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80051a0:	7cfb      	ldrb	r3, [r7, #19]
 80051a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80051b0:	4b10      	ldr	r3, [pc, #64]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051b6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051be:	490d      	ldr	r1, [pc, #52]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00b      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80051d2:	4b08      	ldr	r3, [pc, #32]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051e2:	4904      	ldr	r1, [pc, #16]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80051ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	40021000 	.word	0x40021000

080051f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005202:	2300      	movs	r3, #0
 8005204:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005206:	4b75      	ldr	r3, [pc, #468]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	f003 0303 	and.w	r3, r3, #3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d018      	beq.n	8005244 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005212:	4b72      	ldr	r3, [pc, #456]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f003 0203 	and.w	r2, r3, #3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	429a      	cmp	r2, r3
 8005220:	d10d      	bne.n	800523e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
       ||
 8005226:	2b00      	cmp	r3, #0
 8005228:	d009      	beq.n	800523e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800522a:	4b6c      	ldr	r3, [pc, #432]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	091b      	lsrs	r3, r3, #4
 8005230:	f003 0307 	and.w	r3, r3, #7
 8005234:	1c5a      	adds	r2, r3, #1
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
       ||
 800523a:	429a      	cmp	r2, r3
 800523c:	d047      	beq.n	80052ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	73fb      	strb	r3, [r7, #15]
 8005242:	e044      	b.n	80052ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b03      	cmp	r3, #3
 800524a:	d018      	beq.n	800527e <RCCEx_PLLSAI1_Config+0x86>
 800524c:	2b03      	cmp	r3, #3
 800524e:	d825      	bhi.n	800529c <RCCEx_PLLSAI1_Config+0xa4>
 8005250:	2b01      	cmp	r3, #1
 8005252:	d002      	beq.n	800525a <RCCEx_PLLSAI1_Config+0x62>
 8005254:	2b02      	cmp	r3, #2
 8005256:	d009      	beq.n	800526c <RCCEx_PLLSAI1_Config+0x74>
 8005258:	e020      	b.n	800529c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800525a:	4b60      	ldr	r3, [pc, #384]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d11d      	bne.n	80052a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800526a:	e01a      	b.n	80052a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800526c:	4b5b      	ldr	r3, [pc, #364]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005274:	2b00      	cmp	r3, #0
 8005276:	d116      	bne.n	80052a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800527c:	e013      	b.n	80052a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800527e:	4b57      	ldr	r3, [pc, #348]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10f      	bne.n	80052aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800528a:	4b54      	ldr	r3, [pc, #336]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d109      	bne.n	80052aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800529a:	e006      	b.n	80052aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	73fb      	strb	r3, [r7, #15]
      break;
 80052a0:	e004      	b.n	80052ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052a2:	bf00      	nop
 80052a4:	e002      	b.n	80052ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052a6:	bf00      	nop
 80052a8:	e000      	b.n	80052ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80052aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80052ac:	7bfb      	ldrb	r3, [r7, #15]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10d      	bne.n	80052ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80052b2:	4b4a      	ldr	r3, [pc, #296]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6819      	ldr	r1, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	430b      	orrs	r3, r1
 80052c8:	4944      	ldr	r1, [pc, #272]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d17d      	bne.n	80053d0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80052d4:	4b41      	ldr	r3, [pc, #260]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a40      	ldr	r2, [pc, #256]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80052da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80052de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052e0:	f7fd fe3e 	bl	8002f60 <HAL_GetTick>
 80052e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80052e6:	e009      	b.n	80052fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052e8:	f7fd fe3a 	bl	8002f60 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d902      	bls.n	80052fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	73fb      	strb	r3, [r7, #15]
        break;
 80052fa:	e005      	b.n	8005308 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80052fc:	4b37      	ldr	r3, [pc, #220]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1ef      	bne.n	80052e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005308:	7bfb      	ldrb	r3, [r7, #15]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d160      	bne.n	80053d0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d111      	bne.n	8005338 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005314:	4b31      	ldr	r3, [pc, #196]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800531c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	6892      	ldr	r2, [r2, #8]
 8005324:	0211      	lsls	r1, r2, #8
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	68d2      	ldr	r2, [r2, #12]
 800532a:	0912      	lsrs	r2, r2, #4
 800532c:	0452      	lsls	r2, r2, #17
 800532e:	430a      	orrs	r2, r1
 8005330:	492a      	ldr	r1, [pc, #168]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005332:	4313      	orrs	r3, r2
 8005334:	610b      	str	r3, [r1, #16]
 8005336:	e027      	b.n	8005388 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d112      	bne.n	8005364 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800533e:	4b27      	ldr	r3, [pc, #156]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005346:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	6892      	ldr	r2, [r2, #8]
 800534e:	0211      	lsls	r1, r2, #8
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	6912      	ldr	r2, [r2, #16]
 8005354:	0852      	lsrs	r2, r2, #1
 8005356:	3a01      	subs	r2, #1
 8005358:	0552      	lsls	r2, r2, #21
 800535a:	430a      	orrs	r2, r1
 800535c:	491f      	ldr	r1, [pc, #124]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800535e:	4313      	orrs	r3, r2
 8005360:	610b      	str	r3, [r1, #16]
 8005362:	e011      	b.n	8005388 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005364:	4b1d      	ldr	r3, [pc, #116]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800536c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	6892      	ldr	r2, [r2, #8]
 8005374:	0211      	lsls	r1, r2, #8
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	6952      	ldr	r2, [r2, #20]
 800537a:	0852      	lsrs	r2, r2, #1
 800537c:	3a01      	subs	r2, #1
 800537e:	0652      	lsls	r2, r2, #25
 8005380:	430a      	orrs	r2, r1
 8005382:	4916      	ldr	r1, [pc, #88]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005384:	4313      	orrs	r3, r2
 8005386:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005388:	4b14      	ldr	r3, [pc, #80]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a13      	ldr	r2, [pc, #76]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 800538e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005392:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005394:	f7fd fde4 	bl	8002f60 <HAL_GetTick>
 8005398:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800539a:	e009      	b.n	80053b0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800539c:	f7fd fde0 	bl	8002f60 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d902      	bls.n	80053b0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	73fb      	strb	r3, [r7, #15]
          break;
 80053ae:	e005      	b.n	80053bc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80053b0:	4b0a      	ldr	r3, [pc, #40]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d0ef      	beq.n	800539c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80053bc:	7bfb      	ldrb	r3, [r7, #15]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80053c2:	4b06      	ldr	r3, [pc, #24]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c4:	691a      	ldr	r2, [r3, #16]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	4904      	ldr	r1, [pc, #16]	; (80053dc <RCCEx_PLLSAI1_Config+0x1e4>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80053d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	40021000 	.word	0x40021000

080053e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053ee:	4b6a      	ldr	r3, [pc, #424]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d018      	beq.n	800542c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80053fa:	4b67      	ldr	r3, [pc, #412]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f003 0203 	and.w	r2, r3, #3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	429a      	cmp	r2, r3
 8005408:	d10d      	bne.n	8005426 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
       ||
 800540e:	2b00      	cmp	r3, #0
 8005410:	d009      	beq.n	8005426 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005412:	4b61      	ldr	r3, [pc, #388]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	091b      	lsrs	r3, r3, #4
 8005418:	f003 0307 	and.w	r3, r3, #7
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
       ||
 8005422:	429a      	cmp	r2, r3
 8005424:	d047      	beq.n	80054b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	73fb      	strb	r3, [r7, #15]
 800542a:	e044      	b.n	80054b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2b03      	cmp	r3, #3
 8005432:	d018      	beq.n	8005466 <RCCEx_PLLSAI2_Config+0x86>
 8005434:	2b03      	cmp	r3, #3
 8005436:	d825      	bhi.n	8005484 <RCCEx_PLLSAI2_Config+0xa4>
 8005438:	2b01      	cmp	r3, #1
 800543a:	d002      	beq.n	8005442 <RCCEx_PLLSAI2_Config+0x62>
 800543c:	2b02      	cmp	r3, #2
 800543e:	d009      	beq.n	8005454 <RCCEx_PLLSAI2_Config+0x74>
 8005440:	e020      	b.n	8005484 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005442:	4b55      	ldr	r3, [pc, #340]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0302 	and.w	r3, r3, #2
 800544a:	2b00      	cmp	r3, #0
 800544c:	d11d      	bne.n	800548a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005452:	e01a      	b.n	800548a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005454:	4b50      	ldr	r3, [pc, #320]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800545c:	2b00      	cmp	r3, #0
 800545e:	d116      	bne.n	800548e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005464:	e013      	b.n	800548e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005466:	4b4c      	ldr	r3, [pc, #304]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10f      	bne.n	8005492 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005472:	4b49      	ldr	r3, [pc, #292]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d109      	bne.n	8005492 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005482:	e006      	b.n	8005492 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	73fb      	strb	r3, [r7, #15]
      break;
 8005488:	e004      	b.n	8005494 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800548a:	bf00      	nop
 800548c:	e002      	b.n	8005494 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800548e:	bf00      	nop
 8005490:	e000      	b.n	8005494 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005492:	bf00      	nop
    }

    if(status == HAL_OK)
 8005494:	7bfb      	ldrb	r3, [r7, #15]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10d      	bne.n	80054b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800549a:	4b3f      	ldr	r3, [pc, #252]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6819      	ldr	r1, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	3b01      	subs	r3, #1
 80054ac:	011b      	lsls	r3, r3, #4
 80054ae:	430b      	orrs	r3, r1
 80054b0:	4939      	ldr	r1, [pc, #228]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80054b6:	7bfb      	ldrb	r3, [r7, #15]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d167      	bne.n	800558c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80054bc:	4b36      	ldr	r3, [pc, #216]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a35      	ldr	r2, [pc, #212]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054c8:	f7fd fd4a 	bl	8002f60 <HAL_GetTick>
 80054cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80054ce:	e009      	b.n	80054e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054d0:	f7fd fd46 	bl	8002f60 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d902      	bls.n	80054e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	73fb      	strb	r3, [r7, #15]
        break;
 80054e2:	e005      	b.n	80054f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80054e4:	4b2c      	ldr	r3, [pc, #176]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1ef      	bne.n	80054d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d14a      	bne.n	800558c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d111      	bne.n	8005520 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80054fc:	4b26      	ldr	r3, [pc, #152]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005504:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	6892      	ldr	r2, [r2, #8]
 800550c:	0211      	lsls	r1, r2, #8
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	68d2      	ldr	r2, [r2, #12]
 8005512:	0912      	lsrs	r2, r2, #4
 8005514:	0452      	lsls	r2, r2, #17
 8005516:	430a      	orrs	r2, r1
 8005518:	491f      	ldr	r1, [pc, #124]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 800551a:	4313      	orrs	r3, r2
 800551c:	614b      	str	r3, [r1, #20]
 800551e:	e011      	b.n	8005544 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005520:	4b1d      	ldr	r3, [pc, #116]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005528:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	6892      	ldr	r2, [r2, #8]
 8005530:	0211      	lsls	r1, r2, #8
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6912      	ldr	r2, [r2, #16]
 8005536:	0852      	lsrs	r2, r2, #1
 8005538:	3a01      	subs	r2, #1
 800553a:	0652      	lsls	r2, r2, #25
 800553c:	430a      	orrs	r2, r1
 800553e:	4916      	ldr	r1, [pc, #88]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005540:	4313      	orrs	r3, r2
 8005542:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005544:	4b14      	ldr	r3, [pc, #80]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a13      	ldr	r2, [pc, #76]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 800554a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800554e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005550:	f7fd fd06 	bl	8002f60 <HAL_GetTick>
 8005554:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005556:	e009      	b.n	800556c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005558:	f7fd fd02 	bl	8002f60 <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d902      	bls.n	800556c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	73fb      	strb	r3, [r7, #15]
          break;
 800556a:	e005      	b.n	8005578 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800556c:	4b0a      	ldr	r3, [pc, #40]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d0ef      	beq.n	8005558 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d106      	bne.n	800558c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800557e:	4b06      	ldr	r3, [pc, #24]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005580:	695a      	ldr	r2, [r3, #20]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	4904      	ldr	r1, [pc, #16]	; (8005598 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005588:	4313      	orrs	r3, r2
 800558a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800558c:	7bfb      	ldrb	r3, [r7, #15]
}
 800558e:	4618      	mov	r0, r3
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	40021000 	.word	0x40021000

0800559c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e049      	b.n	8005642 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d106      	bne.n	80055c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 f841 	bl	800564a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2202      	movs	r2, #2
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	3304      	adds	r3, #4
 80055d8:	4619      	mov	r1, r3
 80055da:	4610      	mov	r0, r2
 80055dc:	f000 f9f8 	bl	80059d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3708      	adds	r7, #8
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005652:	bf00      	nop
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
	...

08005660 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b01      	cmp	r3, #1
 8005672:	d001      	beq.n	8005678 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e04f      	b.n	8005718 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68da      	ldr	r2, [r3, #12]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a23      	ldr	r2, [pc, #140]	; (8005724 <HAL_TIM_Base_Start_IT+0xc4>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d01d      	beq.n	80056d6 <HAL_TIM_Base_Start_IT+0x76>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a2:	d018      	beq.n	80056d6 <HAL_TIM_Base_Start_IT+0x76>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a1f      	ldr	r2, [pc, #124]	; (8005728 <HAL_TIM_Base_Start_IT+0xc8>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d013      	beq.n	80056d6 <HAL_TIM_Base_Start_IT+0x76>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a1e      	ldr	r2, [pc, #120]	; (800572c <HAL_TIM_Base_Start_IT+0xcc>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d00e      	beq.n	80056d6 <HAL_TIM_Base_Start_IT+0x76>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a1c      	ldr	r2, [pc, #112]	; (8005730 <HAL_TIM_Base_Start_IT+0xd0>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d009      	beq.n	80056d6 <HAL_TIM_Base_Start_IT+0x76>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a1b      	ldr	r2, [pc, #108]	; (8005734 <HAL_TIM_Base_Start_IT+0xd4>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d004      	beq.n	80056d6 <HAL_TIM_Base_Start_IT+0x76>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a19      	ldr	r2, [pc, #100]	; (8005738 <HAL_TIM_Base_Start_IT+0xd8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d115      	bne.n	8005702 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	689a      	ldr	r2, [r3, #8]
 80056dc:	4b17      	ldr	r3, [pc, #92]	; (800573c <HAL_TIM_Base_Start_IT+0xdc>)
 80056de:	4013      	ands	r3, r2
 80056e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2b06      	cmp	r3, #6
 80056e6:	d015      	beq.n	8005714 <HAL_TIM_Base_Start_IT+0xb4>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056ee:	d011      	beq.n	8005714 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f042 0201 	orr.w	r2, r2, #1
 80056fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005700:	e008      	b.n	8005714 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f042 0201 	orr.w	r2, r2, #1
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	e000      	b.n	8005716 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005714:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr
 8005724:	40012c00 	.word	0x40012c00
 8005728:	40000400 	.word	0x40000400
 800572c:	40000800 	.word	0x40000800
 8005730:	40000c00 	.word	0x40000c00
 8005734:	40013400 	.word	0x40013400
 8005738:	40014000 	.word	0x40014000
 800573c:	00010007 	.word	0x00010007

08005740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b02      	cmp	r3, #2
 8005754:	d122      	bne.n	800579c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b02      	cmp	r3, #2
 8005762:	d11b      	bne.n	800579c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f06f 0202 	mvn.w	r2, #2
 800576c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2201      	movs	r2, #1
 8005772:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	f003 0303 	and.w	r3, r3, #3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f905 	bl	8005992 <HAL_TIM_IC_CaptureCallback>
 8005788:	e005      	b.n	8005796 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f8f7 	bl	800597e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 f908 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	f003 0304 	and.w	r3, r3, #4
 80057a6:	2b04      	cmp	r3, #4
 80057a8:	d122      	bne.n	80057f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f003 0304 	and.w	r3, r3, #4
 80057b4:	2b04      	cmp	r3, #4
 80057b6:	d11b      	bne.n	80057f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f06f 0204 	mvn.w	r2, #4
 80057c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2202      	movs	r2, #2
 80057c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f8db 	bl	8005992 <HAL_TIM_IC_CaptureCallback>
 80057dc:	e005      	b.n	80057ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f8cd 	bl	800597e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f8de 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f003 0308 	and.w	r3, r3, #8
 80057fa:	2b08      	cmp	r3, #8
 80057fc:	d122      	bne.n	8005844 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	f003 0308 	and.w	r3, r3, #8
 8005808:	2b08      	cmp	r3, #8
 800580a:	d11b      	bne.n	8005844 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0208 	mvn.w	r2, #8
 8005814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2204      	movs	r2, #4
 800581a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	f003 0303 	and.w	r3, r3, #3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d003      	beq.n	8005832 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f8b1 	bl	8005992 <HAL_TIM_IC_CaptureCallback>
 8005830:	e005      	b.n	800583e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f8a3 	bl	800597e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f8b4 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f003 0310 	and.w	r3, r3, #16
 800584e:	2b10      	cmp	r3, #16
 8005850:	d122      	bne.n	8005898 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f003 0310 	and.w	r3, r3, #16
 800585c:	2b10      	cmp	r3, #16
 800585e:	d11b      	bne.n	8005898 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f06f 0210 	mvn.w	r2, #16
 8005868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2208      	movs	r2, #8
 800586e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f887 	bl	8005992 <HAL_TIM_IC_CaptureCallback>
 8005884:	e005      	b.n	8005892 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f879 	bl	800597e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 f88a 	bl	80059a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d10e      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	f003 0301 	and.w	r3, r3, #1
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d107      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f06f 0201 	mvn.w	r2, #1
 80058bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7fd f950 	bl	8002b64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ce:	2b80      	cmp	r3, #128	; 0x80
 80058d0:	d10e      	bne.n	80058f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058dc:	2b80      	cmp	r3, #128	; 0x80
 80058de:	d107      	bne.n	80058f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f914 	bl	8005b18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058fe:	d10e      	bne.n	800591e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800590a:	2b80      	cmp	r3, #128	; 0x80
 800590c:	d107      	bne.n	800591e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 f907 	bl	8005b2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005928:	2b40      	cmp	r3, #64	; 0x40
 800592a:	d10e      	bne.n	800594a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005936:	2b40      	cmp	r3, #64	; 0x40
 8005938:	d107      	bne.n	800594a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005942:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f838 	bl	80059ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	2b20      	cmp	r3, #32
 8005956:	d10e      	bne.n	8005976 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	f003 0320 	and.w	r3, r3, #32
 8005962:	2b20      	cmp	r3, #32
 8005964:	d107      	bne.n	8005976 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f06f 0220 	mvn.w	r2, #32
 800596e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f8c7 	bl	8005b04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005976:	bf00      	nop
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005992:	b480      	push	{r7}
 8005994:	b083      	sub	sp, #12
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800599a:	bf00      	nop
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr

080059a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b083      	sub	sp, #12
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr
	...

080059d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a40      	ldr	r2, [pc, #256]	; (8005ae4 <TIM_Base_SetConfig+0x114>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d013      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ee:	d00f      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a3d      	ldr	r2, [pc, #244]	; (8005ae8 <TIM_Base_SetConfig+0x118>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d00b      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a3c      	ldr	r2, [pc, #240]	; (8005aec <TIM_Base_SetConfig+0x11c>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d007      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a3b      	ldr	r2, [pc, #236]	; (8005af0 <TIM_Base_SetConfig+0x120>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d003      	beq.n	8005a10 <TIM_Base_SetConfig+0x40>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a3a      	ldr	r2, [pc, #232]	; (8005af4 <TIM_Base_SetConfig+0x124>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d108      	bne.n	8005a22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a2f      	ldr	r2, [pc, #188]	; (8005ae4 <TIM_Base_SetConfig+0x114>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d01f      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a30:	d01b      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a2c      	ldr	r2, [pc, #176]	; (8005ae8 <TIM_Base_SetConfig+0x118>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d017      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2b      	ldr	r2, [pc, #172]	; (8005aec <TIM_Base_SetConfig+0x11c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d013      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a2a      	ldr	r2, [pc, #168]	; (8005af0 <TIM_Base_SetConfig+0x120>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d00f      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a29      	ldr	r2, [pc, #164]	; (8005af4 <TIM_Base_SetConfig+0x124>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d00b      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a28      	ldr	r2, [pc, #160]	; (8005af8 <TIM_Base_SetConfig+0x128>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d007      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a27      	ldr	r2, [pc, #156]	; (8005afc <TIM_Base_SetConfig+0x12c>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d003      	beq.n	8005a6a <TIM_Base_SetConfig+0x9a>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a26      	ldr	r2, [pc, #152]	; (8005b00 <TIM_Base_SetConfig+0x130>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d108      	bne.n	8005a7c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a10      	ldr	r2, [pc, #64]	; (8005ae4 <TIM_Base_SetConfig+0x114>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d00f      	beq.n	8005ac8 <TIM_Base_SetConfig+0xf8>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a12      	ldr	r2, [pc, #72]	; (8005af4 <TIM_Base_SetConfig+0x124>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d00b      	beq.n	8005ac8 <TIM_Base_SetConfig+0xf8>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a11      	ldr	r2, [pc, #68]	; (8005af8 <TIM_Base_SetConfig+0x128>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d007      	beq.n	8005ac8 <TIM_Base_SetConfig+0xf8>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a10      	ldr	r2, [pc, #64]	; (8005afc <TIM_Base_SetConfig+0x12c>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d003      	beq.n	8005ac8 <TIM_Base_SetConfig+0xf8>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a0f      	ldr	r2, [pc, #60]	; (8005b00 <TIM_Base_SetConfig+0x130>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d103      	bne.n	8005ad0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	691a      	ldr	r2, [r3, #16]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	615a      	str	r2, [r3, #20]
}
 8005ad6:	bf00      	nop
 8005ad8:	3714      	adds	r7, #20
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	40012c00 	.word	0x40012c00
 8005ae8:	40000400 	.word	0x40000400
 8005aec:	40000800 	.word	0x40000800
 8005af0:	40000c00 	.word	0x40000c00
 8005af4:	40013400 	.word	0x40013400
 8005af8:	40014000 	.word	0x40014000
 8005afc:	40014400 	.word	0x40014400
 8005b00:	40014800 	.word	0x40014800

08005b04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e040      	b.n	8005bd4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d106      	bne.n	8005b68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7fd f882 	bl	8002c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2224      	movs	r2, #36	; 0x24
 8005b6c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 0201 	bic.w	r2, r2, #1
 8005b7c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 f992 	bl	8005ea8 <UART_SetConfig>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d101      	bne.n	8005b8e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e022      	b.n	8005bd4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d002      	beq.n	8005b9c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fc10 	bl	80063bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005baa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689a      	ldr	r2, [r3, #8]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0201 	orr.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 fc97 	bl	8006500 <UART_CheckIdleState>
 8005bd2:	4603      	mov	r3, r0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3708      	adds	r7, #8
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b08a      	sub	sp, #40	; 0x28
 8005be0:	af02      	add	r7, sp, #8
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	603b      	str	r3, [r7, #0]
 8005be8:	4613      	mov	r3, r2
 8005bea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005bf0:	2b20      	cmp	r3, #32
 8005bf2:	f040 8082 	bne.w	8005cfa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d002      	beq.n	8005c02 <HAL_UART_Transmit+0x26>
 8005bfc:	88fb      	ldrh	r3, [r7, #6]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d101      	bne.n	8005c06 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e07a      	b.n	8005cfc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_UART_Transmit+0x38>
 8005c10:	2302      	movs	r3, #2
 8005c12:	e073      	b.n	8005cfc <HAL_UART_Transmit+0x120>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2221      	movs	r2, #33	; 0x21
 8005c28:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c2a:	f7fd f999 	bl	8002f60 <HAL_GetTick>
 8005c2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	88fa      	ldrh	r2, [r7, #6]
 8005c34:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	88fa      	ldrh	r2, [r7, #6]
 8005c3c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c48:	d108      	bne.n	8005c5c <HAL_UART_Transmit+0x80>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d104      	bne.n	8005c5c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005c52:	2300      	movs	r3, #0
 8005c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	61bb      	str	r3, [r7, #24]
 8005c5a:	e003      	b.n	8005c64 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c60:	2300      	movs	r3, #0
 8005c62:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005c6c:	e02d      	b.n	8005cca <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	2200      	movs	r2, #0
 8005c76:	2180      	movs	r1, #128	; 0x80
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f000 fc8a 	bl	8006592 <UART_WaitOnFlagUntilTimeout>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d001      	beq.n	8005c88 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e039      	b.n	8005cfc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10b      	bne.n	8005ca6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	881a      	ldrh	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c9a:	b292      	uxth	r2, r2
 8005c9c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c9e:	69bb      	ldr	r3, [r7, #24]
 8005ca0:	3302      	adds	r3, #2
 8005ca2:	61bb      	str	r3, [r7, #24]
 8005ca4:	e008      	b.n	8005cb8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	781a      	ldrb	r2, [r3, #0]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	b292      	uxth	r2, r2
 8005cb0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1cb      	bne.n	8005c6e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	2140      	movs	r1, #64	; 0x40
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 fc56 	bl	8006592 <UART_WaitOnFlagUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d001      	beq.n	8005cf0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e005      	b.n	8005cfc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	e000      	b.n	8005cfc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005cfa:	2302      	movs	r3, #2
  }
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3720      	adds	r7, #32
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b08a      	sub	sp, #40	; 0x28
 8005d08:	af02      	add	r7, sp, #8
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	4613      	mov	r3, r2
 8005d12:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d18:	2b20      	cmp	r3, #32
 8005d1a:	f040 80bf 	bne.w	8005e9c <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <HAL_UART_Receive+0x26>
 8005d24:	88fb      	ldrh	r3, [r7, #6]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e0b7      	b.n	8005e9e <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_UART_Receive+0x38>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	e0b0      	b.n	8005e9e <HAL_UART_Receive+0x19a>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2222      	movs	r2, #34	; 0x22
 8005d50:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2200      	movs	r2, #0
 8005d56:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d58:	f7fd f902 	bl	8002f60 <HAL_GetTick>
 8005d5c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	88fa      	ldrh	r2, [r7, #6]
 8005d62:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	88fa      	ldrh	r2, [r7, #6]
 8005d6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d76:	d10e      	bne.n	8005d96 <HAL_UART_Receive+0x92>
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d105      	bne.n	8005d8c <HAL_UART_Receive+0x88>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005d86:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d8a:	e02d      	b.n	8005de8 <HAL_UART_Receive+0xe4>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	22ff      	movs	r2, #255	; 0xff
 8005d90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005d94:	e028      	b.n	8005de8 <HAL_UART_Receive+0xe4>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10d      	bne.n	8005dba <HAL_UART_Receive+0xb6>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d104      	bne.n	8005db0 <HAL_UART_Receive+0xac>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	22ff      	movs	r2, #255	; 0xff
 8005daa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005dae:	e01b      	b.n	8005de8 <HAL_UART_Receive+0xe4>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	227f      	movs	r2, #127	; 0x7f
 8005db4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005db8:	e016      	b.n	8005de8 <HAL_UART_Receive+0xe4>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005dc2:	d10d      	bne.n	8005de0 <HAL_UART_Receive+0xdc>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d104      	bne.n	8005dd6 <HAL_UART_Receive+0xd2>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	227f      	movs	r2, #127	; 0x7f
 8005dd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005dd4:	e008      	b.n	8005de8 <HAL_UART_Receive+0xe4>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	223f      	movs	r2, #63	; 0x3f
 8005dda:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005dde:	e003      	b.n	8005de8 <HAL_UART_Receive+0xe4>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005dee:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005df8:	d108      	bne.n	8005e0c <HAL_UART_Receive+0x108>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d104      	bne.n	8005e0c <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8005e02:	2300      	movs	r3, #0
 8005e04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	61bb      	str	r3, [r7, #24]
 8005e0a:	e003      	b.n	8005e14 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e10:	2300      	movs	r3, #0
 8005e12:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005e1c:	e033      	b.n	8005e86 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2200      	movs	r2, #0
 8005e26:	2120      	movs	r1, #32
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f000 fbb2 	bl	8006592 <UART_WaitOnFlagUntilTimeout>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d001      	beq.n	8005e38 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e032      	b.n	8005e9e <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d10c      	bne.n	8005e58 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005e44:	b29a      	uxth	r2, r3
 8005e46:	8a7b      	ldrh	r3, [r7, #18]
 8005e48:	4013      	ands	r3, r2
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	3302      	adds	r3, #2
 8005e54:	61bb      	str	r3, [r7, #24]
 8005e56:	e00d      	b.n	8005e74 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	8a7b      	ldrh	r3, [r7, #18]
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	4013      	ands	r3, r2
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	3301      	adds	r3, #1
 8005e72:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1c5      	bne.n	8005e1e <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2220      	movs	r2, #32
 8005e96:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	e000      	b.n	8005e9e <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8005e9c:	2302      	movs	r3, #2
  }
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3720      	adds	r7, #32
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
	...

08005ea8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ea8:	b5b0      	push	{r4, r5, r7, lr}
 8005eaa:	b088      	sub	sp, #32
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689a      	ldr	r2, [r3, #8]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	691b      	ldr	r3, [r3, #16]
 8005ebc:	431a      	orrs	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	431a      	orrs	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	69db      	ldr	r3, [r3, #28]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	4bad      	ldr	r3, [pc, #692]	; (8006188 <UART_SetConfig+0x2e0>)
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	6812      	ldr	r2, [r2, #0]
 8005eda:	69f9      	ldr	r1, [r7, #28]
 8005edc:	430b      	orrs	r3, r1
 8005ede:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68da      	ldr	r2, [r3, #12]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	430a      	orrs	r2, r1
 8005ef4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4aa2      	ldr	r2, [pc, #648]	; (800618c <UART_SetConfig+0x2e4>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d004      	beq.n	8005f10 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	69fa      	ldr	r2, [r7, #28]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	69fa      	ldr	r2, [r7, #28]
 8005f20:	430a      	orrs	r2, r1
 8005f22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a99      	ldr	r2, [pc, #612]	; (8006190 <UART_SetConfig+0x2e8>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d121      	bne.n	8005f72 <UART_SetConfig+0xca>
 8005f2e:	4b99      	ldr	r3, [pc, #612]	; (8006194 <UART_SetConfig+0x2ec>)
 8005f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f34:	f003 0303 	and.w	r3, r3, #3
 8005f38:	2b03      	cmp	r3, #3
 8005f3a:	d817      	bhi.n	8005f6c <UART_SetConfig+0xc4>
 8005f3c:	a201      	add	r2, pc, #4	; (adr r2, 8005f44 <UART_SetConfig+0x9c>)
 8005f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f42:	bf00      	nop
 8005f44:	08005f55 	.word	0x08005f55
 8005f48:	08005f61 	.word	0x08005f61
 8005f4c:	08005f5b 	.word	0x08005f5b
 8005f50:	08005f67 	.word	0x08005f67
 8005f54:	2301      	movs	r3, #1
 8005f56:	76fb      	strb	r3, [r7, #27]
 8005f58:	e0e7      	b.n	800612a <UART_SetConfig+0x282>
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	76fb      	strb	r3, [r7, #27]
 8005f5e:	e0e4      	b.n	800612a <UART_SetConfig+0x282>
 8005f60:	2304      	movs	r3, #4
 8005f62:	76fb      	strb	r3, [r7, #27]
 8005f64:	e0e1      	b.n	800612a <UART_SetConfig+0x282>
 8005f66:	2308      	movs	r3, #8
 8005f68:	76fb      	strb	r3, [r7, #27]
 8005f6a:	e0de      	b.n	800612a <UART_SetConfig+0x282>
 8005f6c:	2310      	movs	r3, #16
 8005f6e:	76fb      	strb	r3, [r7, #27]
 8005f70:	e0db      	b.n	800612a <UART_SetConfig+0x282>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a88      	ldr	r2, [pc, #544]	; (8006198 <UART_SetConfig+0x2f0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d132      	bne.n	8005fe2 <UART_SetConfig+0x13a>
 8005f7c:	4b85      	ldr	r3, [pc, #532]	; (8006194 <UART_SetConfig+0x2ec>)
 8005f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f82:	f003 030c 	and.w	r3, r3, #12
 8005f86:	2b0c      	cmp	r3, #12
 8005f88:	d828      	bhi.n	8005fdc <UART_SetConfig+0x134>
 8005f8a:	a201      	add	r2, pc, #4	; (adr r2, 8005f90 <UART_SetConfig+0xe8>)
 8005f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f90:	08005fc5 	.word	0x08005fc5
 8005f94:	08005fdd 	.word	0x08005fdd
 8005f98:	08005fdd 	.word	0x08005fdd
 8005f9c:	08005fdd 	.word	0x08005fdd
 8005fa0:	08005fd1 	.word	0x08005fd1
 8005fa4:	08005fdd 	.word	0x08005fdd
 8005fa8:	08005fdd 	.word	0x08005fdd
 8005fac:	08005fdd 	.word	0x08005fdd
 8005fb0:	08005fcb 	.word	0x08005fcb
 8005fb4:	08005fdd 	.word	0x08005fdd
 8005fb8:	08005fdd 	.word	0x08005fdd
 8005fbc:	08005fdd 	.word	0x08005fdd
 8005fc0:	08005fd7 	.word	0x08005fd7
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	76fb      	strb	r3, [r7, #27]
 8005fc8:	e0af      	b.n	800612a <UART_SetConfig+0x282>
 8005fca:	2302      	movs	r3, #2
 8005fcc:	76fb      	strb	r3, [r7, #27]
 8005fce:	e0ac      	b.n	800612a <UART_SetConfig+0x282>
 8005fd0:	2304      	movs	r3, #4
 8005fd2:	76fb      	strb	r3, [r7, #27]
 8005fd4:	e0a9      	b.n	800612a <UART_SetConfig+0x282>
 8005fd6:	2308      	movs	r3, #8
 8005fd8:	76fb      	strb	r3, [r7, #27]
 8005fda:	e0a6      	b.n	800612a <UART_SetConfig+0x282>
 8005fdc:	2310      	movs	r3, #16
 8005fde:	76fb      	strb	r3, [r7, #27]
 8005fe0:	e0a3      	b.n	800612a <UART_SetConfig+0x282>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a6d      	ldr	r2, [pc, #436]	; (800619c <UART_SetConfig+0x2f4>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d120      	bne.n	800602e <UART_SetConfig+0x186>
 8005fec:	4b69      	ldr	r3, [pc, #420]	; (8006194 <UART_SetConfig+0x2ec>)
 8005fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ff2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005ff6:	2b30      	cmp	r3, #48	; 0x30
 8005ff8:	d013      	beq.n	8006022 <UART_SetConfig+0x17a>
 8005ffa:	2b30      	cmp	r3, #48	; 0x30
 8005ffc:	d814      	bhi.n	8006028 <UART_SetConfig+0x180>
 8005ffe:	2b20      	cmp	r3, #32
 8006000:	d009      	beq.n	8006016 <UART_SetConfig+0x16e>
 8006002:	2b20      	cmp	r3, #32
 8006004:	d810      	bhi.n	8006028 <UART_SetConfig+0x180>
 8006006:	2b00      	cmp	r3, #0
 8006008:	d002      	beq.n	8006010 <UART_SetConfig+0x168>
 800600a:	2b10      	cmp	r3, #16
 800600c:	d006      	beq.n	800601c <UART_SetConfig+0x174>
 800600e:	e00b      	b.n	8006028 <UART_SetConfig+0x180>
 8006010:	2300      	movs	r3, #0
 8006012:	76fb      	strb	r3, [r7, #27]
 8006014:	e089      	b.n	800612a <UART_SetConfig+0x282>
 8006016:	2302      	movs	r3, #2
 8006018:	76fb      	strb	r3, [r7, #27]
 800601a:	e086      	b.n	800612a <UART_SetConfig+0x282>
 800601c:	2304      	movs	r3, #4
 800601e:	76fb      	strb	r3, [r7, #27]
 8006020:	e083      	b.n	800612a <UART_SetConfig+0x282>
 8006022:	2308      	movs	r3, #8
 8006024:	76fb      	strb	r3, [r7, #27]
 8006026:	e080      	b.n	800612a <UART_SetConfig+0x282>
 8006028:	2310      	movs	r3, #16
 800602a:	76fb      	strb	r3, [r7, #27]
 800602c:	e07d      	b.n	800612a <UART_SetConfig+0x282>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a5b      	ldr	r2, [pc, #364]	; (80061a0 <UART_SetConfig+0x2f8>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d120      	bne.n	800607a <UART_SetConfig+0x1d2>
 8006038:	4b56      	ldr	r3, [pc, #344]	; (8006194 <UART_SetConfig+0x2ec>)
 800603a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800603e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006042:	2bc0      	cmp	r3, #192	; 0xc0
 8006044:	d013      	beq.n	800606e <UART_SetConfig+0x1c6>
 8006046:	2bc0      	cmp	r3, #192	; 0xc0
 8006048:	d814      	bhi.n	8006074 <UART_SetConfig+0x1cc>
 800604a:	2b80      	cmp	r3, #128	; 0x80
 800604c:	d009      	beq.n	8006062 <UART_SetConfig+0x1ba>
 800604e:	2b80      	cmp	r3, #128	; 0x80
 8006050:	d810      	bhi.n	8006074 <UART_SetConfig+0x1cc>
 8006052:	2b00      	cmp	r3, #0
 8006054:	d002      	beq.n	800605c <UART_SetConfig+0x1b4>
 8006056:	2b40      	cmp	r3, #64	; 0x40
 8006058:	d006      	beq.n	8006068 <UART_SetConfig+0x1c0>
 800605a:	e00b      	b.n	8006074 <UART_SetConfig+0x1cc>
 800605c:	2300      	movs	r3, #0
 800605e:	76fb      	strb	r3, [r7, #27]
 8006060:	e063      	b.n	800612a <UART_SetConfig+0x282>
 8006062:	2302      	movs	r3, #2
 8006064:	76fb      	strb	r3, [r7, #27]
 8006066:	e060      	b.n	800612a <UART_SetConfig+0x282>
 8006068:	2304      	movs	r3, #4
 800606a:	76fb      	strb	r3, [r7, #27]
 800606c:	e05d      	b.n	800612a <UART_SetConfig+0x282>
 800606e:	2308      	movs	r3, #8
 8006070:	76fb      	strb	r3, [r7, #27]
 8006072:	e05a      	b.n	800612a <UART_SetConfig+0x282>
 8006074:	2310      	movs	r3, #16
 8006076:	76fb      	strb	r3, [r7, #27]
 8006078:	e057      	b.n	800612a <UART_SetConfig+0x282>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a49      	ldr	r2, [pc, #292]	; (80061a4 <UART_SetConfig+0x2fc>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d125      	bne.n	80060d0 <UART_SetConfig+0x228>
 8006084:	4b43      	ldr	r3, [pc, #268]	; (8006194 <UART_SetConfig+0x2ec>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800608a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800608e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006092:	d017      	beq.n	80060c4 <UART_SetConfig+0x21c>
 8006094:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006098:	d817      	bhi.n	80060ca <UART_SetConfig+0x222>
 800609a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800609e:	d00b      	beq.n	80060b8 <UART_SetConfig+0x210>
 80060a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060a4:	d811      	bhi.n	80060ca <UART_SetConfig+0x222>
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d003      	beq.n	80060b2 <UART_SetConfig+0x20a>
 80060aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060ae:	d006      	beq.n	80060be <UART_SetConfig+0x216>
 80060b0:	e00b      	b.n	80060ca <UART_SetConfig+0x222>
 80060b2:	2300      	movs	r3, #0
 80060b4:	76fb      	strb	r3, [r7, #27]
 80060b6:	e038      	b.n	800612a <UART_SetConfig+0x282>
 80060b8:	2302      	movs	r3, #2
 80060ba:	76fb      	strb	r3, [r7, #27]
 80060bc:	e035      	b.n	800612a <UART_SetConfig+0x282>
 80060be:	2304      	movs	r3, #4
 80060c0:	76fb      	strb	r3, [r7, #27]
 80060c2:	e032      	b.n	800612a <UART_SetConfig+0x282>
 80060c4:	2308      	movs	r3, #8
 80060c6:	76fb      	strb	r3, [r7, #27]
 80060c8:	e02f      	b.n	800612a <UART_SetConfig+0x282>
 80060ca:	2310      	movs	r3, #16
 80060cc:	76fb      	strb	r3, [r7, #27]
 80060ce:	e02c      	b.n	800612a <UART_SetConfig+0x282>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a2d      	ldr	r2, [pc, #180]	; (800618c <UART_SetConfig+0x2e4>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d125      	bne.n	8006126 <UART_SetConfig+0x27e>
 80060da:	4b2e      	ldr	r3, [pc, #184]	; (8006194 <UART_SetConfig+0x2ec>)
 80060dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80060e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80060e8:	d017      	beq.n	800611a <UART_SetConfig+0x272>
 80060ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80060ee:	d817      	bhi.n	8006120 <UART_SetConfig+0x278>
 80060f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060f4:	d00b      	beq.n	800610e <UART_SetConfig+0x266>
 80060f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060fa:	d811      	bhi.n	8006120 <UART_SetConfig+0x278>
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d003      	beq.n	8006108 <UART_SetConfig+0x260>
 8006100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006104:	d006      	beq.n	8006114 <UART_SetConfig+0x26c>
 8006106:	e00b      	b.n	8006120 <UART_SetConfig+0x278>
 8006108:	2300      	movs	r3, #0
 800610a:	76fb      	strb	r3, [r7, #27]
 800610c:	e00d      	b.n	800612a <UART_SetConfig+0x282>
 800610e:	2302      	movs	r3, #2
 8006110:	76fb      	strb	r3, [r7, #27]
 8006112:	e00a      	b.n	800612a <UART_SetConfig+0x282>
 8006114:	2304      	movs	r3, #4
 8006116:	76fb      	strb	r3, [r7, #27]
 8006118:	e007      	b.n	800612a <UART_SetConfig+0x282>
 800611a:	2308      	movs	r3, #8
 800611c:	76fb      	strb	r3, [r7, #27]
 800611e:	e004      	b.n	800612a <UART_SetConfig+0x282>
 8006120:	2310      	movs	r3, #16
 8006122:	76fb      	strb	r3, [r7, #27]
 8006124:	e001      	b.n	800612a <UART_SetConfig+0x282>
 8006126:	2310      	movs	r3, #16
 8006128:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a17      	ldr	r2, [pc, #92]	; (800618c <UART_SetConfig+0x2e4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	f040 8087 	bne.w	8006244 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006136:	7efb      	ldrb	r3, [r7, #27]
 8006138:	2b08      	cmp	r3, #8
 800613a:	d837      	bhi.n	80061ac <UART_SetConfig+0x304>
 800613c:	a201      	add	r2, pc, #4	; (adr r2, 8006144 <UART_SetConfig+0x29c>)
 800613e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006142:	bf00      	nop
 8006144:	08006169 	.word	0x08006169
 8006148:	080061ad 	.word	0x080061ad
 800614c:	08006171 	.word	0x08006171
 8006150:	080061ad 	.word	0x080061ad
 8006154:	08006177 	.word	0x08006177
 8006158:	080061ad 	.word	0x080061ad
 800615c:	080061ad 	.word	0x080061ad
 8006160:	080061ad 	.word	0x080061ad
 8006164:	0800617f 	.word	0x0800617f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006168:	f7fe fc9e 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 800616c:	6178      	str	r0, [r7, #20]
        break;
 800616e:	e022      	b.n	80061b6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006170:	4b0d      	ldr	r3, [pc, #52]	; (80061a8 <UART_SetConfig+0x300>)
 8006172:	617b      	str	r3, [r7, #20]
        break;
 8006174:	e01f      	b.n	80061b6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006176:	f7fe fbff 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 800617a:	6178      	str	r0, [r7, #20]
        break;
 800617c:	e01b      	b.n	80061b6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006182:	617b      	str	r3, [r7, #20]
        break;
 8006184:	e017      	b.n	80061b6 <UART_SetConfig+0x30e>
 8006186:	bf00      	nop
 8006188:	efff69f3 	.word	0xefff69f3
 800618c:	40008000 	.word	0x40008000
 8006190:	40013800 	.word	0x40013800
 8006194:	40021000 	.word	0x40021000
 8006198:	40004400 	.word	0x40004400
 800619c:	40004800 	.word	0x40004800
 80061a0:	40004c00 	.word	0x40004c00
 80061a4:	40005000 	.word	0x40005000
 80061a8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	76bb      	strb	r3, [r7, #26]
        break;
 80061b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	f000 80f1 	beq.w	80063a0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	4613      	mov	r3, r2
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	4413      	add	r3, r2
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d305      	bcc.n	80061da <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d902      	bls.n	80061e0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	76bb      	strb	r3, [r7, #26]
 80061de:	e0df      	b.n	80063a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f04f 0100 	mov.w	r1, #0
 80061e8:	f04f 0200 	mov.w	r2, #0
 80061ec:	f04f 0300 	mov.w	r3, #0
 80061f0:	020b      	lsls	r3, r1, #8
 80061f2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80061f6:	0202      	lsls	r2, r0, #8
 80061f8:	6879      	ldr	r1, [r7, #4]
 80061fa:	6849      	ldr	r1, [r1, #4]
 80061fc:	0849      	lsrs	r1, r1, #1
 80061fe:	4608      	mov	r0, r1
 8006200:	f04f 0100 	mov.w	r1, #0
 8006204:	1814      	adds	r4, r2, r0
 8006206:	eb43 0501 	adc.w	r5, r3, r1
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	461a      	mov	r2, r3
 8006210:	f04f 0300 	mov.w	r3, #0
 8006214:	4620      	mov	r0, r4
 8006216:	4629      	mov	r1, r5
 8006218:	f7fa f832 	bl	8000280 <__aeabi_uldivmod>
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	4613      	mov	r3, r2
 8006222:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800622a:	d308      	bcc.n	800623e <UART_SetConfig+0x396>
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006232:	d204      	bcs.n	800623e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	60da      	str	r2, [r3, #12]
 800623c:	e0b0      	b.n	80063a0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	76bb      	strb	r3, [r7, #26]
 8006242:	e0ad      	b.n	80063a0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800624c:	d15c      	bne.n	8006308 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800624e:	7efb      	ldrb	r3, [r7, #27]
 8006250:	2b08      	cmp	r3, #8
 8006252:	d828      	bhi.n	80062a6 <UART_SetConfig+0x3fe>
 8006254:	a201      	add	r2, pc, #4	; (adr r2, 800625c <UART_SetConfig+0x3b4>)
 8006256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625a:	bf00      	nop
 800625c:	08006281 	.word	0x08006281
 8006260:	08006289 	.word	0x08006289
 8006264:	08006291 	.word	0x08006291
 8006268:	080062a7 	.word	0x080062a7
 800626c:	08006297 	.word	0x08006297
 8006270:	080062a7 	.word	0x080062a7
 8006274:	080062a7 	.word	0x080062a7
 8006278:	080062a7 	.word	0x080062a7
 800627c:	0800629f 	.word	0x0800629f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006280:	f7fe fc12 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 8006284:	6178      	str	r0, [r7, #20]
        break;
 8006286:	e013      	b.n	80062b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006288:	f7fe fc24 	bl	8004ad4 <HAL_RCC_GetPCLK2Freq>
 800628c:	6178      	str	r0, [r7, #20]
        break;
 800628e:	e00f      	b.n	80062b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006290:	4b49      	ldr	r3, [pc, #292]	; (80063b8 <UART_SetConfig+0x510>)
 8006292:	617b      	str	r3, [r7, #20]
        break;
 8006294:	e00c      	b.n	80062b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006296:	f7fe fb6f 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 800629a:	6178      	str	r0, [r7, #20]
        break;
 800629c:	e008      	b.n	80062b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800629e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062a2:	617b      	str	r3, [r7, #20]
        break;
 80062a4:	e004      	b.n	80062b0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	76bb      	strb	r3, [r7, #26]
        break;
 80062ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d074      	beq.n	80063a0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	005a      	lsls	r2, r3, #1
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	085b      	lsrs	r3, r3, #1
 80062c0:	441a      	add	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	2b0f      	cmp	r3, #15
 80062d2:	d916      	bls.n	8006302 <UART_SetConfig+0x45a>
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062da:	d212      	bcs.n	8006302 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	b29b      	uxth	r3, r3
 80062e0:	f023 030f 	bic.w	r3, r3, #15
 80062e4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	085b      	lsrs	r3, r3, #1
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	f003 0307 	and.w	r3, r3, #7
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	89fb      	ldrh	r3, [r7, #14]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	89fa      	ldrh	r2, [r7, #14]
 80062fe:	60da      	str	r2, [r3, #12]
 8006300:	e04e      	b.n	80063a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	76bb      	strb	r3, [r7, #26]
 8006306:	e04b      	b.n	80063a0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006308:	7efb      	ldrb	r3, [r7, #27]
 800630a:	2b08      	cmp	r3, #8
 800630c:	d827      	bhi.n	800635e <UART_SetConfig+0x4b6>
 800630e:	a201      	add	r2, pc, #4	; (adr r2, 8006314 <UART_SetConfig+0x46c>)
 8006310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006314:	08006339 	.word	0x08006339
 8006318:	08006341 	.word	0x08006341
 800631c:	08006349 	.word	0x08006349
 8006320:	0800635f 	.word	0x0800635f
 8006324:	0800634f 	.word	0x0800634f
 8006328:	0800635f 	.word	0x0800635f
 800632c:	0800635f 	.word	0x0800635f
 8006330:	0800635f 	.word	0x0800635f
 8006334:	08006357 	.word	0x08006357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006338:	f7fe fbb6 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 800633c:	6178      	str	r0, [r7, #20]
        break;
 800633e:	e013      	b.n	8006368 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006340:	f7fe fbc8 	bl	8004ad4 <HAL_RCC_GetPCLK2Freq>
 8006344:	6178      	str	r0, [r7, #20]
        break;
 8006346:	e00f      	b.n	8006368 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006348:	4b1b      	ldr	r3, [pc, #108]	; (80063b8 <UART_SetConfig+0x510>)
 800634a:	617b      	str	r3, [r7, #20]
        break;
 800634c:	e00c      	b.n	8006368 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800634e:	f7fe fb13 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 8006352:	6178      	str	r0, [r7, #20]
        break;
 8006354:	e008      	b.n	8006368 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006356:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800635a:	617b      	str	r3, [r7, #20]
        break;
 800635c:	e004      	b.n	8006368 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800635e:	2300      	movs	r3, #0
 8006360:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	76bb      	strb	r3, [r7, #26]
        break;
 8006366:	bf00      	nop
    }

    if (pclk != 0U)
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d018      	beq.n	80063a0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	085a      	lsrs	r2, r3, #1
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	441a      	add	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006380:	b29b      	uxth	r3, r3
 8006382:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	2b0f      	cmp	r3, #15
 8006388:	d908      	bls.n	800639c <UART_SetConfig+0x4f4>
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006390:	d204      	bcs.n	800639c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	60da      	str	r2, [r3, #12]
 800639a:	e001      	b.n	80063a0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80063ac:	7ebb      	ldrb	r3, [r7, #26]
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3720      	adds	r7, #32
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bdb0      	pop	{r4, r5, r7, pc}
 80063b6:	bf00      	nop
 80063b8:	00f42400 	.word	0x00f42400

080063bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00a      	beq.n	8006408 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	430a      	orrs	r2, r1
 8006406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	f003 0304 	and.w	r3, r3, #4
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00a      	beq.n	800642a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	430a      	orrs	r2, r1
 8006428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642e:	f003 0308 	and.w	r3, r3, #8
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00a      	beq.n	800644c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006450:	f003 0310 	and.w	r3, r3, #16
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00a      	beq.n	800646e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006472:	f003 0320 	and.w	r3, r3, #32
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00a      	beq.n	8006490 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	430a      	orrs	r2, r1
 800648e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01a      	beq.n	80064d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064ba:	d10a      	bne.n	80064d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	605a      	str	r2, [r3, #4]
  }
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af02      	add	r7, sp, #8
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006510:	f7fc fd26 	bl	8002f60 <HAL_GetTick>
 8006514:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0308 	and.w	r3, r3, #8
 8006520:	2b08      	cmp	r3, #8
 8006522:	d10e      	bne.n	8006542 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006524:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f82d 	bl	8006592 <UART_WaitOnFlagUntilTimeout>
 8006538:	4603      	mov	r3, r0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d001      	beq.n	8006542 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e023      	b.n	800658a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0304 	and.w	r3, r3, #4
 800654c:	2b04      	cmp	r3, #4
 800654e:	d10e      	bne.n	800656e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006554:	9300      	str	r3, [sp, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 f817 	bl	8006592 <UART_WaitOnFlagUntilTimeout>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e00d      	b.n	800658a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2220      	movs	r2, #32
 8006572:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2220      	movs	r2, #32
 8006578:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b084      	sub	sp, #16
 8006596:	af00      	add	r7, sp, #0
 8006598:	60f8      	str	r0, [r7, #12]
 800659a:	60b9      	str	r1, [r7, #8]
 800659c:	603b      	str	r3, [r7, #0]
 800659e:	4613      	mov	r3, r2
 80065a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065a2:	e05e      	b.n	8006662 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065aa:	d05a      	beq.n	8006662 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ac:	f7fc fcd8 	bl	8002f60 <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d302      	bcc.n	80065c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d11b      	bne.n	80065fa <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80065d0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	689a      	ldr	r2, [r3, #8]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 0201 	bic.w	r2, r2, #1
 80065e0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2220      	movs	r2, #32
 80065e6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2220      	movs	r2, #32
 80065ec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e043      	b.n	8006682 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b00      	cmp	r3, #0
 8006606:	d02c      	beq.n	8006662 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	69db      	ldr	r3, [r3, #28]
 800660e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006612:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006616:	d124      	bne.n	8006662 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006620:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006630:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0201 	bic.w	r2, r2, #1
 8006640:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2220      	movs	r2, #32
 8006646:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2220      	movs	r2, #32
 800664c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2220      	movs	r2, #32
 8006652:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e00f      	b.n	8006682 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69da      	ldr	r2, [r3, #28]
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	4013      	ands	r3, r2
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	429a      	cmp	r2, r3
 8006670:	bf0c      	ite	eq
 8006672:	2301      	moveq	r3, #1
 8006674:	2300      	movne	r3, #0
 8006676:	b2db      	uxtb	r3, r3
 8006678:	461a      	mov	r2, r3
 800667a:	79fb      	ldrb	r3, [r7, #7]
 800667c:	429a      	cmp	r2, r3
 800667e:	d091      	beq.n	80065a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3710      	adds	r7, #16
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800668a:	b480      	push	{r7}
 800668c:	b085      	sub	sp, #20
 800668e:	af00      	add	r7, sp, #0
 8006690:	4603      	mov	r3, r0
 8006692:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006694:	2300      	movs	r3, #0
 8006696:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006698:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800669c:	2b84      	cmp	r3, #132	; 0x84
 800669e:	d005      	beq.n	80066ac <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80066a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	4413      	add	r3, r2
 80066a8:	3303      	adds	r3, #3
 80066aa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80066ac:	68fb      	ldr	r3, [r7, #12]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3714      	adds	r7, #20
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80066be:	f000 fa5d 	bl	8006b7c <vTaskStartScheduler>
  
  return osOK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80066c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066ca:	b089      	sub	sp, #36	; 0x24
 80066cc:	af04      	add	r7, sp, #16
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d020      	beq.n	800671c <osThreadCreate+0x54>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d01c      	beq.n	800671c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685c      	ldr	r4, [r3, #4]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681d      	ldr	r5, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	691e      	ldr	r6, [r3, #16]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066f4:	4618      	mov	r0, r3
 80066f6:	f7ff ffc8 	bl	800668a <makeFreeRtosPriority>
 80066fa:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006704:	9202      	str	r2, [sp, #8]
 8006706:	9301      	str	r3, [sp, #4]
 8006708:	9100      	str	r1, [sp, #0]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	4632      	mov	r2, r6
 800670e:	4629      	mov	r1, r5
 8006710:	4620      	mov	r0, r4
 8006712:	f000 f8a0 	bl	8006856 <xTaskCreateStatic>
 8006716:	4603      	mov	r3, r0
 8006718:	60fb      	str	r3, [r7, #12]
 800671a:	e01c      	b.n	8006756 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	685c      	ldr	r4, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006728:	b29e      	uxth	r6, r3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006730:	4618      	mov	r0, r3
 8006732:	f7ff ffaa 	bl	800668a <makeFreeRtosPriority>
 8006736:	4602      	mov	r2, r0
 8006738:	f107 030c 	add.w	r3, r7, #12
 800673c:	9301      	str	r3, [sp, #4]
 800673e:	9200      	str	r2, [sp, #0]
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	4632      	mov	r2, r6
 8006744:	4629      	mov	r1, r5
 8006746:	4620      	mov	r0, r4
 8006748:	f000 f8e2 	bl	8006910 <xTaskCreate>
 800674c:	4603      	mov	r3, r0
 800674e:	2b01      	cmp	r3, #1
 8006750:	d001      	beq.n	8006756 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006752:	2300      	movs	r3, #0
 8006754:	e000      	b.n	8006758 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006756:	68fb      	ldr	r3, [r7, #12]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3714      	adds	r7, #20
 800675c:	46bd      	mov	sp, r7
 800675e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006760 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f103 0208 	add.w	r2, r3, #8
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f04f 32ff 	mov.w	r2, #4294967295
 8006778:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f103 0208 	add.w	r2, r3, #8
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f103 0208 	add.w	r2, r3, #8
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80067ae:	bf00      	nop
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067ba:	b480      	push	{r7}
 80067bc:	b085      	sub	sp, #20
 80067be:	af00      	add	r7, sp, #0
 80067c0:	6078      	str	r0, [r7, #4]
 80067c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	689a      	ldr	r2, [r3, #8]
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	683a      	ldr	r2, [r7, #0]
 80067de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	683a      	ldr	r2, [r7, #0]
 80067e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	601a      	str	r2, [r3, #0]
}
 80067f6:	bf00      	nop
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006802:	b480      	push	{r7}
 8006804:	b085      	sub	sp, #20
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	6892      	ldr	r2, [r2, #8]
 8006818:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	6852      	ldr	r2, [r2, #4]
 8006822:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	429a      	cmp	r2, r3
 800682c:	d103      	bne.n	8006836 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	689a      	ldr	r2, [r3, #8]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	1e5a      	subs	r2, r3, #1
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
}
 800684a:	4618      	mov	r0, r3
 800684c:	3714      	adds	r7, #20
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006856:	b580      	push	{r7, lr}
 8006858:	b08e      	sub	sp, #56	; 0x38
 800685a:	af04      	add	r7, sp, #16
 800685c:	60f8      	str	r0, [r7, #12]
 800685e:	60b9      	str	r1, [r7, #8]
 8006860:	607a      	str	r2, [r7, #4]
 8006862:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006866:	2b00      	cmp	r3, #0
 8006868:	d10a      	bne.n	8006880 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800686a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686e:	f383 8811 	msr	BASEPRI, r3
 8006872:	f3bf 8f6f 	isb	sy
 8006876:	f3bf 8f4f 	dsb	sy
 800687a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800687c:	bf00      	nop
 800687e:	e7fe      	b.n	800687e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10a      	bne.n	800689c <xTaskCreateStatic+0x46>
	__asm volatile
 8006886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688a:	f383 8811 	msr	BASEPRI, r3
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f3bf 8f4f 	dsb	sy
 8006896:	61fb      	str	r3, [r7, #28]
}
 8006898:	bf00      	nop
 800689a:	e7fe      	b.n	800689a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800689c:	2354      	movs	r3, #84	; 0x54
 800689e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	2b54      	cmp	r3, #84	; 0x54
 80068a4:	d00a      	beq.n	80068bc <xTaskCreateStatic+0x66>
	__asm volatile
 80068a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	61bb      	str	r3, [r7, #24]
}
 80068b8:	bf00      	nop
 80068ba:	e7fe      	b.n	80068ba <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d01e      	beq.n	8006902 <xTaskCreateStatic+0xac>
 80068c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d01b      	beq.n	8006902 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80068d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d6:	2202      	movs	r2, #2
 80068d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80068dc:	2300      	movs	r3, #0
 80068de:	9303      	str	r3, [sp, #12]
 80068e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e2:	9302      	str	r3, [sp, #8]
 80068e4:	f107 0314 	add.w	r3, r7, #20
 80068e8:	9301      	str	r3, [sp, #4]
 80068ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	68b9      	ldr	r1, [r7, #8]
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f000 f850 	bl	800699a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068fc:	f000 f8d4 	bl	8006aa8 <prvAddNewTaskToReadyList>
 8006900:	e001      	b.n	8006906 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006902:	2300      	movs	r3, #0
 8006904:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006906:	697b      	ldr	r3, [r7, #20]
	}
 8006908:	4618      	mov	r0, r3
 800690a:	3728      	adds	r7, #40	; 0x28
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08c      	sub	sp, #48	; 0x30
 8006914:	af04      	add	r7, sp, #16
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	603b      	str	r3, [r7, #0]
 800691c:	4613      	mov	r3, r2
 800691e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006920:	88fb      	ldrh	r3, [r7, #6]
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	4618      	mov	r0, r3
 8006926:	f000 fe3f 	bl	80075a8 <pvPortMalloc>
 800692a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00e      	beq.n	8006950 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006932:	2054      	movs	r0, #84	; 0x54
 8006934:	f000 fe38 	bl	80075a8 <pvPortMalloc>
 8006938:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d003      	beq.n	8006948 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	631a      	str	r2, [r3, #48]	; 0x30
 8006946:	e005      	b.n	8006954 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006948:	6978      	ldr	r0, [r7, #20]
 800694a:	f000 fef9 	bl	8007740 <vPortFree>
 800694e:	e001      	b.n	8006954 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006950:	2300      	movs	r3, #0
 8006952:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d017      	beq.n	800698a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006962:	88fa      	ldrh	r2, [r7, #6]
 8006964:	2300      	movs	r3, #0
 8006966:	9303      	str	r3, [sp, #12]
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	9302      	str	r3, [sp, #8]
 800696c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800696e:	9301      	str	r3, [sp, #4]
 8006970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	68b9      	ldr	r1, [r7, #8]
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f000 f80e 	bl	800699a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800697e:	69f8      	ldr	r0, [r7, #28]
 8006980:	f000 f892 	bl	8006aa8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006984:	2301      	movs	r3, #1
 8006986:	61bb      	str	r3, [r7, #24]
 8006988:	e002      	b.n	8006990 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800698a:	f04f 33ff 	mov.w	r3, #4294967295
 800698e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006990:	69bb      	ldr	r3, [r7, #24]
	}
 8006992:	4618      	mov	r0, r3
 8006994:	3720      	adds	r7, #32
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}

0800699a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800699a:	b580      	push	{r7, lr}
 800699c:	b088      	sub	sp, #32
 800699e:	af00      	add	r7, sp, #0
 80069a0:	60f8      	str	r0, [r7, #12]
 80069a2:	60b9      	str	r1, [r7, #8]
 80069a4:	607a      	str	r2, [r7, #4]
 80069a6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80069b2:	3b01      	subs	r3, #1
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	4413      	add	r3, r2
 80069b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	f023 0307 	bic.w	r3, r3, #7
 80069c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00a      	beq.n	80069e2 <prvInitialiseNewTask+0x48>
	__asm volatile
 80069cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	617b      	str	r3, [r7, #20]
}
 80069de:	bf00      	nop
 80069e0:	e7fe      	b.n	80069e0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d01f      	beq.n	8006a28 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069e8:	2300      	movs	r3, #0
 80069ea:	61fb      	str	r3, [r7, #28]
 80069ec:	e012      	b.n	8006a14 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	69fb      	ldr	r3, [r7, #28]
 80069f2:	4413      	add	r3, r2
 80069f4:	7819      	ldrb	r1, [r3, #0]
 80069f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	4413      	add	r3, r2
 80069fc:	3334      	adds	r3, #52	; 0x34
 80069fe:	460a      	mov	r2, r1
 8006a00:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	4413      	add	r3, r2
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d006      	beq.n	8006a1c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	3301      	adds	r3, #1
 8006a12:	61fb      	str	r3, [r7, #28]
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	2b0f      	cmp	r3, #15
 8006a18:	d9e9      	bls.n	80069ee <prvInitialiseNewTask+0x54>
 8006a1a:	e000      	b.n	8006a1e <prvInitialiseNewTask+0x84>
			{
				break;
 8006a1c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a26:	e003      	b.n	8006a30 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a32:	2b06      	cmp	r3, #6
 8006a34:	d901      	bls.n	8006a3a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a36:	2306      	movs	r3, #6
 8006a38:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a3e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a44:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a48:	2200      	movs	r2, #0
 8006a4a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4e:	3304      	adds	r3, #4
 8006a50:	4618      	mov	r0, r3
 8006a52:	f7ff fea5 	bl	80067a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a58:	3318      	adds	r3, #24
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7ff fea0 	bl	80067a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a68:	f1c3 0207 	rsb	r2, r3, #7
 8006a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a74:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a78:	2200      	movs	r2, #0
 8006a7a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a84:	683a      	ldr	r2, [r7, #0]
 8006a86:	68f9      	ldr	r1, [r7, #12]
 8006a88:	69b8      	ldr	r0, [r7, #24]
 8006a8a:	f000 fb7b 	bl	8007184 <pxPortInitialiseStack>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a92:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d002      	beq.n	8006aa0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a9e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006aa0:	bf00      	nop
 8006aa2:	3720      	adds	r7, #32
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ab0:	f000 fc98 	bl	80073e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ab4:	4b2a      	ldr	r3, [pc, #168]	; (8006b60 <prvAddNewTaskToReadyList+0xb8>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	4a29      	ldr	r2, [pc, #164]	; (8006b60 <prvAddNewTaskToReadyList+0xb8>)
 8006abc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006abe:	4b29      	ldr	r3, [pc, #164]	; (8006b64 <prvAddNewTaskToReadyList+0xbc>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d109      	bne.n	8006ada <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006ac6:	4a27      	ldr	r2, [pc, #156]	; (8006b64 <prvAddNewTaskToReadyList+0xbc>)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006acc:	4b24      	ldr	r3, [pc, #144]	; (8006b60 <prvAddNewTaskToReadyList+0xb8>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d110      	bne.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ad4:	f000 fa98 	bl	8007008 <prvInitialiseTaskLists>
 8006ad8:	e00d      	b.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006ada:	4b23      	ldr	r3, [pc, #140]	; (8006b68 <prvAddNewTaskToReadyList+0xc0>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d109      	bne.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006ae2:	4b20      	ldr	r3, [pc, #128]	; (8006b64 <prvAddNewTaskToReadyList+0xbc>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d802      	bhi.n	8006af6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006af0:	4a1c      	ldr	r2, [pc, #112]	; (8006b64 <prvAddNewTaskToReadyList+0xbc>)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006af6:	4b1d      	ldr	r3, [pc, #116]	; (8006b6c <prvAddNewTaskToReadyList+0xc4>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	3301      	adds	r3, #1
 8006afc:	4a1b      	ldr	r2, [pc, #108]	; (8006b6c <prvAddNewTaskToReadyList+0xc4>)
 8006afe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b04:	2201      	movs	r2, #1
 8006b06:	409a      	lsls	r2, r3
 8006b08:	4b19      	ldr	r3, [pc, #100]	; (8006b70 <prvAddNewTaskToReadyList+0xc8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	4a18      	ldr	r2, [pc, #96]	; (8006b70 <prvAddNewTaskToReadyList+0xc8>)
 8006b10:	6013      	str	r3, [r2, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b16:	4613      	mov	r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	4413      	add	r3, r2
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	4a15      	ldr	r2, [pc, #84]	; (8006b74 <prvAddNewTaskToReadyList+0xcc>)
 8006b20:	441a      	add	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	3304      	adds	r3, #4
 8006b26:	4619      	mov	r1, r3
 8006b28:	4610      	mov	r0, r2
 8006b2a:	f7ff fe46 	bl	80067ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b2e:	f000 fc89 	bl	8007444 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b32:	4b0d      	ldr	r3, [pc, #52]	; (8006b68 <prvAddNewTaskToReadyList+0xc0>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00e      	beq.n	8006b58 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b3a:	4b0a      	ldr	r3, [pc, #40]	; (8006b64 <prvAddNewTaskToReadyList+0xbc>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d207      	bcs.n	8006b58 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b48:	4b0b      	ldr	r3, [pc, #44]	; (8006b78 <prvAddNewTaskToReadyList+0xd0>)
 8006b4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b58:	bf00      	nop
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	20000498 	.word	0x20000498
 8006b64:	20000398 	.word	0x20000398
 8006b68:	200004a4 	.word	0x200004a4
 8006b6c:	200004b4 	.word	0x200004b4
 8006b70:	200004a0 	.word	0x200004a0
 8006b74:	2000039c 	.word	0x2000039c
 8006b78:	e000ed04 	.word	0xe000ed04

08006b7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b08a      	sub	sp, #40	; 0x28
 8006b80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b86:	2300      	movs	r3, #0
 8006b88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b8a:	463a      	mov	r2, r7
 8006b8c:	1d39      	adds	r1, r7, #4
 8006b8e:	f107 0308 	add.w	r3, r7, #8
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fb fcbe 	bl	8002514 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006b98:	6839      	ldr	r1, [r7, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	9202      	str	r2, [sp, #8]
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	460a      	mov	r2, r1
 8006baa:	491e      	ldr	r1, [pc, #120]	; (8006c24 <vTaskStartScheduler+0xa8>)
 8006bac:	481e      	ldr	r0, [pc, #120]	; (8006c28 <vTaskStartScheduler+0xac>)
 8006bae:	f7ff fe52 	bl	8006856 <xTaskCreateStatic>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	4a1d      	ldr	r2, [pc, #116]	; (8006c2c <vTaskStartScheduler+0xb0>)
 8006bb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bb8:	4b1c      	ldr	r3, [pc, #112]	; (8006c2c <vTaskStartScheduler+0xb0>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d002      	beq.n	8006bc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	617b      	str	r3, [r7, #20]
 8006bc4:	e001      	b.n	8006bca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d116      	bne.n	8006bfe <vTaskStartScheduler+0x82>
	__asm volatile
 8006bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd4:	f383 8811 	msr	BASEPRI, r3
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	f3bf 8f4f 	dsb	sy
 8006be0:	613b      	str	r3, [r7, #16]
}
 8006be2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006be4:	4b12      	ldr	r3, [pc, #72]	; (8006c30 <vTaskStartScheduler+0xb4>)
 8006be6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006bec:	4b11      	ldr	r3, [pc, #68]	; (8006c34 <vTaskStartScheduler+0xb8>)
 8006bee:	2201      	movs	r2, #1
 8006bf0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006bf2:	4b11      	ldr	r3, [pc, #68]	; (8006c38 <vTaskStartScheduler+0xbc>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006bf8:	f000 fb52 	bl	80072a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006bfc:	e00e      	b.n	8006c1c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c04:	d10a      	bne.n	8006c1c <vTaskStartScheduler+0xa0>
	__asm volatile
 8006c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0a:	f383 8811 	msr	BASEPRI, r3
 8006c0e:	f3bf 8f6f 	isb	sy
 8006c12:	f3bf 8f4f 	dsb	sy
 8006c16:	60fb      	str	r3, [r7, #12]
}
 8006c18:	bf00      	nop
 8006c1a:	e7fe      	b.n	8006c1a <vTaskStartScheduler+0x9e>
}
 8006c1c:	bf00      	nop
 8006c1e:	3718      	adds	r7, #24
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	08007e8c 	.word	0x08007e8c
 8006c28:	08006fd9 	.word	0x08006fd9
 8006c2c:	200004bc 	.word	0x200004bc
 8006c30:	200004b8 	.word	0x200004b8
 8006c34:	200004a4 	.word	0x200004a4
 8006c38:	2000049c 	.word	0x2000049c

08006c3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006c40:	4b04      	ldr	r3, [pc, #16]	; (8006c54 <vTaskSuspendAll+0x18>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3301      	adds	r3, #1
 8006c46:	4a03      	ldr	r2, [pc, #12]	; (8006c54 <vTaskSuspendAll+0x18>)
 8006c48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006c4a:	bf00      	nop
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr
 8006c54:	200004c0 	.word	0x200004c0

08006c58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c62:	2300      	movs	r3, #0
 8006c64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c66:	4b41      	ldr	r3, [pc, #260]	; (8006d6c <xTaskResumeAll+0x114>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10a      	bne.n	8006c84 <xTaskResumeAll+0x2c>
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	603b      	str	r3, [r7, #0]
}
 8006c80:	bf00      	nop
 8006c82:	e7fe      	b.n	8006c82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006c84:	f000 fbae 	bl	80073e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006c88:	4b38      	ldr	r3, [pc, #224]	; (8006d6c <xTaskResumeAll+0x114>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	4a37      	ldr	r2, [pc, #220]	; (8006d6c <xTaskResumeAll+0x114>)
 8006c90:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c92:	4b36      	ldr	r3, [pc, #216]	; (8006d6c <xTaskResumeAll+0x114>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d161      	bne.n	8006d5e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c9a:	4b35      	ldr	r3, [pc, #212]	; (8006d70 <xTaskResumeAll+0x118>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d05d      	beq.n	8006d5e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ca2:	e02e      	b.n	8006d02 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ca4:	4b33      	ldr	r3, [pc, #204]	; (8006d74 <xTaskResumeAll+0x11c>)
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	3318      	adds	r3, #24
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7ff fda6 	bl	8006802 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	3304      	adds	r3, #4
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7ff fda1 	bl	8006802 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	409a      	lsls	r2, r3
 8006cc8:	4b2b      	ldr	r3, [pc, #172]	; (8006d78 <xTaskResumeAll+0x120>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	4a2a      	ldr	r2, [pc, #168]	; (8006d78 <xTaskResumeAll+0x120>)
 8006cd0:	6013      	str	r3, [r2, #0]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	4a27      	ldr	r2, [pc, #156]	; (8006d7c <xTaskResumeAll+0x124>)
 8006ce0:	441a      	add	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	3304      	adds	r3, #4
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	4610      	mov	r0, r2
 8006cea:	f7ff fd66 	bl	80067ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cf2:	4b23      	ldr	r3, [pc, #140]	; (8006d80 <xTaskResumeAll+0x128>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d302      	bcc.n	8006d02 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006cfc:	4b21      	ldr	r3, [pc, #132]	; (8006d84 <xTaskResumeAll+0x12c>)
 8006cfe:	2201      	movs	r2, #1
 8006d00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d02:	4b1c      	ldr	r3, [pc, #112]	; (8006d74 <xTaskResumeAll+0x11c>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1cc      	bne.n	8006ca4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d001      	beq.n	8006d14 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d10:	f000 fa18 	bl	8007144 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d14:	4b1c      	ldr	r3, [pc, #112]	; (8006d88 <xTaskResumeAll+0x130>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d010      	beq.n	8006d42 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d20:	f000 f846 	bl	8006db0 <xTaskIncrementTick>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d002      	beq.n	8006d30 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006d2a:	4b16      	ldr	r3, [pc, #88]	; (8006d84 <xTaskResumeAll+0x12c>)
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	3b01      	subs	r3, #1
 8006d34:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1f1      	bne.n	8006d20 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006d3c:	4b12      	ldr	r3, [pc, #72]	; (8006d88 <xTaskResumeAll+0x130>)
 8006d3e:	2200      	movs	r2, #0
 8006d40:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d42:	4b10      	ldr	r3, [pc, #64]	; (8006d84 <xTaskResumeAll+0x12c>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d009      	beq.n	8006d5e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d4e:	4b0f      	ldr	r3, [pc, #60]	; (8006d8c <xTaskResumeAll+0x134>)
 8006d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	f3bf 8f4f 	dsb	sy
 8006d5a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d5e:	f000 fb71 	bl	8007444 <vPortExitCritical>

	return xAlreadyYielded;
 8006d62:	68bb      	ldr	r3, [r7, #8]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3710      	adds	r7, #16
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	200004c0 	.word	0x200004c0
 8006d70:	20000498 	.word	0x20000498
 8006d74:	20000458 	.word	0x20000458
 8006d78:	200004a0 	.word	0x200004a0
 8006d7c:	2000039c 	.word	0x2000039c
 8006d80:	20000398 	.word	0x20000398
 8006d84:	200004ac 	.word	0x200004ac
 8006d88:	200004a8 	.word	0x200004a8
 8006d8c:	e000ed04 	.word	0xe000ed04

08006d90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006d96:	4b05      	ldr	r3, [pc, #20]	; (8006dac <xTaskGetTickCount+0x1c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006d9c:	687b      	ldr	r3, [r7, #4]
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	370c      	adds	r7, #12
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	2000049c 	.word	0x2000049c

08006db0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006db6:	2300      	movs	r3, #0
 8006db8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dba:	4b4e      	ldr	r3, [pc, #312]	; (8006ef4 <xTaskIncrementTick+0x144>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f040 808e 	bne.w	8006ee0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006dc4:	4b4c      	ldr	r3, [pc, #304]	; (8006ef8 <xTaskIncrementTick+0x148>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	3301      	adds	r3, #1
 8006dca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006dcc:	4a4a      	ldr	r2, [pc, #296]	; (8006ef8 <xTaskIncrementTick+0x148>)
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d120      	bne.n	8006e1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006dd8:	4b48      	ldr	r3, [pc, #288]	; (8006efc <xTaskIncrementTick+0x14c>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00a      	beq.n	8006df8 <xTaskIncrementTick+0x48>
	__asm volatile
 8006de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de6:	f383 8811 	msr	BASEPRI, r3
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	f3bf 8f4f 	dsb	sy
 8006df2:	603b      	str	r3, [r7, #0]
}
 8006df4:	bf00      	nop
 8006df6:	e7fe      	b.n	8006df6 <xTaskIncrementTick+0x46>
 8006df8:	4b40      	ldr	r3, [pc, #256]	; (8006efc <xTaskIncrementTick+0x14c>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	60fb      	str	r3, [r7, #12]
 8006dfe:	4b40      	ldr	r3, [pc, #256]	; (8006f00 <xTaskIncrementTick+0x150>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a3e      	ldr	r2, [pc, #248]	; (8006efc <xTaskIncrementTick+0x14c>)
 8006e04:	6013      	str	r3, [r2, #0]
 8006e06:	4a3e      	ldr	r2, [pc, #248]	; (8006f00 <xTaskIncrementTick+0x150>)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6013      	str	r3, [r2, #0]
 8006e0c:	4b3d      	ldr	r3, [pc, #244]	; (8006f04 <xTaskIncrementTick+0x154>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	3301      	adds	r3, #1
 8006e12:	4a3c      	ldr	r2, [pc, #240]	; (8006f04 <xTaskIncrementTick+0x154>)
 8006e14:	6013      	str	r3, [r2, #0]
 8006e16:	f000 f995 	bl	8007144 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e1a:	4b3b      	ldr	r3, [pc, #236]	; (8006f08 <xTaskIncrementTick+0x158>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	693a      	ldr	r2, [r7, #16]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d348      	bcc.n	8006eb6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e24:	4b35      	ldr	r3, [pc, #212]	; (8006efc <xTaskIncrementTick+0x14c>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d104      	bne.n	8006e38 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e2e:	4b36      	ldr	r3, [pc, #216]	; (8006f08 <xTaskIncrementTick+0x158>)
 8006e30:	f04f 32ff 	mov.w	r2, #4294967295
 8006e34:	601a      	str	r2, [r3, #0]
					break;
 8006e36:	e03e      	b.n	8006eb6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e38:	4b30      	ldr	r3, [pc, #192]	; (8006efc <xTaskIncrementTick+0x14c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e48:	693a      	ldr	r2, [r7, #16]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d203      	bcs.n	8006e58 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e50:	4a2d      	ldr	r2, [pc, #180]	; (8006f08 <xTaskIncrementTick+0x158>)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006e56:	e02e      	b.n	8006eb6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7ff fcd0 	bl	8006802 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d004      	beq.n	8006e74 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	3318      	adds	r3, #24
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7ff fcc7 	bl	8006802 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e78:	2201      	movs	r2, #1
 8006e7a:	409a      	lsls	r2, r3
 8006e7c:	4b23      	ldr	r3, [pc, #140]	; (8006f0c <xTaskIncrementTick+0x15c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	4a22      	ldr	r2, [pc, #136]	; (8006f0c <xTaskIncrementTick+0x15c>)
 8006e84:	6013      	str	r3, [r2, #0]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	4413      	add	r3, r2
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4a1f      	ldr	r2, [pc, #124]	; (8006f10 <xTaskIncrementTick+0x160>)
 8006e94:	441a      	add	r2, r3
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	3304      	adds	r3, #4
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	4610      	mov	r0, r2
 8006e9e:	f7ff fc8c 	bl	80067ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea6:	4b1b      	ldr	r3, [pc, #108]	; (8006f14 <xTaskIncrementTick+0x164>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d3b9      	bcc.n	8006e24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006eb4:	e7b6      	b.n	8006e24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006eb6:	4b17      	ldr	r3, [pc, #92]	; (8006f14 <xTaskIncrementTick+0x164>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ebc:	4914      	ldr	r1, [pc, #80]	; (8006f10 <xTaskIncrementTick+0x160>)
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4413      	add	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	440b      	add	r3, r1
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d901      	bls.n	8006ed2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006ed2:	4b11      	ldr	r3, [pc, #68]	; (8006f18 <xTaskIncrementTick+0x168>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d007      	beq.n	8006eea <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006eda:	2301      	movs	r3, #1
 8006edc:	617b      	str	r3, [r7, #20]
 8006ede:	e004      	b.n	8006eea <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ee0:	4b0e      	ldr	r3, [pc, #56]	; (8006f1c <xTaskIncrementTick+0x16c>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	4a0d      	ldr	r2, [pc, #52]	; (8006f1c <xTaskIncrementTick+0x16c>)
 8006ee8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006eea:	697b      	ldr	r3, [r7, #20]
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3718      	adds	r7, #24
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	200004c0 	.word	0x200004c0
 8006ef8:	2000049c 	.word	0x2000049c
 8006efc:	20000450 	.word	0x20000450
 8006f00:	20000454 	.word	0x20000454
 8006f04:	200004b0 	.word	0x200004b0
 8006f08:	200004b8 	.word	0x200004b8
 8006f0c:	200004a0 	.word	0x200004a0
 8006f10:	2000039c 	.word	0x2000039c
 8006f14:	20000398 	.word	0x20000398
 8006f18:	200004ac 	.word	0x200004ac
 8006f1c:	200004a8 	.word	0x200004a8

08006f20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f26:	4b27      	ldr	r3, [pc, #156]	; (8006fc4 <vTaskSwitchContext+0xa4>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f2e:	4b26      	ldr	r3, [pc, #152]	; (8006fc8 <vTaskSwitchContext+0xa8>)
 8006f30:	2201      	movs	r2, #1
 8006f32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f34:	e03f      	b.n	8006fb6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8006f36:	4b24      	ldr	r3, [pc, #144]	; (8006fc8 <vTaskSwitchContext+0xa8>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f3c:	4b23      	ldr	r3, [pc, #140]	; (8006fcc <vTaskSwitchContext+0xac>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	fab3 f383 	clz	r3, r3
 8006f48:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006f4a:	7afb      	ldrb	r3, [r7, #11]
 8006f4c:	f1c3 031f 	rsb	r3, r3, #31
 8006f50:	617b      	str	r3, [r7, #20]
 8006f52:	491f      	ldr	r1, [pc, #124]	; (8006fd0 <vTaskSwitchContext+0xb0>)
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	4613      	mov	r3, r2
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	4413      	add	r3, r2
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	440b      	add	r3, r1
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10a      	bne.n	8006f7c <vTaskSwitchContext+0x5c>
	__asm volatile
 8006f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f6a:	f383 8811 	msr	BASEPRI, r3
 8006f6e:	f3bf 8f6f 	isb	sy
 8006f72:	f3bf 8f4f 	dsb	sy
 8006f76:	607b      	str	r3, [r7, #4]
}
 8006f78:	bf00      	nop
 8006f7a:	e7fe      	b.n	8006f7a <vTaskSwitchContext+0x5a>
 8006f7c:	697a      	ldr	r2, [r7, #20]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	4a12      	ldr	r2, [pc, #72]	; (8006fd0 <vTaskSwitchContext+0xb0>)
 8006f88:	4413      	add	r3, r2
 8006f8a:	613b      	str	r3, [r7, #16]
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	685a      	ldr	r2, [r3, #4]
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	605a      	str	r2, [r3, #4]
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	3308      	adds	r3, #8
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d104      	bne.n	8006fac <vTaskSwitchContext+0x8c>
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	605a      	str	r2, [r3, #4]
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	4a08      	ldr	r2, [pc, #32]	; (8006fd4 <vTaskSwitchContext+0xb4>)
 8006fb4:	6013      	str	r3, [r2, #0]
}
 8006fb6:	bf00      	nop
 8006fb8:	371c      	adds	r7, #28
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop
 8006fc4:	200004c0 	.word	0x200004c0
 8006fc8:	200004ac 	.word	0x200004ac
 8006fcc:	200004a0 	.word	0x200004a0
 8006fd0:	2000039c 	.word	0x2000039c
 8006fd4:	20000398 	.word	0x20000398

08006fd8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006fe0:	f000 f852 	bl	8007088 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006fe4:	4b06      	ldr	r3, [pc, #24]	; (8007000 <prvIdleTask+0x28>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d9f9      	bls.n	8006fe0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006fec:	4b05      	ldr	r3, [pc, #20]	; (8007004 <prvIdleTask+0x2c>)
 8006fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006ffc:	e7f0      	b.n	8006fe0 <prvIdleTask+0x8>
 8006ffe:	bf00      	nop
 8007000:	2000039c 	.word	0x2000039c
 8007004:	e000ed04 	.word	0xe000ed04

08007008 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800700e:	2300      	movs	r3, #0
 8007010:	607b      	str	r3, [r7, #4]
 8007012:	e00c      	b.n	800702e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	4613      	mov	r3, r2
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	4413      	add	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4a12      	ldr	r2, [pc, #72]	; (8007068 <prvInitialiseTaskLists+0x60>)
 8007020:	4413      	add	r3, r2
 8007022:	4618      	mov	r0, r3
 8007024:	f7ff fb9c 	bl	8006760 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	3301      	adds	r3, #1
 800702c:	607b      	str	r3, [r7, #4]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2b06      	cmp	r3, #6
 8007032:	d9ef      	bls.n	8007014 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007034:	480d      	ldr	r0, [pc, #52]	; (800706c <prvInitialiseTaskLists+0x64>)
 8007036:	f7ff fb93 	bl	8006760 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800703a:	480d      	ldr	r0, [pc, #52]	; (8007070 <prvInitialiseTaskLists+0x68>)
 800703c:	f7ff fb90 	bl	8006760 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007040:	480c      	ldr	r0, [pc, #48]	; (8007074 <prvInitialiseTaskLists+0x6c>)
 8007042:	f7ff fb8d 	bl	8006760 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007046:	480c      	ldr	r0, [pc, #48]	; (8007078 <prvInitialiseTaskLists+0x70>)
 8007048:	f7ff fb8a 	bl	8006760 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800704c:	480b      	ldr	r0, [pc, #44]	; (800707c <prvInitialiseTaskLists+0x74>)
 800704e:	f7ff fb87 	bl	8006760 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007052:	4b0b      	ldr	r3, [pc, #44]	; (8007080 <prvInitialiseTaskLists+0x78>)
 8007054:	4a05      	ldr	r2, [pc, #20]	; (800706c <prvInitialiseTaskLists+0x64>)
 8007056:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007058:	4b0a      	ldr	r3, [pc, #40]	; (8007084 <prvInitialiseTaskLists+0x7c>)
 800705a:	4a05      	ldr	r2, [pc, #20]	; (8007070 <prvInitialiseTaskLists+0x68>)
 800705c:	601a      	str	r2, [r3, #0]
}
 800705e:	bf00      	nop
 8007060:	3708      	adds	r7, #8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	2000039c 	.word	0x2000039c
 800706c:	20000428 	.word	0x20000428
 8007070:	2000043c 	.word	0x2000043c
 8007074:	20000458 	.word	0x20000458
 8007078:	2000046c 	.word	0x2000046c
 800707c:	20000484 	.word	0x20000484
 8007080:	20000450 	.word	0x20000450
 8007084:	20000454 	.word	0x20000454

08007088 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b082      	sub	sp, #8
 800708c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800708e:	e019      	b.n	80070c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007090:	f000 f9a8 	bl	80073e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007094:	4b10      	ldr	r3, [pc, #64]	; (80070d8 <prvCheckTasksWaitingTermination+0x50>)
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	3304      	adds	r3, #4
 80070a0:	4618      	mov	r0, r3
 80070a2:	f7ff fbae 	bl	8006802 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80070a6:	4b0d      	ldr	r3, [pc, #52]	; (80070dc <prvCheckTasksWaitingTermination+0x54>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	3b01      	subs	r3, #1
 80070ac:	4a0b      	ldr	r2, [pc, #44]	; (80070dc <prvCheckTasksWaitingTermination+0x54>)
 80070ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80070b0:	4b0b      	ldr	r3, [pc, #44]	; (80070e0 <prvCheckTasksWaitingTermination+0x58>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	3b01      	subs	r3, #1
 80070b6:	4a0a      	ldr	r2, [pc, #40]	; (80070e0 <prvCheckTasksWaitingTermination+0x58>)
 80070b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80070ba:	f000 f9c3 	bl	8007444 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 f810 	bl	80070e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070c4:	4b06      	ldr	r3, [pc, #24]	; (80070e0 <prvCheckTasksWaitingTermination+0x58>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1e1      	bne.n	8007090 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80070cc:	bf00      	nop
 80070ce:	bf00      	nop
 80070d0:	3708      	adds	r7, #8
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	2000046c 	.word	0x2000046c
 80070dc:	20000498 	.word	0x20000498
 80070e0:	20000480 	.word	0x20000480

080070e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d108      	bne.n	8007108 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070fa:	4618      	mov	r0, r3
 80070fc:	f000 fb20 	bl	8007740 <vPortFree>
				vPortFree( pxTCB );
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fb1d 	bl	8007740 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007106:	e018      	b.n	800713a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800710e:	2b01      	cmp	r3, #1
 8007110:	d103      	bne.n	800711a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 fb14 	bl	8007740 <vPortFree>
	}
 8007118:	e00f      	b.n	800713a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007120:	2b02      	cmp	r3, #2
 8007122:	d00a      	beq.n	800713a <prvDeleteTCB+0x56>
	__asm volatile
 8007124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007128:	f383 8811 	msr	BASEPRI, r3
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	60fb      	str	r3, [r7, #12]
}
 8007136:	bf00      	nop
 8007138:	e7fe      	b.n	8007138 <prvDeleteTCB+0x54>
	}
 800713a:	bf00      	nop
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
	...

08007144 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800714a:	4b0c      	ldr	r3, [pc, #48]	; (800717c <prvResetNextTaskUnblockTime+0x38>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d104      	bne.n	800715e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007154:	4b0a      	ldr	r3, [pc, #40]	; (8007180 <prvResetNextTaskUnblockTime+0x3c>)
 8007156:	f04f 32ff 	mov.w	r2, #4294967295
 800715a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800715c:	e008      	b.n	8007170 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800715e:	4b07      	ldr	r3, [pc, #28]	; (800717c <prvResetNextTaskUnblockTime+0x38>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	4a04      	ldr	r2, [pc, #16]	; (8007180 <prvResetNextTaskUnblockTime+0x3c>)
 800716e:	6013      	str	r3, [r2, #0]
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr
 800717c:	20000450 	.word	0x20000450
 8007180:	200004b8 	.word	0x200004b8

08007184 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	3b04      	subs	r3, #4
 8007194:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800719c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	3b04      	subs	r3, #4
 80071a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f023 0201 	bic.w	r2, r3, #1
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	3b04      	subs	r3, #4
 80071b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80071b4:	4a0c      	ldr	r2, [pc, #48]	; (80071e8 <pxPortInitialiseStack+0x64>)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	3b14      	subs	r3, #20
 80071be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	3b04      	subs	r3, #4
 80071ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f06f 0202 	mvn.w	r2, #2
 80071d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	3b20      	subs	r3, #32
 80071d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80071da:	68fb      	ldr	r3, [r7, #12]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	080071ed 	.word	0x080071ed

080071ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80071f2:	2300      	movs	r3, #0
 80071f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80071f6:	4b12      	ldr	r3, [pc, #72]	; (8007240 <prvTaskExitError+0x54>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071fe:	d00a      	beq.n	8007216 <prvTaskExitError+0x2a>
	__asm volatile
 8007200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007204:	f383 8811 	msr	BASEPRI, r3
 8007208:	f3bf 8f6f 	isb	sy
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	60fb      	str	r3, [r7, #12]
}
 8007212:	bf00      	nop
 8007214:	e7fe      	b.n	8007214 <prvTaskExitError+0x28>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	60bb      	str	r3, [r7, #8]
}
 8007228:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800722a:	bf00      	nop
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d0fc      	beq.n	800722c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007232:	bf00      	nop
 8007234:	bf00      	nop
 8007236:	3714      	adds	r7, #20
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr
 8007240:	2000007c 	.word	0x2000007c
	...

08007250 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007250:	4b07      	ldr	r3, [pc, #28]	; (8007270 <pxCurrentTCBConst2>)
 8007252:	6819      	ldr	r1, [r3, #0]
 8007254:	6808      	ldr	r0, [r1, #0]
 8007256:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800725a:	f380 8809 	msr	PSP, r0
 800725e:	f3bf 8f6f 	isb	sy
 8007262:	f04f 0000 	mov.w	r0, #0
 8007266:	f380 8811 	msr	BASEPRI, r0
 800726a:	4770      	bx	lr
 800726c:	f3af 8000 	nop.w

08007270 <pxCurrentTCBConst2>:
 8007270:	20000398 	.word	0x20000398
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007274:	bf00      	nop
 8007276:	bf00      	nop

08007278 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007278:	4808      	ldr	r0, [pc, #32]	; (800729c <prvPortStartFirstTask+0x24>)
 800727a:	6800      	ldr	r0, [r0, #0]
 800727c:	6800      	ldr	r0, [r0, #0]
 800727e:	f380 8808 	msr	MSP, r0
 8007282:	f04f 0000 	mov.w	r0, #0
 8007286:	f380 8814 	msr	CONTROL, r0
 800728a:	b662      	cpsie	i
 800728c:	b661      	cpsie	f
 800728e:	f3bf 8f4f 	dsb	sy
 8007292:	f3bf 8f6f 	isb	sy
 8007296:	df00      	svc	0
 8007298:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800729a:	bf00      	nop
 800729c:	e000ed08 	.word	0xe000ed08

080072a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b086      	sub	sp, #24
 80072a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80072a6:	4b46      	ldr	r3, [pc, #280]	; (80073c0 <xPortStartScheduler+0x120>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a46      	ldr	r2, [pc, #280]	; (80073c4 <xPortStartScheduler+0x124>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d10a      	bne.n	80072c6 <xPortStartScheduler+0x26>
	__asm volatile
 80072b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b4:	f383 8811 	msr	BASEPRI, r3
 80072b8:	f3bf 8f6f 	isb	sy
 80072bc:	f3bf 8f4f 	dsb	sy
 80072c0:	613b      	str	r3, [r7, #16]
}
 80072c2:	bf00      	nop
 80072c4:	e7fe      	b.n	80072c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80072c6:	4b3e      	ldr	r3, [pc, #248]	; (80073c0 <xPortStartScheduler+0x120>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a3f      	ldr	r2, [pc, #252]	; (80073c8 <xPortStartScheduler+0x128>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d10a      	bne.n	80072e6 <xPortStartScheduler+0x46>
	__asm volatile
 80072d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d4:	f383 8811 	msr	BASEPRI, r3
 80072d8:	f3bf 8f6f 	isb	sy
 80072dc:	f3bf 8f4f 	dsb	sy
 80072e0:	60fb      	str	r3, [r7, #12]
}
 80072e2:	bf00      	nop
 80072e4:	e7fe      	b.n	80072e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80072e6:	4b39      	ldr	r3, [pc, #228]	; (80073cc <xPortStartScheduler+0x12c>)
 80072e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	22ff      	movs	r2, #255	; 0xff
 80072f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007300:	78fb      	ldrb	r3, [r7, #3]
 8007302:	b2db      	uxtb	r3, r3
 8007304:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007308:	b2da      	uxtb	r2, r3
 800730a:	4b31      	ldr	r3, [pc, #196]	; (80073d0 <xPortStartScheduler+0x130>)
 800730c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800730e:	4b31      	ldr	r3, [pc, #196]	; (80073d4 <xPortStartScheduler+0x134>)
 8007310:	2207      	movs	r2, #7
 8007312:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007314:	e009      	b.n	800732a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007316:	4b2f      	ldr	r3, [pc, #188]	; (80073d4 <xPortStartScheduler+0x134>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	3b01      	subs	r3, #1
 800731c:	4a2d      	ldr	r2, [pc, #180]	; (80073d4 <xPortStartScheduler+0x134>)
 800731e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007320:	78fb      	ldrb	r3, [r7, #3]
 8007322:	b2db      	uxtb	r3, r3
 8007324:	005b      	lsls	r3, r3, #1
 8007326:	b2db      	uxtb	r3, r3
 8007328:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800732a:	78fb      	ldrb	r3, [r7, #3]
 800732c:	b2db      	uxtb	r3, r3
 800732e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007332:	2b80      	cmp	r3, #128	; 0x80
 8007334:	d0ef      	beq.n	8007316 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007336:	4b27      	ldr	r3, [pc, #156]	; (80073d4 <xPortStartScheduler+0x134>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f1c3 0307 	rsb	r3, r3, #7
 800733e:	2b04      	cmp	r3, #4
 8007340:	d00a      	beq.n	8007358 <xPortStartScheduler+0xb8>
	__asm volatile
 8007342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007346:	f383 8811 	msr	BASEPRI, r3
 800734a:	f3bf 8f6f 	isb	sy
 800734e:	f3bf 8f4f 	dsb	sy
 8007352:	60bb      	str	r3, [r7, #8]
}
 8007354:	bf00      	nop
 8007356:	e7fe      	b.n	8007356 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007358:	4b1e      	ldr	r3, [pc, #120]	; (80073d4 <xPortStartScheduler+0x134>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	021b      	lsls	r3, r3, #8
 800735e:	4a1d      	ldr	r2, [pc, #116]	; (80073d4 <xPortStartScheduler+0x134>)
 8007360:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007362:	4b1c      	ldr	r3, [pc, #112]	; (80073d4 <xPortStartScheduler+0x134>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800736a:	4a1a      	ldr	r2, [pc, #104]	; (80073d4 <xPortStartScheduler+0x134>)
 800736c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	b2da      	uxtb	r2, r3
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007376:	4b18      	ldr	r3, [pc, #96]	; (80073d8 <xPortStartScheduler+0x138>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a17      	ldr	r2, [pc, #92]	; (80073d8 <xPortStartScheduler+0x138>)
 800737c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007380:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007382:	4b15      	ldr	r3, [pc, #84]	; (80073d8 <xPortStartScheduler+0x138>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a14      	ldr	r2, [pc, #80]	; (80073d8 <xPortStartScheduler+0x138>)
 8007388:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800738c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800738e:	f000 f8dd 	bl	800754c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007392:	4b12      	ldr	r3, [pc, #72]	; (80073dc <xPortStartScheduler+0x13c>)
 8007394:	2200      	movs	r2, #0
 8007396:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007398:	f000 f8fc 	bl	8007594 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800739c:	4b10      	ldr	r3, [pc, #64]	; (80073e0 <xPortStartScheduler+0x140>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a0f      	ldr	r2, [pc, #60]	; (80073e0 <xPortStartScheduler+0x140>)
 80073a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80073a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80073a8:	f7ff ff66 	bl	8007278 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80073ac:	f7ff fdb8 	bl	8006f20 <vTaskSwitchContext>
	prvTaskExitError();
 80073b0:	f7ff ff1c 	bl	80071ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3718      	adds	r7, #24
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	e000ed00 	.word	0xe000ed00
 80073c4:	410fc271 	.word	0x410fc271
 80073c8:	410fc270 	.word	0x410fc270
 80073cc:	e000e400 	.word	0xe000e400
 80073d0:	200004c4 	.word	0x200004c4
 80073d4:	200004c8 	.word	0x200004c8
 80073d8:	e000ed20 	.word	0xe000ed20
 80073dc:	2000007c 	.word	0x2000007c
 80073e0:	e000ef34 	.word	0xe000ef34

080073e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
	__asm volatile
 80073ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	607b      	str	r3, [r7, #4]
}
 80073fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80073fe:	4b0f      	ldr	r3, [pc, #60]	; (800743c <vPortEnterCritical+0x58>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3301      	adds	r3, #1
 8007404:	4a0d      	ldr	r2, [pc, #52]	; (800743c <vPortEnterCritical+0x58>)
 8007406:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007408:	4b0c      	ldr	r3, [pc, #48]	; (800743c <vPortEnterCritical+0x58>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2b01      	cmp	r3, #1
 800740e:	d10f      	bne.n	8007430 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007410:	4b0b      	ldr	r3, [pc, #44]	; (8007440 <vPortEnterCritical+0x5c>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	b2db      	uxtb	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	d00a      	beq.n	8007430 <vPortEnterCritical+0x4c>
	__asm volatile
 800741a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741e:	f383 8811 	msr	BASEPRI, r3
 8007422:	f3bf 8f6f 	isb	sy
 8007426:	f3bf 8f4f 	dsb	sy
 800742a:	603b      	str	r3, [r7, #0]
}
 800742c:	bf00      	nop
 800742e:	e7fe      	b.n	800742e <vPortEnterCritical+0x4a>
	}
}
 8007430:	bf00      	nop
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr
 800743c:	2000007c 	.word	0x2000007c
 8007440:	e000ed04 	.word	0xe000ed04

08007444 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800744a:	4b12      	ldr	r3, [pc, #72]	; (8007494 <vPortExitCritical+0x50>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10a      	bne.n	8007468 <vPortExitCritical+0x24>
	__asm volatile
 8007452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	607b      	str	r3, [r7, #4]
}
 8007464:	bf00      	nop
 8007466:	e7fe      	b.n	8007466 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007468:	4b0a      	ldr	r3, [pc, #40]	; (8007494 <vPortExitCritical+0x50>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3b01      	subs	r3, #1
 800746e:	4a09      	ldr	r2, [pc, #36]	; (8007494 <vPortExitCritical+0x50>)
 8007470:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007472:	4b08      	ldr	r3, [pc, #32]	; (8007494 <vPortExitCritical+0x50>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d105      	bne.n	8007486 <vPortExitCritical+0x42>
 800747a:	2300      	movs	r3, #0
 800747c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007484:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007486:	bf00      	nop
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	2000007c 	.word	0x2000007c
	...

080074a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80074a0:	f3ef 8009 	mrs	r0, PSP
 80074a4:	f3bf 8f6f 	isb	sy
 80074a8:	4b15      	ldr	r3, [pc, #84]	; (8007500 <pxCurrentTCBConst>)
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	f01e 0f10 	tst.w	lr, #16
 80074b0:	bf08      	it	eq
 80074b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80074b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ba:	6010      	str	r0, [r2, #0]
 80074bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80074c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80074c4:	f380 8811 	msr	BASEPRI, r0
 80074c8:	f3bf 8f4f 	dsb	sy
 80074cc:	f3bf 8f6f 	isb	sy
 80074d0:	f7ff fd26 	bl	8006f20 <vTaskSwitchContext>
 80074d4:	f04f 0000 	mov.w	r0, #0
 80074d8:	f380 8811 	msr	BASEPRI, r0
 80074dc:	bc09      	pop	{r0, r3}
 80074de:	6819      	ldr	r1, [r3, #0]
 80074e0:	6808      	ldr	r0, [r1, #0]
 80074e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e6:	f01e 0f10 	tst.w	lr, #16
 80074ea:	bf08      	it	eq
 80074ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80074f0:	f380 8809 	msr	PSP, r0
 80074f4:	f3bf 8f6f 	isb	sy
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	f3af 8000 	nop.w

08007500 <pxCurrentTCBConst>:
 8007500:	20000398 	.word	0x20000398
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop

08007508 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
	__asm volatile
 800750e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007512:	f383 8811 	msr	BASEPRI, r3
 8007516:	f3bf 8f6f 	isb	sy
 800751a:	f3bf 8f4f 	dsb	sy
 800751e:	607b      	str	r3, [r7, #4]
}
 8007520:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007522:	f7ff fc45 	bl	8006db0 <xTaskIncrementTick>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d003      	beq.n	8007534 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800752c:	4b06      	ldr	r3, [pc, #24]	; (8007548 <SysTick_Handler+0x40>)
 800752e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	2300      	movs	r3, #0
 8007536:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	f383 8811 	msr	BASEPRI, r3
}
 800753e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007540:	bf00      	nop
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}
 8007548:	e000ed04 	.word	0xe000ed04

0800754c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800754c:	b480      	push	{r7}
 800754e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007550:	4b0b      	ldr	r3, [pc, #44]	; (8007580 <vPortSetupTimerInterrupt+0x34>)
 8007552:	2200      	movs	r2, #0
 8007554:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007556:	4b0b      	ldr	r3, [pc, #44]	; (8007584 <vPortSetupTimerInterrupt+0x38>)
 8007558:	2200      	movs	r2, #0
 800755a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800755c:	4b0a      	ldr	r3, [pc, #40]	; (8007588 <vPortSetupTimerInterrupt+0x3c>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a0a      	ldr	r2, [pc, #40]	; (800758c <vPortSetupTimerInterrupt+0x40>)
 8007562:	fba2 2303 	umull	r2, r3, r2, r3
 8007566:	099b      	lsrs	r3, r3, #6
 8007568:	4a09      	ldr	r2, [pc, #36]	; (8007590 <vPortSetupTimerInterrupt+0x44>)
 800756a:	3b01      	subs	r3, #1
 800756c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800756e:	4b04      	ldr	r3, [pc, #16]	; (8007580 <vPortSetupTimerInterrupt+0x34>)
 8007570:	2207      	movs	r2, #7
 8007572:	601a      	str	r2, [r3, #0]
}
 8007574:	bf00      	nop
 8007576:	46bd      	mov	sp, r7
 8007578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	e000e010 	.word	0xe000e010
 8007584:	e000e018 	.word	0xe000e018
 8007588:	20000070 	.word	0x20000070
 800758c:	10624dd3 	.word	0x10624dd3
 8007590:	e000e014 	.word	0xe000e014

08007594 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007594:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80075a4 <vPortEnableVFP+0x10>
 8007598:	6801      	ldr	r1, [r0, #0]
 800759a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800759e:	6001      	str	r1, [r0, #0]
 80075a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80075a2:	bf00      	nop
 80075a4:	e000ed88 	.word	0xe000ed88

080075a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b08a      	sub	sp, #40	; 0x28
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80075b0:	2300      	movs	r3, #0
 80075b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80075b4:	f7ff fb42 	bl	8006c3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80075b8:	4b5b      	ldr	r3, [pc, #364]	; (8007728 <pvPortMalloc+0x180>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d101      	bne.n	80075c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80075c0:	f000 f920 	bl	8007804 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80075c4:	4b59      	ldr	r3, [pc, #356]	; (800772c <pvPortMalloc+0x184>)
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4013      	ands	r3, r2
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f040 8093 	bne.w	80076f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d01d      	beq.n	8007614 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80075d8:	2208      	movs	r2, #8
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4413      	add	r3, r2
 80075de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f003 0307 	and.w	r3, r3, #7
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d014      	beq.n	8007614 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f023 0307 	bic.w	r3, r3, #7
 80075f0:	3308      	adds	r3, #8
 80075f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f003 0307 	and.w	r3, r3, #7
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00a      	beq.n	8007614 <pvPortMalloc+0x6c>
	__asm volatile
 80075fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007602:	f383 8811 	msr	BASEPRI, r3
 8007606:	f3bf 8f6f 	isb	sy
 800760a:	f3bf 8f4f 	dsb	sy
 800760e:	617b      	str	r3, [r7, #20]
}
 8007610:	bf00      	nop
 8007612:	e7fe      	b.n	8007612 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d06e      	beq.n	80076f8 <pvPortMalloc+0x150>
 800761a:	4b45      	ldr	r3, [pc, #276]	; (8007730 <pvPortMalloc+0x188>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	429a      	cmp	r2, r3
 8007622:	d869      	bhi.n	80076f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007624:	4b43      	ldr	r3, [pc, #268]	; (8007734 <pvPortMalloc+0x18c>)
 8007626:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007628:	4b42      	ldr	r3, [pc, #264]	; (8007734 <pvPortMalloc+0x18c>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800762e:	e004      	b.n	800763a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007632:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800763a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	429a      	cmp	r2, r3
 8007642:	d903      	bls.n	800764c <pvPortMalloc+0xa4>
 8007644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1f1      	bne.n	8007630 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800764c:	4b36      	ldr	r3, [pc, #216]	; (8007728 <pvPortMalloc+0x180>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007652:	429a      	cmp	r2, r3
 8007654:	d050      	beq.n	80076f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007656:	6a3b      	ldr	r3, [r7, #32]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2208      	movs	r2, #8
 800765c:	4413      	add	r3, r2
 800765e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	6a3b      	ldr	r3, [r7, #32]
 8007666:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	1ad2      	subs	r2, r2, r3
 8007670:	2308      	movs	r3, #8
 8007672:	005b      	lsls	r3, r3, #1
 8007674:	429a      	cmp	r2, r3
 8007676:	d91f      	bls.n	80076b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4413      	add	r3, r2
 800767e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	f003 0307 	and.w	r3, r3, #7
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00a      	beq.n	80076a0 <pvPortMalloc+0xf8>
	__asm volatile
 800768a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768e:	f383 8811 	msr	BASEPRI, r3
 8007692:	f3bf 8f6f 	isb	sy
 8007696:	f3bf 8f4f 	dsb	sy
 800769a:	613b      	str	r3, [r7, #16]
}
 800769c:	bf00      	nop
 800769e:	e7fe      	b.n	800769e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80076a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	1ad2      	subs	r2, r2, r3
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80076ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80076b2:	69b8      	ldr	r0, [r7, #24]
 80076b4:	f000 f908 	bl	80078c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80076b8:	4b1d      	ldr	r3, [pc, #116]	; (8007730 <pvPortMalloc+0x188>)
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	1ad3      	subs	r3, r2, r3
 80076c2:	4a1b      	ldr	r2, [pc, #108]	; (8007730 <pvPortMalloc+0x188>)
 80076c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80076c6:	4b1a      	ldr	r3, [pc, #104]	; (8007730 <pvPortMalloc+0x188>)
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	4b1b      	ldr	r3, [pc, #108]	; (8007738 <pvPortMalloc+0x190>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d203      	bcs.n	80076da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80076d2:	4b17      	ldr	r3, [pc, #92]	; (8007730 <pvPortMalloc+0x188>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a18      	ldr	r2, [pc, #96]	; (8007738 <pvPortMalloc+0x190>)
 80076d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80076da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076dc:	685a      	ldr	r2, [r3, #4]
 80076de:	4b13      	ldr	r3, [pc, #76]	; (800772c <pvPortMalloc+0x184>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	431a      	orrs	r2, r3
 80076e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80076e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ea:	2200      	movs	r2, #0
 80076ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80076ee:	4b13      	ldr	r3, [pc, #76]	; (800773c <pvPortMalloc+0x194>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3301      	adds	r3, #1
 80076f4:	4a11      	ldr	r2, [pc, #68]	; (800773c <pvPortMalloc+0x194>)
 80076f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80076f8:	f7ff faae 	bl	8006c58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	f003 0307 	and.w	r3, r3, #7
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00a      	beq.n	800771c <pvPortMalloc+0x174>
	__asm volatile
 8007706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800770a:	f383 8811 	msr	BASEPRI, r3
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	60fb      	str	r3, [r7, #12]
}
 8007718:	bf00      	nop
 800771a:	e7fe      	b.n	800771a <pvPortMalloc+0x172>
	return pvReturn;
 800771c:	69fb      	ldr	r3, [r7, #28]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3728      	adds	r7, #40	; 0x28
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	2000108c 	.word	0x2000108c
 800772c:	200010a0 	.word	0x200010a0
 8007730:	20001090 	.word	0x20001090
 8007734:	20001084 	.word	0x20001084
 8007738:	20001094 	.word	0x20001094
 800773c:	20001098 	.word	0x20001098

08007740 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d04d      	beq.n	80077ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007752:	2308      	movs	r3, #8
 8007754:	425b      	negs	r3, r3
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	4413      	add	r3, r2
 800775a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	685a      	ldr	r2, [r3, #4]
 8007764:	4b24      	ldr	r3, [pc, #144]	; (80077f8 <vPortFree+0xb8>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4013      	ands	r3, r2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10a      	bne.n	8007784 <vPortFree+0x44>
	__asm volatile
 800776e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007772:	f383 8811 	msr	BASEPRI, r3
 8007776:	f3bf 8f6f 	isb	sy
 800777a:	f3bf 8f4f 	dsb	sy
 800777e:	60fb      	str	r3, [r7, #12]
}
 8007780:	bf00      	nop
 8007782:	e7fe      	b.n	8007782 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00a      	beq.n	80077a2 <vPortFree+0x62>
	__asm volatile
 800778c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	60bb      	str	r3, [r7, #8]
}
 800779e:	bf00      	nop
 80077a0:	e7fe      	b.n	80077a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	685a      	ldr	r2, [r3, #4]
 80077a6:	4b14      	ldr	r3, [pc, #80]	; (80077f8 <vPortFree+0xb8>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4013      	ands	r3, r2
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d01e      	beq.n	80077ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d11a      	bne.n	80077ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	685a      	ldr	r2, [r3, #4]
 80077bc:	4b0e      	ldr	r3, [pc, #56]	; (80077f8 <vPortFree+0xb8>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	43db      	mvns	r3, r3
 80077c2:	401a      	ands	r2, r3
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80077c8:	f7ff fa38 	bl	8006c3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	685a      	ldr	r2, [r3, #4]
 80077d0:	4b0a      	ldr	r3, [pc, #40]	; (80077fc <vPortFree+0xbc>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4413      	add	r3, r2
 80077d6:	4a09      	ldr	r2, [pc, #36]	; (80077fc <vPortFree+0xbc>)
 80077d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80077da:	6938      	ldr	r0, [r7, #16]
 80077dc:	f000 f874 	bl	80078c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80077e0:	4b07      	ldr	r3, [pc, #28]	; (8007800 <vPortFree+0xc0>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3301      	adds	r3, #1
 80077e6:	4a06      	ldr	r2, [pc, #24]	; (8007800 <vPortFree+0xc0>)
 80077e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80077ea:	f7ff fa35 	bl	8006c58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80077ee:	bf00      	nop
 80077f0:	3718      	adds	r7, #24
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	200010a0 	.word	0x200010a0
 80077fc:	20001090 	.word	0x20001090
 8007800:	2000109c 	.word	0x2000109c

08007804 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800780a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800780e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007810:	4b27      	ldr	r3, [pc, #156]	; (80078b0 <prvHeapInit+0xac>)
 8007812:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f003 0307 	and.w	r3, r3, #7
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00c      	beq.n	8007838 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	3307      	adds	r3, #7
 8007822:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f023 0307 	bic.w	r3, r3, #7
 800782a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800782c:	68ba      	ldr	r2, [r7, #8]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	4a1f      	ldr	r2, [pc, #124]	; (80078b0 <prvHeapInit+0xac>)
 8007834:	4413      	add	r3, r2
 8007836:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800783c:	4a1d      	ldr	r2, [pc, #116]	; (80078b4 <prvHeapInit+0xb0>)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007842:	4b1c      	ldr	r3, [pc, #112]	; (80078b4 <prvHeapInit+0xb0>)
 8007844:	2200      	movs	r2, #0
 8007846:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	68ba      	ldr	r2, [r7, #8]
 800784c:	4413      	add	r3, r2
 800784e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007850:	2208      	movs	r2, #8
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	1a9b      	subs	r3, r3, r2
 8007856:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f023 0307 	bic.w	r3, r3, #7
 800785e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	4a15      	ldr	r2, [pc, #84]	; (80078b8 <prvHeapInit+0xb4>)
 8007864:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007866:	4b14      	ldr	r3, [pc, #80]	; (80078b8 <prvHeapInit+0xb4>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	2200      	movs	r2, #0
 800786c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800786e:	4b12      	ldr	r3, [pc, #72]	; (80078b8 <prvHeapInit+0xb4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2200      	movs	r2, #0
 8007874:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	1ad2      	subs	r2, r2, r3
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007884:	4b0c      	ldr	r3, [pc, #48]	; (80078b8 <prvHeapInit+0xb4>)
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	4a0a      	ldr	r2, [pc, #40]	; (80078bc <prvHeapInit+0xb8>)
 8007892:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	4a09      	ldr	r2, [pc, #36]	; (80078c0 <prvHeapInit+0xbc>)
 800789a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800789c:	4b09      	ldr	r3, [pc, #36]	; (80078c4 <prvHeapInit+0xc0>)
 800789e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80078a2:	601a      	str	r2, [r3, #0]
}
 80078a4:	bf00      	nop
 80078a6:	3714      	adds	r7, #20
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr
 80078b0:	200004cc 	.word	0x200004cc
 80078b4:	20001084 	.word	0x20001084
 80078b8:	2000108c 	.word	0x2000108c
 80078bc:	20001094 	.word	0x20001094
 80078c0:	20001090 	.word	0x20001090
 80078c4:	200010a0 	.word	0x200010a0

080078c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80078d0:	4b28      	ldr	r3, [pc, #160]	; (8007974 <prvInsertBlockIntoFreeList+0xac>)
 80078d2:	60fb      	str	r3, [r7, #12]
 80078d4:	e002      	b.n	80078dc <prvInsertBlockIntoFreeList+0x14>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	60fb      	str	r3, [r7, #12]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d8f7      	bhi.n	80078d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	68ba      	ldr	r2, [r7, #8]
 80078f0:	4413      	add	r3, r2
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d108      	bne.n	800790a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	441a      	add	r2, r3
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	441a      	add	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	429a      	cmp	r2, r3
 800791c:	d118      	bne.n	8007950 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	4b15      	ldr	r3, [pc, #84]	; (8007978 <prvInsertBlockIntoFreeList+0xb0>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	429a      	cmp	r2, r3
 8007928:	d00d      	beq.n	8007946 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	685a      	ldr	r2, [r3, #4]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	441a      	add	r2, r3
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	601a      	str	r2, [r3, #0]
 8007944:	e008      	b.n	8007958 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007946:	4b0c      	ldr	r3, [pc, #48]	; (8007978 <prvInsertBlockIntoFreeList+0xb0>)
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	e003      	b.n	8007958 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	429a      	cmp	r2, r3
 800795e:	d002      	beq.n	8007966 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007966:	bf00      	nop
 8007968:	3714      	adds	r7, #20
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	20001084 	.word	0x20001084
 8007978:	2000108c 	.word	0x2000108c

0800797c <__libc_init_array>:
 800797c:	b570      	push	{r4, r5, r6, lr}
 800797e:	4d0d      	ldr	r5, [pc, #52]	; (80079b4 <__libc_init_array+0x38>)
 8007980:	4c0d      	ldr	r4, [pc, #52]	; (80079b8 <__libc_init_array+0x3c>)
 8007982:	1b64      	subs	r4, r4, r5
 8007984:	10a4      	asrs	r4, r4, #2
 8007986:	2600      	movs	r6, #0
 8007988:	42a6      	cmp	r6, r4
 800798a:	d109      	bne.n	80079a0 <__libc_init_array+0x24>
 800798c:	4d0b      	ldr	r5, [pc, #44]	; (80079bc <__libc_init_array+0x40>)
 800798e:	4c0c      	ldr	r4, [pc, #48]	; (80079c0 <__libc_init_array+0x44>)
 8007990:	f000 f82e 	bl	80079f0 <_init>
 8007994:	1b64      	subs	r4, r4, r5
 8007996:	10a4      	asrs	r4, r4, #2
 8007998:	2600      	movs	r6, #0
 800799a:	42a6      	cmp	r6, r4
 800799c:	d105      	bne.n	80079aa <__libc_init_array+0x2e>
 800799e:	bd70      	pop	{r4, r5, r6, pc}
 80079a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80079a4:	4798      	blx	r3
 80079a6:	3601      	adds	r6, #1
 80079a8:	e7ee      	b.n	8007988 <__libc_init_array+0xc>
 80079aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80079ae:	4798      	blx	r3
 80079b0:	3601      	adds	r6, #1
 80079b2:	e7f2      	b.n	800799a <__libc_init_array+0x1e>
 80079b4:	08007f00 	.word	0x08007f00
 80079b8:	08007f00 	.word	0x08007f00
 80079bc:	08007f00 	.word	0x08007f00
 80079c0:	08007f04 	.word	0x08007f04

080079c4 <memcpy>:
 80079c4:	440a      	add	r2, r1
 80079c6:	4291      	cmp	r1, r2
 80079c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80079cc:	d100      	bne.n	80079d0 <memcpy+0xc>
 80079ce:	4770      	bx	lr
 80079d0:	b510      	push	{r4, lr}
 80079d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079da:	4291      	cmp	r1, r2
 80079dc:	d1f9      	bne.n	80079d2 <memcpy+0xe>
 80079de:	bd10      	pop	{r4, pc}

080079e0 <memset>:
 80079e0:	4402      	add	r2, r0
 80079e2:	4603      	mov	r3, r0
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d100      	bne.n	80079ea <memset+0xa>
 80079e8:	4770      	bx	lr
 80079ea:	f803 1b01 	strb.w	r1, [r3], #1
 80079ee:	e7f9      	b.n	80079e4 <memset+0x4>

080079f0 <_init>:
 80079f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079f2:	bf00      	nop
 80079f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079f6:	bc08      	pop	{r3}
 80079f8:	469e      	mov	lr, r3
 80079fa:	4770      	bx	lr

080079fc <_fini>:
 80079fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fe:	bf00      	nop
 8007a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a02:	bc08      	pop	{r3}
 8007a04:	469e      	mov	lr, r3
 8007a06:	4770      	bx	lr
