[verilog]
include_paths = ["src", "vendor/uvm_pkg/src"]


[option]
linter = true
