{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650919479033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650919479034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 16:44:38 2022 " "Processing started: Mon Apr 25 16:44:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650919479034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919479034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestingGround -c TestingGround " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestingGround -c TestingGround" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919479034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650919479422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650919479422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/regaddertestsynth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/regaddertestsynth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegAdderTestSynth-rtl " "Found design unit 1: RegAdderTestSynth-rtl" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487733 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegAdderTestSynth " "Found entity 1: RegAdderTestSynth" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919487733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/nbit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/nbit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_full_adder-rtl " "Found design unit 1: nbit_full_adder-rtl" {  } { { "hdl/nbit_full_adder.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/nbit_full_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487734 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "hdl/nbit_full_adder.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/nbit_full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919487734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_1bit-Behavioral " "Found design unit 1: Full_Adder_1bit-Behavioral" {  } { { "hdl/Full_Adder_1bit.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/Full_Adder_1bit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487735 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_1bit " "Found entity 1: Full_Adder_1bit" {  } { { "hdl/Full_Adder_1bit.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/Full_Adder_1bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919487735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/genregv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/genregv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenRegV2-rtl " "Found design unit 1: GenRegV2-rtl" {  } { { "hdl/GenRegV2.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenRegV2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487737 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenRegV2 " "Found entity 1: GenRegV2" {  } { { "hdl/GenRegV2.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenRegV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919487737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/one_bit_d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/one_bit_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_d_ff-rtl " "Found design unit 1: one_bit_d_ff-rtl" {  } { { "hdl/one_bit_d_ff.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/one_bit_d_ff.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487739 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_d_ff " "Found entity 1: one_bit_d_ff" {  } { { "hdl/one_bit_d_ff.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/one_bit_d_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919487739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenericRegister-rtl " "Found design unit 1: GenericRegister-rtl" {  } { { "hdl/GenericRegister.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenericRegister.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487740 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenericRegister " "Found entity 1: GenericRegister" {  } { { "hdl/GenericRegister.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenericRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919487740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919487740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegAdderTestSynth " "Elaborating entity \"RegAdderTestSynth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650919487771 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o_sum RegAdderTestSynth.vhd(29) " "VHDL Signal Declaration warning at RegAdderTestSynth.vhd(29): used explicit default value for signal \"o_sum\" because signal was never assigned a value" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650919487773 "|RegAdderTestSynth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_a RegAdderTestSynth.vhd(63) " "VHDL Signal Declaration warning at RegAdderTestSynth.vhd(63): used explicit default value for signal \"s_a\" because signal was never assigned a value" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650919487773 "|RegAdderTestSynth"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_b RegAdderTestSynth.vhd(64) " "VHDL Signal Declaration warning at RegAdderTestSynth.vhd(64): used explicit default value for signal \"s_b\" because signal was never assigned a value" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650919487773 "|RegAdderTestSynth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenRegV2 GenRegV2:RA " "Elaborating entity \"GenRegV2\" for hierarchy \"GenRegV2:RA\"" {  } { { "hdl/RegAdderTestSynth.vhd" "RA" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650919487780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_d_ff GenRegV2:RA\|one_bit_d_ff:\\GEN_REG:0:REGX " "Elaborating entity \"one_bit_d_ff\" for hierarchy \"GenRegV2:RA\|one_bit_d_ff:\\GEN_REG:0:REGX\"" {  } { { "hdl/GenRegV2.vhd" "\\GEN_REG:0:REGX" { Text "K:/_programming/Quartus projects/TestingGround/hdl/GenRegV2.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650919487786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder nbit_full_adder:ADDER " "Elaborating entity \"nbit_full_adder\" for hierarchy \"nbit_full_adder:ADDER\"" {  } { { "hdl/RegAdderTestSynth.vhd" "ADDER" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650919487798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_1bit nbit_full_adder:ADDER\|Full_Adder_1bit:\\GEN_ADDER:0:ADDX " "Elaborating entity \"Full_Adder_1bit\" for hierarchy \"nbit_full_adder:ADDER\|Full_Adder_1bit:\\GEN_ADDER:0:ADDX\"" {  } { { "hdl/nbit_full_adder.vhd" "\\GEN_ADDER:0:ADDX" { Text "K:/_programming/Quartus projects/TestingGround/hdl/nbit_full_adder.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650919487803 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650919488210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[0\] GND " "Pin \"o_sum\[0\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[1\] GND " "Pin \"o_sum\[1\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[2\] GND " "Pin \"o_sum\[2\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[3\] GND " "Pin \"o_sum\[3\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[4\] GND " "Pin \"o_sum\[4\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[5\] GND " "Pin \"o_sum\[5\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[6\] GND " "Pin \"o_sum\[6\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_sum\[7\] GND " "Pin \"o_sum\[7\]\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_sum[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_cout GND " "Pin \"o_cout\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_cout"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ov GND " "Pin \"o_ov\" is stuck at GND" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650919488300 "|RegAdderTestSynth|o_ov"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650919488300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650919488391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650919488680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650919488680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_enable_in_acc " "No output dependent on input pin \"i_enable_in_acc\"" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650919488709 "|RegAdderTestSynth|i_enable_in_acc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_enable_out_acc " "No output dependent on input pin \"i_enable_out_acc\"" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650919488709 "|RegAdderTestSynth|i_enable_out_acc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_cin " "No output dependent on input pin \"i_cin\"" {  } { { "hdl/RegAdderTestSynth.vhd" "" { Text "K:/_programming/Quartus projects/TestingGround/hdl/RegAdderTestSynth.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650919488709 "|RegAdderTestSynth|i_cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650919488709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650919488709 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650919488709 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650919488709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650919488709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650919488709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650919488720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 16:44:48 2022 " "Processing ended: Mon Apr 25 16:44:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650919488720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650919488720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650919488720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650919488720 ""}
