{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573759994273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573759994273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 16:33:14 2019 " "Processing started: Thu Nov 14 16:33:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573759994273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573759994273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573759994273 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573759994601 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "part5.sv(35) " "Verilog HDL Module Instantiation warning at part5.sv(35): ignored dangling comma in List of Port Connections" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1573759994648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "part5.sv(41) " "Verilog HDL Module Instantiation warning at part5.sv(41): ignored dangling comma in List of Port Connections" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1573759994648 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "part5.sv(47) " "Verilog HDL Module Instantiation warning at part5.sv(47): ignored dangling comma in List of Port Connections" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1573759994648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.sv 1 1 " "Found 1 design units, including 1 entities, in source file part5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759994648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573759994648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exibir.sv 1 1 " "Found 1 design units, including 1 entities, in source file exibir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exibir " "Found entity 1: exibir" {  } { { "exibir.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759994648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573759994648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573759994679 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont part5.sv(16) " "Verilog HDL Always Construct warning at part5.sv(16): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont part5.sv(17) " "Verilog HDL Always Construct warning at part5.sv(17): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 part5.sv(17) " "Verilog HDL assignment warning at part5.sv(17): truncated value with size 32 to match size of target (2)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont part5.sv(18) " "Verilog HDL Always Construct warning at part5.sv(18): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont part5.sv(19) " "Verilog HDL Always Construct warning at part5.sv(19): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 part5.sv(19) " "Verilog HDL assignment warning at part5.sv(19): truncated value with size 32 to match size of target (2)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW part5.sv(20) " "Verilog HDL Always Construct warning at part5.sv(20): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont part5.sv(21) " "Verilog HDL Always Construct warning at part5.sv(21): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont part5.sv(22) " "Verilog HDL Always Construct warning at part5.sv(22): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 part5.sv(22) " "Verilog HDL assignment warning at part5.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW part5.sv(23) " "Verilog HDL Always Construct warning at part5.sv(23): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont part5.sv(24) " "Verilog HDL Always Construct warning at part5.sv(24): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "registrador1 part5.sv(25) " "Verilog HDL Always Construct warning at part5.sv(25): variable \"registrador1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "registrador2 part5.sv(25) " "Verilog HDL Always Construct warning at part5.sv(25): variable \"registrador2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont part5.sv(15) " "Verilog HDL Always Construct warning at part5.sv(15): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registrador1 part5.sv(15) " "Verilog HDL Always Construct warning at part5.sv(15): inferring latch(es) for variable \"registrador1\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registrador2 part5.sv(15) " "Verilog HDL Always Construct warning at part5.sv(15): inferring latch(es) for variable \"registrador2\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result part5.sv(15) " "Verilog HDL Always Construct warning at part5.sv(15): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 part5.sv(4) " "Output port \"HEX2\" at part5.sv(4) has no driver" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR part5.sv(5) " "Output port \"LEDR\" at part5.sv(5) has no driver" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] part5.sv(18) " "Inferred latch for \"result\[0\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] part5.sv(18) " "Inferred latch for \"result\[1\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] part5.sv(18) " "Inferred latch for \"result\[2\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] part5.sv(18) " "Inferred latch for \"result\[3\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] part5.sv(18) " "Inferred latch for \"result\[4\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] part5.sv(18) " "Inferred latch for \"result\[5\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] part5.sv(18) " "Inferred latch for \"result\[6\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] part5.sv(18) " "Inferred latch for \"result\[7\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] part5.sv(18) " "Inferred latch for \"result\[8\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[0\] part5.sv(18) " "Inferred latch for \"registrador2\[0\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[1\] part5.sv(18) " "Inferred latch for \"registrador2\[1\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[2\] part5.sv(18) " "Inferred latch for \"registrador2\[2\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[3\] part5.sv(18) " "Inferred latch for \"registrador2\[3\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[4\] part5.sv(18) " "Inferred latch for \"registrador2\[4\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[5\] part5.sv(18) " "Inferred latch for \"registrador2\[5\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[6\] part5.sv(18) " "Inferred latch for \"registrador2\[6\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador2\[7\] part5.sv(18) " "Inferred latch for \"registrador2\[7\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[0\] part5.sv(18) " "Inferred latch for \"registrador1\[0\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[1\] part5.sv(18) " "Inferred latch for \"registrador1\[1\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[2\] part5.sv(18) " "Inferred latch for \"registrador1\[2\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[3\] part5.sv(18) " "Inferred latch for \"registrador1\[3\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[4\] part5.sv(18) " "Inferred latch for \"registrador1\[4\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[5\] part5.sv(18) " "Inferred latch for \"registrador1\[5\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[6\] part5.sv(18) " "Inferred latch for \"registrador1\[6\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador1\[7\] part5.sv(18) " "Inferred latch for \"registrador1\[7\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] part5.sv(18) " "Inferred latch for \"cont\[0\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] part5.sv(18) " "Inferred latch for \"cont\[1\]\" at part5.sv(18)" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573759994679 "|part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exibir exibir:exibe1 " "Elaborating entity \"exibir\" for hierarchy \"exibir:exibe1\"" {  } { { "part5.sv" "exibe1" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573759994710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exibir.sv(10) " "Verilog HDL assignment warning at exibir.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "exibir.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573759994710 "|part5|exibir:exibe1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exibir.sv(12) " "Verilog HDL assignment warning at exibir.sv(12): truncated value with size 32 to match size of target (8)" {  } { { "exibir.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573759994710 "|part5|exibir:exibe1"}
{ "Warning" "WSGN_SEARCH_FILE" "numero.sv 1 1 " "Using design file numero.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 numero " "Found entity 1: numero" {  } { { "numero.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/numero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759994726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573759994726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numero exibir:exibe1\|numero:v0 " "Elaborating entity \"numero\" for hierarchy \"exibir:exibe1\|numero:v0\"" {  } { { "exibir.sv" "v0" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573759994726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cont\[1\] " "LATCH primitive \"cont\[1\]\" is permanently enabled" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573759994835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cont\[0\] " "LATCH primitive \"cont\[0\]\" is permanently enabled" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573759994835 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exibir:exibe3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exibir:exibe3\|Mod0\"" {  } { { "exibir.sv" "Mod0" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573759995101 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exibir:exibe2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exibir:exibe2\|Mod0\"" {  } { { "exibir.sv" "Mod0" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573759995101 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exibir:exibe1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exibir:exibe1\|Mod0\"" {  } { { "exibir.sv" "Mod0" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573759995101 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1573759995101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exibir:exibe3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"exibir:exibe3\|lpm_divide:Mod0\"" {  } { { "exibir.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573759995132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exibir:exibe3\|lpm_divide:Mod0 " "Instantiated megafunction \"exibir:exibe3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573759995132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573759995132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573759995132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573759995132 ""}  } { { "exibir.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/exibir.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573759995132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/db/lpm_divide_45m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759995179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573759995179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759995194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573759995194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759995210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573759995210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759995273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573759995273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573759995319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573759995319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1573759995523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573759995679 "|part5|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573759995679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573759996200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573759996200 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573759996309 "|part5|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "part5.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista3/part5.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573759996309 "|part5|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573759996309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573759996309 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573759996309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "342 " "Implemented 342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573759996309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573759996309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573759996528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 16:33:16 2019 " "Processing ended: Thu Nov 14 16:33:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573759996528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573759996528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573759996528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573759996528 ""}
