<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1745964306" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/fpga_hw_wrapper.dcp">
  <File Type="PA-TCL" Name="fpga_hw_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="fpga_hw_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="fpga_hw_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="fpga_hw_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="fpga_hw_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="fpga_hw_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="fpga_hw_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="fpga_hw_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="fpga_hw_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/fpga_hw/fpga_hw.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab1/lab1.srcs/sources_1/bd/fpga_hw/fpga_hw.bd"/>
        <Attr Name="ImportTime" Val="1738236664"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/fpga_hw/hdl/fpga_hw_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="fpga_hw_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/org later lol/Basys_3_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/org later lol/Basys_3_Master.xdc"/>
        <Attr Name="ImportTime" Val="1738802366"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/fpga_hw_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/Spring_2025/EECE351/Lab/lab_1/lab_1.srcs/utils_1/imports/synth_1/fpga_hw_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1739328570"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_axi_gpio_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_axi_gpio_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_axi_gpio_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fpga_hw_pmod_encoder_0_0"/>
</GenRun>
