Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 11:28:15 2025
| Host         : Pakin-Panawattanakul running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           10 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------+------------------+------------------+----------------+--------------+
|  clk_BUFG           | cpu0/ctrl_mi                  | sw_IBUF[0]       |                1 |              4 |         4.00 |
|  clk_BUFG           | cpu0/pc[3]_i_1_n_0            | sw_IBUF[0]       |                3 |              4 |         1.33 |
|  clk_BUFG           |                               | sw_IBUF[0]       |                3 |              5 |         1.67 |
|  clk_BUFG           | cpu0/ctrl_ai                  | sw_IBUF[0]       |                2 |              8 |         4.00 |
|  clk_BUFG           | cpu0/ctrl_bi                  | sw_IBUF[0]       |                2 |              8 |         4.00 |
|  clk_BUFG           | cpu0/ctrl_ii                  | sw_IBUF[0]       |                3 |              8 |         2.67 |
|  clk_BUFG           | cpu0/mem_reg_0_15_0_0_i_2_n_0 |                  |                2 |              8 |         4.00 |
|  clk_BUFG           | cpu0/ctrl_oi                  | sw_IBUF[0]       |                4 |              8 |         2.00 |
| ~clk_BUFG           |                               |                  |                5 |             14 |         2.80 |
|  CLK12MHZ_IBUF_BUFG |                               |                  |                5 |             17 |         3.40 |
+---------------------+-------------------------------+------------------+------------------+----------------+--------------+


