TimeQuest Timing Analyzer report for top
Tue Jul 04 16:03:00 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 12. Setup: 'clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 17. Hold: 'clk'
 18. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 19. Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 20. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 21. Recovery: 'clk'
 22. Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 23. Recovery: 'rs232_rx'
 24. Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 25. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 28. Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 29. Removal: 'rs232_rx'
 30. Removal: 'clk'
 31. Minimum Pulse Width: 'clk'
 32. Minimum Pulse Width: 'rs232_rx'
 33. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 34. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 35. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 36. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; Clock Name                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; clk                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack } ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|scl_clk }                    ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }                       ;
; rs232_rx                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                                  ;
; speed_select:speed_select|buad_clk_rx_reg                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg }                 ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                    ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 62.03 MHz  ; 62.03 MHz       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ;      ;
; 71.8 MHz   ; 71.8 MHz        ; speed_select:speed_select|buad_clk_rx_reg                 ;      ;
; 105.52 MHz ; 105.52 MHz      ; clk                                                       ;      ;
; 138.48 MHz ; 138.48 MHz      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ;      ;
; 444.64 MHz ; 444.64 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg                       ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Setup Summary                                                                       ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -13.376 ; -686.945      ;
; clk                                                       ; -9.139  ; -1208.231     ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -6.464  ; -103.066      ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -6.221  ; -78.098       ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; -1.249  ; -1.249        ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Hold Summary                                                                       ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -3.566 ; -3.566        ;
; clk                                                       ; -0.954 ; -1.036        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 0.099  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.292  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 1.695  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Recovery Summary                                                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -4.259 ; -414.354      ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -2.720 ; -100.414      ;
; rs232_rx                                                  ; -2.504 ; -2.504        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -0.814 ; -6.512        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -0.027 ; -0.027        ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Removal Summary                                                                    ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg                 ; -0.027 ; -0.027        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.260  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1.316  ; 0.000         ;
; rs232_rx                                                  ; 2.950  ; 0.000         ;
; clk                                                       ; 2.971  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                        ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.289 ; -2.289        ;
; rs232_rx                                                  ; -2.289 ; -2.289        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.234  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 0.234  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                            ;
+---------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                               ; To Node                                                                     ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -13.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 14.043     ;
; -13.195 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.862     ;
; -12.988 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.655     ;
; -12.829 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.496     ;
; -12.829 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.496     ;
; -12.783 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.450     ;
; -12.771 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.438     ;
; -12.627 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.294     ;
; -12.627 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.294     ;
; -12.627 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.294     ;
; -12.614 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.281     ;
; -12.570 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.237     ;
; -12.567 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.234     ;
; -12.546 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.213     ;
; -12.538 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.205     ;
; -12.537 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.204     ;
; -12.537 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.204     ;
; -12.422 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.089     ;
; -12.398 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.065     ;
; -12.398 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.065     ;
; -12.392 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.059     ;
; -12.392 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.059     ;
; -12.362 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.029     ;
; -12.345 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.012     ;
; -12.256 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.923     ;
; -12.245 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.912     ;
; -12.233 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.900     ;
; -12.196 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.863     ;
; -12.196 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.863     ;
; -12.196 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.863     ;
; -12.190 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.857     ;
; -12.190 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.857     ;
; -12.190 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.857     ;
; -12.149 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.816     ;
; -12.131 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.798     ;
; -12.125 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.792     ;
; -12.121 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.788     ;
; -12.117 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.784     ;
; -12.116 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.783     ;
; -12.110 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.777     ;
; -12.110 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.777     ;
; -12.073 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.740     ;
; -12.051 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.718     ;
; -11.994 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.661     ;
; -11.991 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.658     ;
; -11.985 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.652     ;
; -11.985 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.652     ;
; -11.985 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.652     ;
; -11.971 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.638     ;
; -11.971 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.638     ;
; -11.943 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.610     ;
; -11.926 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.593     ;
; -11.924 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.591     ;
; -11.912 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.579     ;
; -11.908 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.575     ;
; -11.908 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.575     ;
; -11.908 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.575     ;
; -11.858 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.525     ;
; -11.838 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.505     ;
; -11.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.489     ;
; -11.814 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.481     ;
; -11.813 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.480     ;
; -11.806 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.473     ;
; -11.805 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.472     ;
; -11.793 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.460     ;
; -11.783 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.450     ;
; -11.783 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.450     ;
; -11.783 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.450     ;
; -11.769 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.436     ;
; -11.769 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.436     ;
; -11.769 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.436     ;
; -11.736 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.403     ;
; -11.732 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.399     ;
; -11.731 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.398     ;
; -11.713 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.380     ;
; -11.703 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.370     ;
; -11.690 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.357     ;
; -11.689 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.356     ;
; -11.684 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.351     ;
; -11.681 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.348     ;
; -11.681 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.348     ;
; -11.680 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.347     ;
; -11.652 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.319     ;
; -11.620 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.287     ;
; -11.613 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.280     ;
; -11.588 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.255     ;
; -11.578 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.245     ;
; -11.564 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.231     ;
; -11.500 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.167     ;
; -11.488 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.155     ;
; -11.479 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.146     ;
; -11.457 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.124     ;
; -11.451 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.118     ;
; -11.451 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.118     ;
; -11.451 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.118     ;
; -11.451 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.118     ;
; -11.451 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.118     ;
; -11.442 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data             ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.109     ;
; -11.437 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.104     ;
; -11.415 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.082     ;
+---------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                              ; To Node                                                                             ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -9.139 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.626      ;
; -9.136 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.623      ;
; -9.119 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.606      ;
; -9.116 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.603      ;
; -8.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.466      ;
; -8.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.466      ;
; -8.959 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.446      ;
; -8.959 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.446      ;
; -8.930 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.417      ;
; -8.927 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.414      ;
; -8.844 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.331      ;
; -8.841 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.328      ;
; -8.803 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.290      ;
; -8.800 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.287      ;
; -8.770 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.257      ;
; -8.770 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.257      ;
; -8.684 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.171      ;
; -8.684 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.171      ;
; -8.643 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.130      ;
; -8.643 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.130      ;
; -8.537 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.024      ;
; -8.537 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.024      ;
; -8.537 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.024      ;
; -8.537 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.024      ;
; -8.537 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.024      ;
; -8.537 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.024      ;
; -8.517 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.004      ;
; -8.517 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.004      ;
; -8.517 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.004      ;
; -8.517 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.004      ;
; -8.517 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.004      ;
; -8.517 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 7.004      ;
; -8.477 ; Rx_cmd[20]                                                             ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.144      ;
; -8.449 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.936      ;
; -8.446 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.933      ;
; -8.328 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.815      ;
; -8.328 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.815      ;
; -8.328 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.815      ;
; -8.328 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.815      ;
; -8.328 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.815      ;
; -8.328 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.815      ;
; -8.301 ; Rx_cmd[17]                                                             ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.968      ;
; -8.289 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.776      ;
; -8.289 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.776      ;
; -8.242 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.729      ;
; -8.242 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.729      ;
; -8.242 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.729      ;
; -8.242 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.729      ;
; -8.242 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.729      ;
; -8.242 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.729      ;
; -8.201 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.688      ;
; -8.201 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.688      ;
; -8.201 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.688      ;
; -8.201 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.688      ;
; -8.201 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.688      ;
; -8.201 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.688      ;
; -8.186 ; linkICM                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.853      ;
; -8.185 ; linkICM                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.852      ;
; -8.184 ; linkICM                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.851      ;
; -8.182 ; linkICM                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.849      ;
; -8.167 ; Rx_cmd[21]                                                             ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.834      ;
; -8.111 ; Rx_cmd[10]                                                             ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.778      ;
; -7.971 ; Rx_cmd[7]                                                              ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.638      ;
; -7.952 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.439      ;
; -7.949 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.436      ;
; -7.905 ; Rx_cmd[23]                                                             ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.572      ;
; -7.850 ; linkICM                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.517      ;
; -7.847 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.334      ;
; -7.847 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.334      ;
; -7.847 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.334      ;
; -7.847 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.334      ;
; -7.847 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.334      ;
; -7.847 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.334      ;
; -7.802 ; linkICM                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.469      ;
; -7.793 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.460      ;
; -7.792 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.279      ;
; -7.792 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                           ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.279      ;
; -7.783 ; Rx_cmd[16]                                                             ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.450      ;
; -7.769 ; Rx_cmd[16]                                                             ; led~reg0                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.436      ;
; -7.737 ; Rx_cmd[21]                                                             ; WR_EN                                                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.404      ;
; -7.725 ; linkICM                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.392      ;
; -7.717 ; Rx_cmd[20]                                                             ; WR_EN                                                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.384      ;
; -7.681 ; Rx_cmd[10]                                                             ; WR_EN                                                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.348      ;
; -7.610 ; Rx_cmd[20]                                                             ; linkICM                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.277      ;
; -7.609 ; Rx_cmd[20]                                                             ; led~reg0                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.276      ;
; -7.604 ; Rx_cmd[18]                                                             ; i2c_rst                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.271      ;
; -7.597 ; Rx_cmd[20]                                                             ; i2c_rst_slv                                                                         ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.264      ;
; -7.597 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                           ; I2C_MASTER:I2C_MASTER_instance|WR                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.084      ;
; -7.594 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                           ; I2C_MASTER:I2C_MASTER_instance|RD                                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.180     ; 6.081      ;
; -7.590 ; Rx_cmd[21]                                                             ; led~reg0                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.257      ;
; -7.588 ; Rx_cmd[21]                                                             ; linkICR                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.255      ;
; -7.587 ; Rx_cmd[20]                                                             ; linkICR                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.254      ;
; -7.585 ; Rx_cmd[20]                                                             ; linkICW                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.252      ;
; -7.580 ; Rx_cmd[21]                                                             ; linkICW                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.247      ;
; -7.541 ; Rx_cmd[17]                                                             ; WR_EN                                                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.208      ;
; -7.541 ; Rx_cmd[7]                                                              ; WR_EN                                                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.208      ;
; -7.534 ; Rx_cmd[10]                                                             ; led~reg0                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.201      ;
; -7.532 ; Rx_cmd[10]                                                             ; linkICR                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.199      ;
; -7.524 ; Rx_cmd[10]                                                             ; linkICW                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.191      ;
; -7.475 ; Rx_cmd[23]                                                             ; WR_EN                                                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.142      ;
+--------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -6.464 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.631      ;
; -6.462 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.629      ;
; -6.231 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.398      ;
; -6.188 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.355      ;
; -6.179 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.346      ;
; -6.177 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.344      ;
; -6.050 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.217      ;
; -5.944 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.111      ;
; -5.895 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.062      ;
; -5.657 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.824      ;
; -5.612 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.779      ;
; -5.612 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.779      ;
; -5.612 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.779      ;
; -5.612 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.779      ;
; -5.612 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.779      ;
; -5.612 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.779      ;
; -5.612 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.779      ;
; -5.507 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.674      ;
; -5.359 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.526      ;
; -5.359 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.526      ;
; -5.321 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.488      ;
; -5.277 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.444      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.276 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.443      ;
; -5.275 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.442      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.230 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.397      ;
; -5.190 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.357      ;
; -5.190 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.357      ;
; -5.171 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.338      ;
; -5.154 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.321      ;
; -5.140 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.307      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.095 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.262      ;
; -5.054 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.221      ;
; -5.054 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.221      ;
; -5.031 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.198      ;
; -5.001 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.168      ;
; -4.822 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.989      ;
; -4.765 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.932      ;
; -4.763 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.930      ;
; -4.763 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.930      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.927      ;
; -4.737 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.904      ;
; -4.695 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.862      ;
; -4.638 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.805      ;
; -4.635 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.802      ;
; -4.452 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.619      ;
; -3.737 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.904      ;
; -3.736 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.903      ;
; -3.699 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.366      ;
; -3.259 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.426      ;
; -3.136 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.803      ;
; -3.133 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.800      ;
; -2.960 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.627      ;
; -2.838 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.505      ;
; -2.825 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.492      ;
; -2.764 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.431      ;
; -2.221 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.278      ; 6.666      ;
; -2.219 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.278      ; 6.664      ;
; -2.136 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.803      ;
; -2.065 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.732      ;
; -1.967 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.634      ;
; -1.872 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.539      ;
; -1.863 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.530      ;
; -1.853 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.520      ;
; -1.851 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.518      ;
; -1.794 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.278      ; 6.239      ;
; -1.793 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.460      ;
; -1.793 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.278      ; 6.238      ;
; -1.775 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.442      ;
; -1.770 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.437      ;
; -1.766 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.765 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.432      ;
; -1.759 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.426      ;
; -1.753 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.420      ;
; -1.742 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.278      ; 6.187      ;
; -1.739 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.278      ; 6.184      ;
; -1.721 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 4.278      ; 6.666      ;
; -1.719 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 4.278      ; 6.664      ;
; -1.651 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.318      ;
; -1.539 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.206      ;
; -1.539 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.206      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -6.221 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.888      ;
; -6.221 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.888      ;
; -5.702 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.369      ;
; -5.702 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.369      ;
; -5.702 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.369      ;
; -5.702 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.369      ;
; -5.702 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.369      ;
; -5.702 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.369      ;
; -5.676 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.343      ;
; -5.676 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.343      ;
; -5.498 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.165      ;
; -5.498 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.165      ;
; -5.226 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.893      ;
; -5.226 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.893      ;
; -5.159 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.826      ;
; -5.159 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.826      ;
; -5.157 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.824      ;
; -5.157 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.824      ;
; -5.157 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.824      ;
; -5.157 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.824      ;
; -5.157 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.824      ;
; -5.157 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.824      ;
; -5.139 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.806      ;
; -5.139 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.806      ;
; -5.101 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.768      ;
; -5.101 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.768      ;
; -5.047 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.714      ;
; -5.047 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.714      ;
; -4.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.646      ;
; -4.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.646      ;
; -4.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.646      ;
; -4.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.646      ;
; -4.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.646      ;
; -4.979 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.646      ;
; -4.707 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.374      ;
; -4.707 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.374      ;
; -4.707 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.374      ;
; -4.707 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.374      ;
; -4.707 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.374      ;
; -4.707 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.374      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.307      ;
; -4.620 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.287      ;
; -4.620 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.287      ;
; -4.620 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.287      ;
; -4.620 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.287      ;
; -4.620 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.287      ;
; -4.620 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.287      ;
; -4.608 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.791      ;
; -4.583 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.250      ;
; -4.583 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.250      ;
; -4.583 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.250      ;
; -4.582 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.249      ;
; -4.582 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.249      ;
; -4.582 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.249      ;
; -4.582 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.249      ;
; -4.582 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.249      ;
; -4.582 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.249      ;
; -4.528 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.195      ;
; -4.528 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.195      ;
; -4.528 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.195      ;
; -4.528 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.195      ;
; -4.528 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.195      ;
; -4.528 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.195      ;
; -4.357 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.540      ;
; -4.333 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.516      ;
; -4.116 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.783      ;
; -4.024 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.207      ;
; -4.021 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.204      ;
; -4.006 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.189      ;
; -3.993 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.660      ;
; -3.967 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.150      ;
; -3.935 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.118      ;
; -3.912 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 5.095      ;
; -3.870 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.537      ;
; -3.808 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 4.991      ;
; -3.571 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 4.754      ;
; -3.563 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 4.746      ;
; -3.514 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 4.697      ;
; -3.335 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.002      ;
; -3.335 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.002      ;
; -3.335 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.002      ;
; -3.318 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.985      ;
; -3.301 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 4.484      ;
; -3.283 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.950      ;
; -3.283 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.950      ;
; -3.283 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.950      ;
; -3.283 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.950      ;
; -3.283 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.950      ;
; -3.283 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.950      ;
; -3.283 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.950      ;
; -3.280 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 4.463      ;
; -3.272 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.516      ; 4.455      ;
; -3.248 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.915      ;
; -3.248 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.915      ;
; -3.248 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.915      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.249 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.916      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                              ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.566 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 5.345      ; 2.376      ;
; -3.066 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 5.345      ; 2.376      ;
; 0.421  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.306      ;
; 0.421  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.306      ;
; 0.501  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.386      ;
; 0.509  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.394      ;
; 0.591  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.476      ;
; 0.769  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.654      ;
; 0.771  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.656      ;
; 0.878  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 2.763      ;
; 1.378  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.599      ;
; 1.396  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.617      ;
; 1.408  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.629      ;
; 1.469  ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.354      ;
; 1.471  ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.356      ;
; 1.482  ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.367      ;
; 1.557  ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.442      ;
; 1.651  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.872      ;
; 1.654  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.875      ;
; 1.674  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.895      ;
; 1.676  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.897      ;
; 1.730  ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.615      ;
; 1.763  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.984      ;
; 1.852  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.737      ;
; 1.882  ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.767      ;
; 1.899  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.120      ;
; 1.907  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.128      ;
; 1.926  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.147      ;
; 1.943  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.164      ;
; 1.943  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.164      ;
; 1.955  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.176      ;
; 2.092  ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.977      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.111  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.332      ;
; 2.117  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.135  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.144  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.151  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.372      ;
; 2.168  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.389      ;
; 2.186  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.407      ;
; 2.187  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.408      ;
; 2.188  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.409      ;
; 2.193  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.414      ;
; 2.212  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.220  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.441      ;
; 2.224  ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.109      ;
; 2.225  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.446      ;
; 2.228  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.449      ;
; 2.233  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.264  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.485      ;
; 2.275  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.496      ;
; 2.306  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.527      ;
; 2.393  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.278      ;
; 2.416  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.637      ;
; 2.435  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.656      ;
; 2.538  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.759      ;
; 2.549  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.770      ;
; 2.557  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.778      ;
; 2.615  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.836      ;
; 2.624  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.845      ;
; 2.771  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.992      ;
; 2.849  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.070      ;
; 2.860  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.081      ;
; 2.868  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.089      ;
; 2.881  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.766      ;
; 2.888  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.109      ;
; 2.923  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.144      ;
; 3.095  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.316      ;
; 3.125  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.346      ;
; 3.184  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.405      ;
; 3.199  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.420      ;
; 3.232  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.453      ;
; 3.321  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.542      ;
; 3.413  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.634      ;
; 3.415  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.300      ;
; 3.416  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.301      ;
; 3.416  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.301      ;
; 3.422  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.307      ;
; 3.424  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.309      ;
; 3.425  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.310      ;
; 3.426  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.311      ;
; 3.426  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.311      ;
; 3.430  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.651      ;
; 3.437  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.322      ;
; 3.445  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.666      ;
; 3.464  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.685      ;
; 3.533  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.754      ;
; 3.534  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.755      ;
; 3.565  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.786      ;
; 3.573  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.794      ;
; 3.608  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.829      ;
; 3.677  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.898      ;
; 3.702  ; WR_EN                                                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.587      ;
; 3.702  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.923      ;
; 3.765  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.000      ; 3.486      ;
; 3.778  ; WR_EN                                                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.663      ;
; 3.802  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.023      ;
; 3.805  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 4.026      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -0.954 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; 0.000        ; 3.681      ; 3.324      ;
; -0.454 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; -0.500       ; 3.681      ; 3.324      ;
; -0.082 ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|buad_clk_rx_reg                                              ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 4.196      ;
; 0.418  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|buad_clk_rx_reg                                              ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 4.196      ;
; 1.076  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[5]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.354      ;
; 1.076  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[3]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.354      ;
; 1.076  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[4]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.354      ;
; 1.076  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[0]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.354      ;
; 1.076  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[1]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.354      ;
; 1.076  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[2]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.354      ;
; 1.418  ; Buff_temp[13]                                                                           ; Rx_cmd[13]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.639      ;
; 1.444  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.665      ;
; 1.459  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[9]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.737      ;
; 1.459  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[8]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.737      ;
; 1.459  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[12]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.737      ;
; 1.459  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[10]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.737      ;
; 1.459  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[11]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.737      ;
; 1.459  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[6]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.737      ;
; 1.459  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[7]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.737      ;
; 1.576  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[5]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.354      ;
; 1.576  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[3]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.354      ;
; 1.576  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[4]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.354      ;
; 1.576  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[0]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.354      ;
; 1.576  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[1]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.354      ;
; 1.576  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[2]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.354      ;
; 1.666  ; Buff_temp[21]                                                                           ; Rx_cmd[21]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.667  ; Buff_temp[8]                                                                            ; Buff_temp[8]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.669  ; Buff_temp[9]                                                                            ; Buff_temp[9]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.890      ;
; 1.671  ; Buff_temp[9]                                                                            ; Buff_temp[17]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.680  ; Buff_temp[12]                                                                           ; Buff_temp[20]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.901      ;
; 1.686  ; Buff_temp[18]                                                                           ; Buff_temp[18]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.688  ; Buff_temp[18]                                                                           ; Rx_cmd[18]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.909      ;
; 1.692  ; Flag_temp                                                                               ; Current.WAIT                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.693  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.914      ;
; 1.698  ; Buff_temp[10]                                                                           ; Rx_cmd[10]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.919      ;
; 1.700  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.921      ;
; 1.701  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.922      ;
; 1.747  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.968      ;
; 1.833  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.054      ;
; 1.838  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.059      ;
; 1.875  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.096      ;
; 1.918  ; Buff_temp[4]                                                                            ; Buff_temp[4]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.919  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.925  ; Buff_temp[15]                                                                           ; Buff_temp[15]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.927  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.930  ; Buff_temp[0]                                                                            ; Buff_temp[0]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.151      ;
; 1.931  ; Buff_temp[1]                                                                            ; Buff_temp[9]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.152      ;
; 1.935  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.935  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.936  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.936  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.938  ; Buff_temp[15]                                                                           ; Buff_temp[23]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.159      ;
; 1.940  ; Buff_temp[13]                                                                           ; Buff_temp[13]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.161      ;
; 1.944  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.956  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 1.959  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[9]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.737      ;
; 1.959  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[8]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.737      ;
; 1.959  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[12]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.737      ;
; 1.959  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[10]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.737      ;
; 1.959  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[11]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.737      ;
; 1.959  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[6]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.737      ;
; 1.959  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[7]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.737      ;
; 2.062  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.062  ; speed_select:speed_select|cnt_rx[12]                                                    ; speed_select:speed_select|cnt_rx[12]                                                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.107  ; Buff_temp[17]                                                                           ; Buff_temp[17]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.108  ; speed_select:speed_select|cnt_rx[3]                                                     ; speed_select:speed_select|cnt_rx[3]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.122  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.343      ;
; 2.124  ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                               ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.345      ;
; 2.125  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; i2c_rst_slv                                                                             ; i2c_rst_slv                                                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                               ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                               ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; Buff_temp[14]                                                                           ; Buff_temp[14]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; Buff_temp[23]                                                                           ; Buff_temp[23]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; Buff_temp[21]                                                                           ; Buff_temp[21]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; speed_select:speed_select|cnt_rx[5]                                                     ; speed_select:speed_select|cnt_rx[5]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.128  ; Buff_temp[14]                                                                           ; Buff_temp[22]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.134  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; Buff_temp[1]                                                                            ; Buff_temp[1]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                               ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.358      ;
; 2.138  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.359      ;
; 2.138  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.359      ;
; 2.140  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.361      ;
; 2.141  ; speed_select:speed_select|cnt_rx[6]                                                     ; speed_select:speed_select|cnt_rx[6]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.141  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.143  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.145  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.366      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.099 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.974      ;
; 0.099 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.974      ;
; 0.099 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.974      ;
; 0.099 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.974      ;
; 0.099 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.974      ;
; 0.099 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.974      ;
; 0.099 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.974      ;
; 0.144 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 5.019      ;
; 0.599 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.974      ;
; 0.599 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.974      ;
; 0.599 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.974      ;
; 0.599 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.974      ;
; 0.599 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.974      ;
; 0.599 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.974      ;
; 0.599 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.974      ;
; 0.644 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 5.019      ;
; 0.875 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 5.374      ;
; 1.287 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 5.786      ;
; 1.375 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 5.374      ;
; 1.417 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.638      ;
; 1.685 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 6.184      ;
; 1.688 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 6.187      ;
; 1.720 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.941      ;
; 1.739 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 6.238      ;
; 1.740 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 6.239      ;
; 1.748 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.969      ;
; 1.750 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.971      ;
; 1.758 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.979      ;
; 1.787 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 5.786      ;
; 1.909 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.130      ;
; 1.967 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.188      ;
; 1.983 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.204      ;
; 1.985 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.206      ;
; 1.985 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.206      ;
; 2.097 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.318      ;
; 2.165 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 6.664      ;
; 2.167 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 6.666      ;
; 2.185 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 6.184      ;
; 2.188 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 6.187      ;
; 2.199 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.420      ;
; 2.205 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.426      ;
; 2.211 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.432      ;
; 2.212 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.216 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.437      ;
; 2.221 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.442      ;
; 2.239 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.460      ;
; 2.239 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 6.238      ;
; 2.240 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 6.239      ;
; 2.297 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.518      ;
; 2.299 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.520      ;
; 2.309 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.530      ;
; 2.318 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.539      ;
; 2.413 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.634      ;
; 2.511 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.732      ;
; 2.582 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.803      ;
; 2.665 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 6.664      ;
; 2.667 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 6.666      ;
; 3.210 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.431      ;
; 3.271 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.492      ;
; 3.284 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.505      ;
; 3.406 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.627      ;
; 3.579 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.800      ;
; 3.582 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.803      ;
; 3.705 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.426      ;
; 3.989 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.710      ;
; 4.140 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.861      ;
; 4.145 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.366      ;
; 4.182 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.903      ;
; 4.183 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.904      ;
; 4.207 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.928      ;
; 4.215 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.936      ;
; 4.603 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.606 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.730 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.451      ;
; 4.810 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.531      ;
; 4.864 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.585      ;
; 4.898 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.619      ;
; 4.999 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.720      ;
; 5.141 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.862      ;
; 5.155 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.876      ;
; 5.174 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.895      ;
; 5.183 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.904      ;
; 5.211 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.932      ;
; 5.268 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.989      ;
; 5.318 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.039      ;
; 5.460 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.181      ;
; 5.477 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.198      ;
; 5.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.262      ;
; 5.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.262      ;
; 5.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.262      ;
; 5.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.262      ;
; 5.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.262      ;
; 5.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.262      ;
; 5.541 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.262      ;
; 5.586 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.307      ;
; 5.600 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.321      ;
; 5.604 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.325      ;
; 5.617 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.338      ;
; 5.641 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.362      ;
; 5.676 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.397      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.292 ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.693      ;
; 0.302 ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.703      ;
; 0.306 ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.707      ;
; 0.307 ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.708      ;
; 0.337 ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.738      ;
; 0.523 ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.924      ;
; 0.576 ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.977      ;
; 0.586 ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 2.987      ;
; 0.901 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.302      ;
; 0.910 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.311      ;
; 0.918 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.319      ;
; 1.369 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.770      ;
; 1.379 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.780      ;
; 1.389 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.790      ;
; 1.652 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.053      ;
; 1.653 ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.054      ;
; 2.126 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.347      ;
; 2.134 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.355      ;
; 2.134 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.355      ;
; 2.241 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.462      ;
; 2.241 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.462      ;
; 2.251 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.472      ;
; 2.367 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.588      ;
; 2.512 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.913      ;
; 2.521 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.742      ;
; 2.523 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.924      ;
; 2.524 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.925      ;
; 2.524 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.925      ;
; 2.524 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.925      ;
; 2.524 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.925      ;
; 2.524 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.925      ;
; 2.524 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 4.925      ;
; 2.669 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.890      ;
; 2.685 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.906      ;
; 2.688 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.089      ;
; 2.710 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.111      ;
; 2.800 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.201      ;
; 2.879 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.100      ;
; 2.958 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.179      ;
; 2.966 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.187      ;
; 3.012 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.413      ;
; 3.043 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.444      ;
; 3.043 ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.444      ;
; 3.068 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.469      ;
; 3.069 ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 5.470      ;
; 3.069 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.290      ;
; 3.077 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.298      ;
; 3.181 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.402      ;
; 3.181 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.402      ;
; 3.188 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.409      ;
; 3.360 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.581      ;
; 3.538 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.759      ;
; 3.550 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.771      ;
; 3.550 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.771      ;
; 3.550 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.771      ;
; 3.550 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.771      ;
; 3.550 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.771      ;
; 3.550 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.771      ;
; 3.604 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.825      ;
; 3.604 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.825      ;
; 3.604 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.825      ;
; 3.604 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.825      ;
; 3.604 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.825      ;
; 3.650 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.871      ;
; 3.650 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.871      ;
; 3.650 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.871      ;
; 3.657 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.878      ;
; 3.657 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.878      ;
; 3.657 ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.878      ;
; 3.718 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 4.455      ;
; 3.726 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 4.463      ;
; 3.729 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.950      ;
; 3.729 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.950      ;
; 3.729 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.950      ;
; 3.729 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.950      ;
; 3.729 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.950      ;
; 3.729 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.950      ;
; 3.747 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 4.484      ;
; 3.781 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.002      ;
; 3.781 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.002      ;
; 3.781 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.002      ;
; 3.960 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 4.697      ;
; 4.009 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 4.746      ;
; 4.017 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 4.754      ;
; 4.254 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 4.991      ;
; 4.300 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.521      ;
; 4.358 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.095      ;
; 4.381 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.118      ;
; 4.411 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.632      ;
; 4.413 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.150      ;
; 4.452 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.189      ;
; 4.467 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.204      ;
; 4.470 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.207      ;
; 4.522 ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.743      ;
; 4.779 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.516      ;
; 4.803 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.516      ; 5.540      ;
; 4.974 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.195      ;
; 4.974 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 5.195      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.695 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.916      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -4.259 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.926      ;
; -3.853 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.520      ;
; -3.853 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.520      ;
; -3.853 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.520      ;
; -3.819 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.486      ;
; -3.819 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.486      ;
; -3.819 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.486      ;
; -3.819 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.486      ;
; -3.819 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.486      ;
; -3.819 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.486      ;
; -3.819 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.486      ;
; -3.794 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.794 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.794 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.794 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.794 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.794 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.794 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.461      ;
; -3.793 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.460      ;
; -3.793 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.460      ;
; -3.793 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.460      ;
; -3.790 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.784 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.451      ;
; -3.784 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.451      ;
; -3.784 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.451      ;
; -3.784 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.451      ;
; -3.784 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.451      ;
; -3.784 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.451      ;
; -3.784 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.451      ;
; -3.774 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.441      ;
; -3.774 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.441      ;
; -3.774 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.441      ;
; -3.774 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.441      ;
; -3.774 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.441      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.769 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.436      ;
; -3.740 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.739 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.406      ;
; -3.739 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.406      ;
; -3.739 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.406      ;
; -3.739 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.406      ;
; -3.722 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.389      ;
; -3.722 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.389      ;
; -3.722 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.389      ;
; -3.722 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.389      ;
; -3.722 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.389      ;
; -3.722 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.389      ;
; -3.693 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.693 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.360      ;
; -3.692 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.359      ;
; -3.692 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.359      ;
; -3.689 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|receive_status                                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.356      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -3.578 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.245      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4 ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.999 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]          ; clk          ; clk         ; 1.000        ; 0.000      ; 3.666      ;
; -2.973 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.640      ;
; -2.973 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.640      ;
; -2.973 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 3.640      ;
; -2.973 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.640      ;
; -2.973 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.640      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -2.720 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 5.051      ;
; -2.704 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 5.035      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.638 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.969      ;
; -2.573 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.500        ; 1.664      ; 4.404      ;
; -2.127 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.458      ;
; -2.112 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.443      ;
; -2.112 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.443      ;
; -2.112 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.443      ;
; -2.112 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.443      ;
; -2.112 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.443      ;
; -2.112 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.443      ;
; -2.109 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.440      ;
; -2.109 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.440      ;
; -2.109 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.440      ;
; -2.109 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.440      ;
; -2.109 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.440      ;
; -2.109 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.440      ;
; -2.086 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.417      ;
; -2.086 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.417      ;
; -2.086 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.417      ;
; -2.086 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.417      ;
; -2.086 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.417      ;
; -2.052 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.383      ;
; -2.052 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.383      ;
; -2.052 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.383      ;
; -2.052 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.383      ;
; -2.028 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.359      ;
; -1.983 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.314      ;
; -1.983 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.314      ;
; -1.983 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.314      ;
; -1.983 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.314      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.259      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.259      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 4.259      ;
; -1.282 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.613      ;
; -1.282 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.613      ;
; -1.282 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.613      ;
; -1.282 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.613      ;
; -0.870 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.201      ;
; -0.870 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.201      ;
; -0.870 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.201      ;
; -0.870 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.201      ;
; -0.870 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.664      ; 3.201      ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -2.504 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; 1.708      ; 4.879      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
; -0.814 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.180      ; 3.661      ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                           ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.027 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 4.278      ; 4.848      ;
; 0.473  ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 4.278      ; 4.848      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.027 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 4.278      ; 4.848      ;
; 0.473  ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 4.278      ; 4.848      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
; 1.260 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.180      ; 3.661      ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 1.316 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.201      ;
; 1.316 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.201      ;
; 1.316 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.201      ;
; 1.316 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.201      ;
; 1.316 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.201      ;
; 1.728 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.613      ;
; 1.728 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.613      ;
; 1.728 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.613      ;
; 1.728 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 3.613      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.259      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.259      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.259      ;
; 2.429 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.314      ;
; 2.429 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.314      ;
; 2.429 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.314      ;
; 2.429 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.314      ;
; 2.474 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.359      ;
; 2.498 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.383      ;
; 2.498 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.383      ;
; 2.498 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.383      ;
; 2.498 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.383      ;
; 2.532 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.417      ;
; 2.532 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.417      ;
; 2.532 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.417      ;
; 2.532 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.417      ;
; 2.532 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.417      ;
; 2.555 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.440      ;
; 2.555 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.440      ;
; 2.555 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.440      ;
; 2.555 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.440      ;
; 2.555 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.440      ;
; 2.555 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.440      ;
; 2.558 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.443      ;
; 2.558 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.443      ;
; 2.558 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.443      ;
; 2.558 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.443      ;
; 2.558 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.443      ;
; 2.558 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.443      ;
; 2.573 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.458      ;
; 3.019 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 1.664      ; 4.404      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.084 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 4.969      ;
; 3.150 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.035      ;
; 3.166 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.664      ; 5.051      ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 2.950 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; 1.708      ; 4.879      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.971 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 3.392 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.613      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.419 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.640      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 3.445 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.666      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.024 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.245      ;
; 4.135 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|receive_status                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.356      ;
; 4.138 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.359      ;
; 4.138 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.359      ;
; 4.139 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.139 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.360      ;
; 4.168 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.389      ;
; 4.168 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.389      ;
; 4.168 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.389      ;
; 4.168 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.389      ;
; 4.168 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.389      ;
; 4.168 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.389      ;
; 4.185 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.406      ;
; 4.185 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.406      ;
; 4.185 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.406      ;
; 4.185 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.406      ;
; 4.186 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.436      ;
; 4.220 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.441      ;
; 4.220 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.441      ;
; 4.220 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.441      ;
; 4.220 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.441      ;
; 4.220 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.441      ;
; 4.230 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.451      ;
; 4.230 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.451      ;
; 4.230 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.451      ;
; 4.230 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.451      ;
; 4.230 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.451      ;
; 4.230 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.451      ;
; 4.230 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.451      ;
; 4.236 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.239 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.460      ;
; 4.239 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.460      ;
; 4.239 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.460      ;
; 4.240 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.240 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.240 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.240 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.240 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.240 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.240 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.461      ;
; 4.265 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.486      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1                                    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1                                    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp                                     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp                                     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD             ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD             ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR             ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR             ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_status ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_status ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk        ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk        ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; RD_EN                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                      ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 3.601  ; 3.601  ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 3.601  ; 3.601  ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; 10.492 ; 10.492 ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; 10.492 ; 10.492 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 8.796  ; 8.796  ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 7.756  ; 7.756  ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 2.721  ; 2.721  ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -2.724 ; -2.724 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -2.724 ; -2.724 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; -4.614 ; -4.614 ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; -4.614 ; -4.614 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; -4.746 ; -4.746 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -4.356 ; -4.356 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.875 ; -0.875 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 18.062 ; 18.062 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 18.062 ; 18.062 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.157 ; 13.157 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[2]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.157 ; 13.157 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 17.181 ; 17.181 ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 15.732 ; 15.732 ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 17.181 ; 17.181 ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 16.420 ; 16.420 ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 16.420 ; 16.420 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 12.830 ; 12.830 ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.086 ; 13.086 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.086 ; 13.086 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.157 ; 13.157 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[2]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.157 ; 13.157 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 11.438 ; 11.438 ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 11.438 ; 11.438 ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 15.932 ; 15.932 ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 11.955 ; 11.955 ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 11.955 ; 11.955 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 12.830 ; 12.830 ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                      ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 11.933 ;      ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 14.587 ;      ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 11.933 ;      ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 15.292 ;      ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 15.292 ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                              ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.300 ;      ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 10.300 ;      ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 11.933 ;      ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 11.005 ;      ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 11.005 ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                             ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 11.933    ;           ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 14.587    ;           ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 11.933    ;           ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 15.292    ;           ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 15.292    ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                     ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.094    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.300    ;           ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 10.300    ;           ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 11.933    ;           ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 11.005    ;           ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 11.005    ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 2203     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 96       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 32       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 148      ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 16       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 44       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1733     ; 105      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 2203     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 96       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 32       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 148      ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 16       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 44       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1733     ; 105      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 117      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 117      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 186   ; 186  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue Jul 04 16:02:57 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|scl_clk I2C_MASTER:I2C_MASTER_instance|scl_clk
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.376            -686.945 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -9.139           -1208.231 clk 
    Info (332119):    -6.464            -103.066 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -6.221             -78.098 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):    -1.249              -1.249 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -3.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.566              -3.566 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -0.954              -1.036 clk 
    Info (332119):     0.099               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.292               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     1.695               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.259            -414.354 clk 
    Info (332119):    -2.720            -100.414 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -2.504              -2.504 rs232_rx 
    Info (332119):    -0.814              -6.512 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):    -0.027              -0.027 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -0.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.027              -0.027 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.260               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     1.316               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     2.950               0.000 rs232_rx 
    Info (332119):     2.971               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Tue Jul 04 16:03:00 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


