commit cc4a3289ea36f88dd011995cdaac000910222554
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 23:24:37 2017 -0700

    Update BiosId to be ver.103.2
    - FSP / RC version is 7.x.E.11

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcIcl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/PlatformGcc.inc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 2932fea82eace95dc5e6901c650c48c8f67df170
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 22:03:17 2017 -0700

    530458:Rebase to CNL v103.1_268 CL#529924

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit bffbc89a177822f28bb8dfb78cde5c6a1cfb5aed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 05:28:10 2017 -0700

    529917:[NO HSD] Dot Label for CNL v103.1 and RC/FSP version as 7.x.E.11
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fa6862bfbad6575375afbbce93a96fa304270114
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 05:21:43 2017 -0700

    [PCH] Add I2C termination settings to platform policy avoiding platfrom override.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c

commit 4933827d0812ce5a1171e9a3408cf5dc4e325cf7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 04:43:30 2017 -0700

    [PCH] Fix PCIe Root ports enumerated even without plugged devices.
    Code checked PresenceDetectState bit before setting SlotImplemented bit, so PDS was invalid and all PCIE rootports appeared full.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 76dfd39158ca7da503efc473ecf9c234ab820409
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 01:34:39 2017 -0700

    [PCH] Sync up thermal PchHot default temperature between UPD and RC defalut setting.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c

commit b20b756fea56ca1eb9a1c7ff97b32d62ad42724f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 12:35:21 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit f1b3816ed2cff673431c482cb048a9370768f3ab
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 12:02:57 2017 -0700

    529784:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 3956ae757be6a8906c2db7821a8c5e564a6f5f21
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 11:47:27 2017 -0700

    529778:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c8dd3b35bc95e677be329bcee1b7ecb384c2562a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 3 10:08:21 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c

commit cbce591116a513c2fd63e8409b289783989c6edc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 2 11:47:01 2017 -0700

    529735:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 012feeda8cd95cfe286a1c4e6b91e77bb9bd4b66
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 2 11:20:32 2017 -0700

    [PCH] Add a test option to enable PCIe DMIL1EDM selectively
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 7cbefa86122442bacc0bcd0494653aa8974b3e67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 16:46:52 2017 -0700

    529645:Fix TeamCity FSP_GCC_CFL build "issue"
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 5e971214e004b799c9bd92e058e569667abaf5e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 16:19:49 2017 -0700

    529637:CNL Performance degradation issues. IA VR TDC was being set to 0A because the FIVR VR domain was overriding the correct values.
    
    This addresses the following sightings:
    https://hsdes.intel.com/appstore/article/#/1604446476 - CFL-U 4+3 BIOS : Delay observed while  Preloading the OS
    https://hsdes.intel.com/appstore/article/#/1604445512 - CFL BIOS: Delay observed while saving any changes in BIOS setup
    https://hsdes.intel.com/appstore/article/#/1604444822 - CFL-IFWI: SUT Not reaching HFM/TFM Frequency after applying workload..
    https://hsdes.intel.com/appstore/article/#/1805483071 - [CFL] Performance degradation during EFI command execution
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit c40edb1300b5fade5db991501dbe155796fd5cdd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 11:49:26 2017 -0700

    529553:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f85febe11b7cd7b6c12ed0c451fbe25dc3939437
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 11:07:10 2017 -0700

    529537:[NO HSD] Skipping unnecessary steps when TXT is disabled.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c

commit 62207e95f2490b61682b499cb4708d4c05166d5e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 07:44:36 2017 -0700

    [PCH] Add USB2 debug cable to platfrom debug probe type
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/DciConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c

commit 168e17d04faacfda8e4c18f40c12879364600fb9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 05:17:59 2017 -0700

    [PCH] PMC library implementation refactoring
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf

commit 70cc79790d3ef6f0102df9ecbab343122fabc31e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 1 02:26:53 2017 -0700

    [PCH] PMC library implementation refactoring
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/PeiCpuInitLibFsp.inf
Intel/CannonLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFviInitLib.inf
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.inf
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitFsp.inf
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchClockControl.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/PchAccess.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchRcLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiPmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsClk.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsHsio.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcFivr.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcIcl.h
Intel/CannonLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/DxeRuntimeResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PeiDxeSmmPmcLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiResetSystemLib/PeiResetSystemLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibClient.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchClk.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEndOfPei.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEspi.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLpc.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchCpuLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PeiPchRcLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiThermalLib/PeiThermalLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchLanSxSmm.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
Intel/CannonLakeSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 2a009a72d659efef29edaf7dec2a7f682858364f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 21:29:29 2017 -0700

    Description: PEIM GFX logs with debug FSP was not dumping PEIM GFX logs for CNL. 
    Solution: Installing gEnablePeiGraphicsPpiGuid before EndofPei callback so that GraphicsPeim gets loaded before EndOfPei.
    Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 1f6199c4a285f62231a032c9cf04c672b7dcc230
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 14:09:09 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 5 for CNP-LP B1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit f8598e431cbf709158ade1535f83374156c22c0f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 12:56:48 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 8 for CNP-H A1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit bb1ed323e87cf65e297313ff98ed70bbfbbaaa0b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 11:47:17 2017 -0700

    529152:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit a724d93a5a2f7d6ff5eab28d1828107867c5c1b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 01:40:55 2017 -0700

    FSP GCC build failure-TAKE3.
    [Description] Fixing FSP GCC CFL External build erros.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit c48447e50015de8c745724499ecd0fb2745d4121
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 00:58:39 2017 -0700

    [PCH] BIOS should set PWRMBASE+1E4Ch bit 22 for System Low Power Mode
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit ddfdd0b551b43d0a25474162c794c7120b845c5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 31 00:13:51 2017 -0700

    Description: BIOS to enable PCH DMI rxl0s.
    Solution: Apply the following DMI ASPM configuration:
			  When CNP-H paired with CFL-H/S CPU: PCH DMI: ASPM Enabled -> both L1 and L0s
			                                      SA DMI:  ASPM Enabled -> both L1 and L0s
			  When CNP-H paired with CNL-H CPU: PCH DMI: ASPM Enabled -> L1 only
			                                    SA DMI:  ASPM Enabled -> both L1 and L0s
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PcieComplex.c

commit 7ff9bc5b0dcd2a3f2820e30c2d4d5dc974d4f892
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:48:28 2017 -0700

    [PCH] Fix code flow potential issue.
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 79a8047be4c318ef285016c8a733746f044de664
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 17:18:58 2017 -0700

    Description/Solution: Reference code should try not to include inline assembly.
    Platform Affected: CNL, CFL, ICL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.nasm

commit 495c111e4245b74b8d8768276c5acac6810be865
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 17:15:34 2017 -0700

    If IED is enabled during release mode, increase TSEG to support the TSEG size needed.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit b4fc3c4296582c8cf19726ecc0405952fb98643f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 16:59:20 2017 -0700

    FSP GCC build failure-TAKE2.
    [Description] Many build errors encountered after TeamCity starting to verify GCC FSP build so fixing them.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 19837830c22813eb730dfafc00dff4580a04b535
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 13:32:42 2017 -0700

    Fixed Klocwork issues for MRC RC based on CNL Release_101_00_264
    
    Description :
    Update for CNL v101 KW result, and change the title to base on 101_00_264
    
    Change:
    Fixed the two release-101 based clock work issues
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c

commit d95c584b69510cffd1de4bbe55a1343819117fc8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 11:48:30 2017 -0700

    528632:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4aca11c7d09d788f471ed27dad3e9024bece2862
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 10:09:20 2017 -0700

    Fix GCC warnings in MrcCommandTraining.c
    
    Variable set but unused.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit b58d3cd7ea74693f0a30a1048319658e7cefe78e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 10:04:29 2017 -0700

    ODT CA/CS/CK cannot be controlled per rank when SAGV is enabled

    Issue:
      LPDDR4X requires that we program the CS/CA/CK MR22 register per rank. LPDDR4X ignores the internal pad signal, per LPDDR4X vendor spec.
      LPDDR4 uses this internal pad signal to determine ODT value, so ODT is automatically disabled on ranks that are not rank 0.
      LPDDR4 is not affected by this bug, neither is single rank LPDDR4X.
    
      Current CNL architecture does not allow ODT control per rank with SAGV enabled.
    
    Solution:
      For LPDDR4x:
        Before going to normal mode in Cold Resets, MRC will program MR22 to the same value in both FSP-0 and FSP-1.
          This is done via generic MrcMemoryApi hook MrcDramStateFinalize() which does nothing if not LPDDR4x.
        MR22 is removed from the MRS FSM bit mask for restoring MRs'.
        MRC will force Read ODT Training to disabled if SAGV is enabled.
    
    Other LP4 Changes regarding SAGV:
      MRC will leave the DRAMS with VRCG enabled.
      MRC always ends with the DRAM in FSP-OP = 1.  MRC will set McInitState.lpddr4_current_fsp = 1 in MrcMcActivate().
      In Lpddr4InitMrw, CaOdtCtl is set to disabled for Ranks 1-3 to match expected platform configuration.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

commit eb32b06c08944c13149add3f04ab53cf4b71c4f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 09:23:30 2017 -0700

    2D Centering degrades margins unexpectedly
    
    Issue:
      2D centering functions appear to degrade margin unexpectedly.
    
    Root Cause:
      Per-Bit was programming zero when going to the negative side.  This was because of a clamp going below zero.  The internal host structure wasn't configured properly with the current value
      Per-Bit multicast in ChangeMargin was not properly updating other ranks.
    
    Solution:
      Use ChangeMargin() with UpdateHost = TRUE which initializing PBD values.
      Use ChangeMargin to reset PBD when ResetPerBit is set in DataTimeCentering2D()
      Set UpdateHost == TRUE when programming the final value in DataTimeCentering2D().
      Added a Rank-loop around setting TxDqBitDelay and RxDqBitDelay.
      TxDqBitDelay and RxDqBitDelay are added to IsPerRankMarginParam() and identify as a Per-Rank margin.
    
    TCOCOMP field not restored on warm reset, causing warmreset to fail on lp4
    
    Issue:
      Warm Reset fails after enabling TCO CAC training.
    
    Root Cause:
      The CAC registers for TCO were not apart of the Save/Restore list.
    
    Change:
      Added 4 registers to the Save/Restore list in the SAGV section.  Updated define in the header by 16 bytes:
        ddrdata_cr_rcompdata
        ddrclk_cr_ddrcrclkcomp
        ddrcmd_cr_ddrcrcmdcomp
        ddrckectl_cr_ddrcrctlcomp
    
    General Change:
      Removed dead parameter (DebugPrint) from MrcRunMrh().
      Removed commented debug statement from TCO training functions.
      Fixed GCC compiler warnings from previous check-in.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 0c6b71fdec42fd151d5aee36ba4db621e69e939c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 08:11:33 2017 -0700

    Fix GCC compilation error II
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

commit c3898df4c23a5e2081e54ac63649f952a29b48e2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 07:45:27 2017 -0700

    Fix GCC compilation error
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

commit e1554b99322247d7710ac4f3106eb0406c94545d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 06:52:43 2017 -0700

    Remove LPDDR3 and DDR3 references from the code - PART II
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Remove LPDDR3 and DDR3 references from the code

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit b906a9a4fb90694b35d21b64c929f4637d76fe6e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 05:15:46 2017 -0700

    [PCH] Move HDA ACPI policies to PCH policy protocol
    1. Implemented DXE PchPolicyLib.
    2. ACPI related audio policies (NHLT endpoint enablement, Feature mask) moved to PchPolicy protocol and removed from PEI/FSP.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgDxeLib.dsc

commit 84c5ef9b54145874b3757350b3d5236ce1f3f49b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 19:39:41 2017 -0700

    [PCH] Remove unused files and refactor Get USB port number funciton
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SpiConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Ppi/PchPmcXramOffsetData.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibClient.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit f534837dfd8afb02e326a5abb5094c9cf1adb7d5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 18:59:08 2017 -0700

    FSP GCC build failure - TAKE1
    [Description] Many build errors encountered after TeamCity starting to verify CFL GCC FSP build, so fixing all of them.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryTest.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

commit 9452569a53ccbba88a1df4f90c904c574c2f7170
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 18:49:01 2017 -0700

    [PCH] BIOS W/A for SPI: Require a SPI CFG read before any SPI CFG write
    Description: IO cycle and memroy IO read cycles to eSPI peripheral channel might be completed incorrectly if no any PCI config spcae/memory read to SPI controller(D31F5) between a TPM read to TPM port and a config write to SPI controller(D31F5)
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiSpiLib/PchSpi.c

commit 2d0672d2933bd66183f654969ddf67829268ec50
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 16:47:37 2017 -0700

    Update chain length limit for SCOMP Configuration
    
    Description:
    Currently SCOMP training will only limit the Max SCOMP cells based on finding a harmonic lock.  The limit of the ScompCellsMax should include that the comp code from the number of cells is non-zero.
    
    Change:
    ScompCellsMax is not including the Scomp Code of zero.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 52efb28ae9d16794934abfd144bfd7acb093fdf8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 13:38:15 2017 -0700

    528162:[1604158612]CPU_DT: For silicon NVS, it should consume config block. Platform code should not update initialize from policy.
    Removing only platform code doing initialization is for HWP IO Trap that is no longer applicable.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtHwpLvt.c

commit fd2746fd1065294f597e865387167f8324b18235
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 11:47:03 2017 -0700

    528133:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0b13bc4a66c3c4fde43aefc47af50f8b4a0c2852
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 29 05:39:47 2017 -0700

    Remove LPDDR3 and DDR3 references from the code - PART I
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Remove LPDDR3 and DDR3 references from the code

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/SsaMemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c

commit f2afea79b3b87422f5aad094b44410b159fa72b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 22:11:36 2017 -0700

    527909:[1504574620][cannon_lake]Sync up TBT Implementation between CNL and ICL
    1. There are some requirement of DTBT be implemented on CFL/CNL that need to sync to ICL.
    2. There are some refactoring for TBT policy to clean up the redundant policy items on ICL that need to sync to CFL/CNL,
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Include/Library/AslUpdateLib.h
Intel/CannonLakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib.c

commit d5a1eb6d1f57dc39b900e941add66b0945380f51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 11:48:34 2017 -0700

    527649:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 64207e04131898cf156b2bfa89970b891bb68c27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 03:25:18 2017 -0700

    [PCH] Fix remapping function not working on root ports 21-24
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmRstPrivateLib/PeiDxeSmmRstPrivateLib.c

commit b93ba474fcff402a6e98ab8ece30a2867ac5954f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 01:22:53 2017 -0700

    Description: Nonoptimal polling in GraphicsInitLib takes 10ms to finish.
    Solution: Polling function is Optimized in PeiGraphicsInitLib code.
	Platform Affected: CNL, CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/GraphicsInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/GraphicsInit.h

commit 92e45b63448e3d707fe10b314e9be334c993b287
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 28 00:37:01 2017 -0700

    [PCH] PCIe Endpoint presence will be checked using PresenceDetectState instead of LinkActive
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 1aefb5ae6bee2c6f8dd6ccf6b5b2275335a20045
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 23:45:07 2017 -0700

    527451:[1504571161] Simplify the process for generating external code tree Patch3
    
    1. Sync up Tpm2CommandLib.h
    2. Clean up unnecessary files from SiliconPkg/SampleCode
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc
Intel/CannonLakeSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Protocol/Legacy8259.h
Intel/CannonLakeSiliconPkg/SampleCode/MdeModulePkg/Include/Ppi/Capsule.h
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Include/Library/Tpm2CommandLib.h
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2CommandLib/Tpm2CommandLib.inf
Intel/CannonLakeSiliconPkg/SampleCode/SecurityPkg/Library/Tpm2DeviceLibTcg2/Tpm2DeviceLibTcg2.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 20569ffceadee5eef7dd467dfb0f8bf3cef353b3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 21:12:58 2017 -0700

    527430:[1504575700] Use DWORD write for SID/SVID as default access
    [description]
    Since some IP requires signal dword write to SID/SVID register. Use DWORD access as default for SID/SVID programming.
    This also makes the access efficiency.
    
    [solution]
    1. Use DWORD to R/W registers.
    2. Add error handle.
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=202746
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit 9686f53a785d19b09380a99ef6b291421ecc60d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 20:36:26 2017 -0700

    [PCH] Fixed GCC RC Pkg (EDKII) CI build error
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.c

commit 9fb44fac6f7eb339b2057fb293be8290be5004a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 12:26:48 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit b749f4c79308d450e195281341434dd3bd1513e3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 12:02:01 2017 -0700

    527377:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 166d81972b4756ff38e4c44c5eabb7994ac48376
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 11:46:18 2017 -0700

    527372:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9468077b04894eae7d3d4a62e9e315ef9553c5f5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 27 10:07:39 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxePttPtpLib/PeiDxePttPtpLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c

commit 559e521fb8fe21891bb51a19525bf5bf4b7aee3a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 26 11:46:09 2017 -0700

    527332:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 1d1bc0383c016bec86119457536998fdecc91985
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 14:23:43 2017 -0700

    [PCH] Fix platform does not boot after Set Clock Settings via BIOS for Overclocking function
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.c

commit 9ff977099c630aec8cf41330f95bcd8c7fc565b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 12:50:10 2017 -0700

    [PCH] Clean up unused source code
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 8c7ad10c53557fe4cb464a7abb200d92ffbe1b18
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 11:47:48 2017 -0700

    527162:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 62e64a90bbb70d70b8ebe1a500f87501da6197f2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 10:42:37 2017 -0700

    CFL H 2dpc 2400 low CmdT marign
    
    1. MRC is NOT able to center CmdT on slot 1 ,
    CFL H 2dpc 2400 -
    A1 Micron 8Gb- 8ATF1G64HZ-2G3B1
    H0 Micron 4Gb- 18ASF1G72HZ-2G3B1
    
    Solution:
    Add logic within JEDEC Write Leveling to minimize the amount of potential CLK Shift which will be done in Post Processing.  This will minimize the amount of shifting done for CMD Timing.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 47369efba58f72ca996628f266edd5189acb1d1b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 10:27:29 2017 -0700

    BDAT Schema Update
    
    The existing BDAT memory schema does not support LPDDR4 and requires a customized parser to extract its data out. Request to use new memory RMT schema 6,  which uses the BIOS SSA "columnar" style format, to store the MRC RMT results to BDAT. This new schema shall enable us to auto-generate result parser and reuse the existing BIOS SSA EFI shell utility to retrieve and extract RMT results.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 88a1b6dec4e5c110bcbc6672c10bfd17ed567d80
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 08:52:24 2017 -0700

    Update BDAT Schema and Enable Margin 2D Results
    
    Due to lack of compatibility for the EvLoader with FSP based BIOS, the decision was made for CFL to publish the MRC Margin 2D results through BDAT Schema.
    
    The Margin 2D Schema is being added to the MRC for publishing those MRC Margin 2D results through BDAT
    
    The BDAT Enable is disabled by default, and will need to be enabled through the BIOS Setup menu, or through hardcoded value within the BIOS. Also, the Write/Read Timing Centering 2D Training steps much be enabled to receive Margin 2D data in BDAT.
    
    Additional Changes:
    Add Setup option to adjust RMT Loop Count for both RMT Bit and Legacy RMT functions.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 99a1f823d65735bb48d03a7eeaa8b0c664a8179d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 25 01:18:07 2017 -0700

    [PCH] remove IA_POSTBOOT_SAI from P2SB control policy
    Description:
    BIOS cannot access P2SB from SMM nor after switch to POSTBOOT_SAI with CFL CPU (preventing GPIO lock/unlock etc.)    
    To remove POSTBOOT_SAI from P2SB SAI control policy BIOS must clear bit 0 in config register offset 0x240 of P2SB after switching to POSTBOOT_SAI
    
    Note BIOS must either restrain from setting or clear the HIDE bit in P2SB since access to the HIDE bit is blocked after switch to POSTBOOT_SAI and would prevent the policy change.
    Setting HIDE bit is still necessary if switch to POSTBOOT_SAI is disabled for debug purposes.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchP2sbLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiP2sbPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsP2sb.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchP2sbLib/PchP2sbLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchP2sbLib/PeiDxeSmmPchP2sbLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSbiAccessLib/PeiDxeSmmPchSbiAccessLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCommonLib/PchInitCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchInitCommonLib/PeiDxeSmmPchInitCommonLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIoApic.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

commit a1d1d4ecc6f6d9b9c7be9bffae9e3d8d8a34269f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 18:33:21 2017 -0700

    Changed Debug Verbosity for ME BIOS.
    

Intel/CannonLakeSiliconPkg/Me/ActiveManagement/Sol/Dxe/SerialOverLan.c

commit af61e219343bfa2676ef16e2e59c0dd4adfa2ac4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 11:49:54 2017 -0700

    526795:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 695b8f4464399160f78b9a9b67ee588fb8f035ff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 11:25:27 2017 -0700

    526776:220428158 - CFL-H BIOS needs to sync to the latest CFL VR POR overrides
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

commit ee0d0f84b1b5469192cf86cb88419f30867303cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 11:02:32 2017 -0700

    Platform can't boot if PTT stop responding during boot. BIOS timeout and global reset as expected.
    [description]
		Issue is that BIOS is in infinite loop showing post code D7, AD, 9A, D7 etc. Due to UEFI TCG core stops any communication to TPM device if TPM extend command return EFI_DEVICE_ERROR.
    [Root cause] 
		This logic does not work with PTT, as PTT returns EFI_TIMEOUT error, but EFI TCG core is looking for EFI_DEVICE_ERROR. TCG driver has been written to look for EFI_DEVICE_ERROR becuase EFI_TCG_PROTOCOL function declaration includes EFI_DEVICE_ERROR and doesnt include EFI_TIMEOUT.
		As a fix, PTT driver has been updated  to return EFI_DEVICE_ERROR even in case of timeout. This is to match with EFI TCG driver and EFI_TCG_PROTOCOL spec.
    

Intel/CannonLakeSiliconPkg/Me/Library/PeiDxePttPtpLib/PeiDxePttPtpLib.c

commit 213ce35a44c151b6c3cf738bc45868676a6195ef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 24 03:35:28 2017 -0700

    [PCH] Setup xHCI DbC for Trace Hub tracing to fix BIOS tracing not working on DbC
    
    ---

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf

commit 4b16e6a38f5a0e5f84c3a14a7adb8deabf5b1351
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 20:06:08 2017 -0700

    GCC FSP boot hang at MRC after aligning toolchain to GCC5
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

commit 3934560e0e023a85342b3454fc86579bb6a619da
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 19:56:34 2017 -0700

    Changed Debug Verbosity for ME BIOS.
    

Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c

commit 07395e7cce92062f433fb7261bb2ee98be8b542c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 19:43:13 2017 -0700

    Changed Debug Verbosity for ME BIOS.
    

Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/Inventory.c
Intel/CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/UsbProvision.c
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/FwStsSmbios.c
Intel/CannonLakeSiliconPkg/Me/IntegratedTouch/IntegratedTouch.c
Intel/CannonLakeSiliconPkg/Me/Jhi/Dxe/JhiDxe.c
Intel/CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c
Intel/CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhis.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/MePolicyDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeShowBufferLib/PeiDxeMeShowBufferLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/MePolicyPeiLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/Mei.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PchMeUma.c
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttHciSmm.c

commit c98a52202cd3afc470327b6911a9e352a238c208
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 11:52:57 2017 -0700

    Description/Solution:Temporarily commenting PSMI registers locking and programming these registers when Psmi support disabled as per validator's request until PSMI functionality fully tested.
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

commit 9b2008005434e942a12c91e32fbb25d826c88286
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 11:46:47 2017 -0700

    526398:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0ffb42e48743493ec161f1c2c3b01efca21b1b9e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 10:21:59 2017 -0700

    Workaround for Stress test of warm reset on B0 stepping board. 
	[Issue] A "WARNING!" message error encountered and will reboot the platform in 30 minutes
    

Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf

commit edfc7f7d991d39787354a0f432ae8bd9146be5d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 05:09:15 2017 -0700

    Requesting MRC with weaklock and ma3_ma4_par_dis  enabled
    
    Need MRC/BIOS with below features enabled by default:
        ma3_ma4_par_dis
        dllweaklock
    
    below are relevant CRs:
      ddrdata_cr_ddrcrdatacontrol1_0_0_0_mchbar.dllweaklock
      ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.dllweaklock
      ddrcmd_cr_ddrcrcmdcontrols_0_0_0_mchbar.dllweaklock
    
      ckectl.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
      ckectlch0.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
      ckech0.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
      ctlch0.ddrckectl_cr_ddrcrctlcontrols_0_0_0_mchbar.ma3_ma4_par_dis
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit d42861fc4c4ee19362bb2a591712d2db5d403c9d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 23 01:51:10 2017 -0700

    Description: Move BME enabling of PCH IPs after SMM Lock event.
    Solution: BME bit in SA should be set to 1.
    Platform Affected: CNL
   
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c

commit e34381b4329c82306c871bce8f353cfe10d7807e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 14:04:30 2017 -0700

    Description: Reference code should try not to include inline assembly.
    Platform Affected: CNL, CFL, ICL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.S

commit 2d276f7c08979153ded23ad70e7d44ed27378087
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 13:39:35 2017 -0700

    Reference code should try not to include inline assembly
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes
    Reference code should try not to include inline assembly
    [description] <Short description of the issue/change> Move inline assembly code into dedicated assembly language files.

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.S
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.asm
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c

commit ea0b48944def2a6435fe6ca9840737bfe0f16b4e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 11:46:21 2017 -0700

    525982:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 2369bf453a93495a1dabb90e6dc030f049111acb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 03:52:03 2017 -0700

    525855:Missed change for - [1805453477][Refactor BIOS PCH DMI support - group PCH DMI code into single directory and provide library for other modules to use]
    
    Description:
     - create separate header for DMI SIP14 specific registers
     - move DMI support from PeiPchRcLib to PCH DMI lib
     - separate SIP14 and SIP15 DMI code
     - move DMI initialization from PeiPchInitLib to PCH DMI lib
     - create necessary DMI functions for other modules to use through PCH DMI lib
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c

commit a65ab75daad6d3f0758b3b9850f85cf45577c958
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 03:43:56 2017 -0700

    [PCH] Remove _DSM function 6 from xDCI ASL code for xDCI soft reset workaround
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl

commit 265126b330ac02773ef12189e2565f74421710fb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 03:29:50 2017 -0700

    [PCH] Added 50us delay in eMMC ACPI _PS0 method entry

    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl

commit f8143b4953c2ed0dc04f1b9621367854ae55c36c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 02:50:41 2017 -0700

    [PCH] Fix system hang on ready to boot callback function

    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c

commit 46bc79a2384366108f92490341187789d35a70ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 01:45:59 2017 -0700

    [PCH] Fix S3 resume hang up at post code "00E1"
    
    ---

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit f82e78fb3e65f7e4bc396fbc92518432e7a26e23
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 01:25:18 2017 -0700

    [PCH] Fix BIOS trying to program non-existing RST PCIe Storage Cycle Router
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchPcieRpLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/RstPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmRstPrivateLib/PeiDxeSmmRstPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPcieStorageRemapping.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c

commit d098c30085d8c1656a83eedcd9a84c91965a853e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 22 01:16:17 2017 -0700

    [PCH] Added 50us delay in eMMC ACPI _PS0 method entry
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchScs.asl

commit 5e25c100e3ef164903de0e2217c344a829ecdc5d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 23:26:49 2017 -0700

    [PCH] Refactor BIOS PCH DMI support
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchDmiLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchRcLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiPchDmiLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi14.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchDmiRcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PeiPchRcLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/SaDmiInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaDmiInitLib/PeiSaDmiInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaDmiInitLib/PeiSaDmiInitLib.inf

commit b577b15c903df8d4e32822e177d8c5a9a3e6796f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 18:21:16 2017 -0700

    Recover HMRFPO DISABLE routing. Since HMRFPO Disabled command is still supported in CSME 12, but it is moved to BUP phase.
    
Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c

commit ae001295894b6c461aa9c6368a9e2d581a68dafb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 11:48:35 2017 -0700

    525558:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4abc4031ac3390888a0a56bba4c760e63859bf3c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 05:00:41 2017 -0700

    [PCH] Refactor GPIO initialization and configuration
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Library/GpioLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsGpio.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsGpioCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit e3859ab0cd3cf8f8093c91e264c7c774b22f20cd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 02:03:15 2017 -0700

    525455:[1504570961][ICL] Klocwork issues for RC common folders  based on ICL Release_1332_00_216
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit 4cc1e7bcf7812288cf0396ae954d59f20488dfd1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 21 01:38:24 2017 -0700

    [PCH] Fix audio I2S codec under I2C controller yellow bang issue

    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchHdaEndpoints.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaNhltConfig.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

commit e6d20dc2bbd48f5f0159c68f4d920dded4dd1378
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:34:10 2017 -0700

    No Change.

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 50eb735118d9bf6bd73e71517ed1f9c04b4c5235
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 23:49:01 2017 -0700

    [NO HSD] Update BIOS ID to v101.2
    - No RC changes so keep FSP/RC version to 7.0.C.A1 for CFL and 7.1.C.A1 for CNL
    (528903)
    sync from Artifactory

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PeiDxeSmmPchPsfPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 745b2d4794f19ae0f56d3eee994edc9185410aa4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 06:30:30 2017 -0700

    528510:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 840af8bf87f5b2272c2cabaffc2fd7814ae263f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 05:58:33 2017 -0700

    528502:[NO HSD] Update BIOS ID to v101.1 and FSP/RC version to 7.0.C.A1 for CFL and 7.1.C.A1 for CNL

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c236aaa21fd6e6e9dcb1ffeb44a7de3e8b6a7003
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 30 05:22:52 2017 -0700

    528490:Merged CL#528419 - [HSD-ES][client_platf][1604424060][CFL][Security] [CFL U43e][CFL H][CFL S][S&S][PM] On Sx/warm reset Cycling System hangs at post code 1090. Need to reflash the BIOS to recover the system

Intel/CannonLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.c
Intel/CannonLakeSiliconPkg/Cpu/Include/BiosGuard.h

commit 3e4c87e2fcf0f76564c6770c8ec8076f4176405d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:34:10 2017 -0700

    NVs offset update
	
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 89dc23504e3940e5c7202e606dfa621bf03792b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 12:04:08 2017 -0700

    525354:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 141bd005962017f55a6cad1635c028b2a431738e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 11:46:36 2017 -0700

    525349:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 51069aa121fa41ddd935c441a589f6270c247280
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 10:06:29 2017 -0700

    NVs offset update
	
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 72a281770b28766467bb3b54182b556a6f4ec98a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 20 07:25:28 2017 -0700

    Merge Training Updates from EV MRC stream to trunk
    
      Enable LPDDR4 power training.
        Added new OptParam for LPDDR4: OptDimmSocOdt.
      Second revision of Tx and Cmd/Clk/Cke TCO.
      Expose SubChannel control for SetDimmParamValue() for LPDDR4.
      Updated DqTimeCentering1D to track channel margins for WrV.
      LowSupEn for LPDDR4 data
      Refactor GetBerMargin function stack to use Rank Bit-Mask for all parameters to have consistency.
      Fix EyeMargin() to call ChangeMargin after MrcResetSequence().
      Added EarlyReadMpr2D after ECT at the por frequency for LPDDR4.
      Enable EarlyWriteDqDqs2D() for LPDDR4.
    
    Lpddr4 Init:
      Change initial DRAM PullDown Drive Strength from 80 Ohms to 40 Ohms.
      LP4 vrefs are calculated based on ODT's/Ron and VDD/VCCIO.
        New function to convert from mV to MRC training offsets.  Then call the Training Offset -> MR encoding.
        Reserve 10 ticks on each side for margining.
      Refactor MrcCalIdealRxVref to calculate the ideal Vref for all types: Read/Write/Command.
    
    GetSet:
      Re-design of RxBias in GetSet:
        Rcomp is split into two fields MSb and LSb's.
        RxBiasRComp is the superset of the two Rcomp fields.
        RxBiasIcomp for current control.
        GsmComplexRxBias walks the diagonal of IComp and RComp.
      Create a single API point for getting register field limits: MrcGetSetLimits().
        Removed unused parameters from the limits functions.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 8fd752bef884243e62102642ea31f6bb3bb1ee62
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 19 11:46:26 2017 -0700

    525305:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4246b1154ab3e390a03b190103ec856485ffbb55
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 23:04:23 2017 -0700

    Fixed Klocwork issues for MRC RC based on CNL Release_81_00_218.
    
    Change:
    Klock work issues fix based on 99 release .
    
    Note: Some of the klocwork issues fixed as part of CL#520550 on 81 base release.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 20bc0e3027c65f2ce154ef009d1844e99b9333e7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 17:29:12 2017 -0700

    When training ECC memory, getting error message "Attempted to setup and error counter for invalid byte"
    
    Change:
    ECC byte is updated correctly for counters 16 and 17.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit a7a8b94f2eec29376121e7602f7db09624239903
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 16:37:31 2017 -0700

    [PCH] Fix Overclocking above the 100 MHz fails on WDT expiration
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchWdtCommonLib/WdtCommon.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/Wdt.c

commit 4c9ccb86e91a4b3317f0f35746dcb02c406885c1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 15:46:04 2017 -0700

    Overclocking bringup issues
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit c9bcdbf082e969803ee6f0034da50922a15faa1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 11:47:18 2017 -0700

    525079:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 5b6233c206fb0b2ad06fcfd67049c81e709072fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 18 00:48:49 2017 -0700

    524917:[1406354936]: Move BME enabling of PCH IPs after SMM Lock event
    

Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c

commit 5544265257f6ef43c8c44006cd613c59d56b6453
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 19:38:56 2017 -0700

    Description: ASL Name for IRQ Routing.
    Solution: ASL name added fro IRQ Routing.
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/HostBus.asl

commit 2d5ef3c477ed4fa55b2312a981355568613f868f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 18:09:42 2017 -0700

    524822:[1209952843]Bug fixes and improvements in PowerMgmtDts: (1) Don't hardcode arrays to fixed number of logical processors. (2) Don't assume HT is always enabled. (3) Only check on logical CPU on one each core for core scope registers. (4) Update correctly the AcpiNvs temperature data per core.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf

commit 0cab287e1d827c071cba235be798a988cffd8ece
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 11:49:01 2017 -0700

    524665:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 82e791b52df5e8a4f1ebfff6f60bbf411e5b5e59
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 01:59:50 2017 -0700

    Description: LPIT,WSMT,DMAR,DSDT ACPI Table showing Wrong OEM Table ID
    Solution: ACPI tables would be updated based on CPU family/type accordingly.
	Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit b3e457bdec3fa178cff10874e002d5b7907acefd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 17 00:00:52 2017 -0700

    Update TurnAround Training for CPGC 1.5
    
    Enable TurnAround training:
      Optimize TAT printing results by using arrays and for-loops.
      Fix bug in Different Rank sequence where Different DIMM timing is introduced.
      Get higher residency of WRRD_DR by increasing RDWR_SG to cover the large delay of WRRD_SG during this test
      Remove DG timings from DDR4 as these are specified by JEDEC.
      Fix masking issue when updating Wrap rank in RunIoTest.
    
    Other Changes:
      Remove Early CmdV and JedecInitLpddr3 as it was only run for LPDDR3.
      Remove support for SPT in MiniBIOS.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit f5c94526ea842225043679b5e1e0184a1a196092
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 21:37:22 2017 -0700

    524464:[1504566529] [CFL_Ebat_Validation][CFL-S V100] B0 CPU boot fail
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h

commit ea9009c5b7dbdccad42ea203ac6f28b3e7b003ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 11:46:20 2017 -0700

    524299:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit d82af42f287e336caf7b0e87c4a0fb7fd1151d95
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 01:19:43 2017 -0700

    Description: Tie "TCx-VC0" programming with "PcieComplianceTestMode" setup option
	Solution: Removed the PcieInitTcxVc0() function from silicon code.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c

commit 350ce5a1cd2ef765e76f14a700056bd9fd234f21
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 16 00:46:33 2017 -0700

    [PCH] Revise xHCI implementation with accordance to latest BIOS guide versions
    
    ---

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit f8f58cc0a6f39d1565b10a2608988560698b1194
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 16:08:38 2017 -0700

    524028:[Merging from KBL to CNL & ICL]
    [HSD-ES][client_platf][1406405685][KBL][Security] BIOS Guard need to clear WAK_STS, SLP_TYP, and SLP_EN before performing reset
    [Issue/Feature Description]
    Typical Sx flow look like this
    -BIOS can get stuck in an infinite S3 loop when EC failure occurs and BIOS Guard flow calls for cold reset
    [Resolution]
    -In order to account for a reset during sleep states, clear WAK_STS, SLP_EN, and SLP_TYP
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/PeiBiosGuardLib.inf

commit da3f8ba1dbe7e000d7c6b20e2a05037c78e6889e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 11:47:06 2017 -0700

    523912:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f699465ffbad63d7f4960ce0b73c420bfcd02951
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:44:18 2017 -0700

    523855:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 8d75b39ad5a66fd644d9979337c8ef60e13b562b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:19:46 2017 -0700

    523849:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit af304b37bfb668a93d84c5972c7d47f86ccd5d0d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 15 04:12:57 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit ec36cfa3621c72e6fd65b55456cafe453264bb4f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 23:37:24 2017 -0700

    Remove Tx/Rx PI ON W/A
    
    The bug which required us to keep on Tx and Rx PI On enabled was fixed in B0.
    Removed the W/A in MrcMcActivate.
    
    Bug fix with Scrambler not being cleared properly for the next SAGV point.
    Bug fix with StaticOdt not being cleared proerly for the next SAGV point.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit bc89f47c91a323ba39b6061edb1d3d5a48713b5a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 11:46:40 2017 -0700

    523610:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit af9a464591b738bb1d8dc01af97ffcf27d3174b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 07:40:37 2017 -0700

    Remove ASSERT and CpuDeadLoop following after ResetSystem.
    

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchResetLib/PchReset.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLan.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 58536366ac172f8e2ff966432278a129bcb96f59
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 06:51:41 2017 -0700

    Replace back Jdec reset with IOReset in WriteLevelingFlyBy training
    
    ---
    
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Cover the following sightings:
    [CNL] V99 CNL U boot failed at PC 0080 with DDR4 2133 MHz/2666 MHz.
    
    [CNL U DAILY] "SUT hangs at PC 0080 and doesn't boot to OS"
    
    CNL ULX Y7 stuck on post code DD28
    
    changes
    Remove back Jdec reset in WriteLevelingFlyBy training and back to IoReset
    Cannon Lake H also was tested

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit aa067f68b6a5e75ec88b1ef4ae4df2265da2692a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 14 01:26:32 2017 -0700

    523462:1604348729:[FSP] FPDT - PeiPerformanceLib (Fpdt) - Create multiple FPDT blocks instead of one big block to save temp RAM
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.c
Intel/CannonLakeSiliconPkg/Override/ClientSiliconPkg/Library/PeiPerformanceLibFpdt/PeiPerformanceLibFpdt.inf

commit 229ee15d01953bbf073d5f305290126d524e62fd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 15:16:48 2017 -0700

    523372:[NO HSD] Fixed TeamCity CIs error build caused by Weekly Update FSP_RC version CI
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 691b051e46f6164ae46a42c4884c71fc8ef5a6ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 12:17:15 2017 -0700

    523359:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 806c64a0f19839f7d906eb7dfdd3cf1584c55b8b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 12:03:05 2017 -0700

    523354:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8367b3d6b151c6d3823daaddae9e8039dcb51da5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 11:47:18 2017 -0700

    523352:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b15d76c534f2bf9e91d4e7260a2d987c9a1be018
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 10:09:01 2017 -0700

    523349:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h

commit da6c96e087fcbe76d023b986fefa6e2edc845a27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 03:21:45 2017 -0700

    Miss Mrcversion for [Add BIOS menu input parameter for DQ/DQS retraining (lpddr4) - II]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit acaf2e33bed95bfbb0da8cfeb74bdd3619fa32aa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 13 03:04:44 2017 -0700

    Add BIOS menu input parameter for DQ/DQS retraining (lpddr4) - II (support FCL also)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    
    changes:
    Add new Knob (MRC setup option) for control (disable/enable) DqDqs re training with Enable as default.

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h

commit c14f4b684058dd967dc5fe14f7e14317a1bad3e8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 12 11:47:03 2017 -0700

    523284:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f8c2a2dd2a327dd7119f5ce5100a572542670010
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 12 00:54:11 2017 -0700

    Description: "SUT is not booting with Debug BIOS and hangs at Post code 0000"
	Platform Affected: CFL

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h

commit af15c6a4e94503212a672b3d2fa0452173d33970
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 16:30:34 2017 -0700

    [PCH] USB3 device can not be detected on USB3 port
    XhciOcLock, XhciAcLock are disabled on external build, which causes failure in USB3 enumeration
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 78d541a57342aab3d86ea6be4fe9fd884d90ff97
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 11:48:37 2017 -0700

    523076:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 2ef9cd8a926e3ff8212366a110c61038ad111397
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 10:24:26 2017 -0700

    [PCH] To Enable PS_ON, SATA Slumber LTR should be 0x1001
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c

commit 64cc06fbd55dc00706bd5cbd2562368a0ac3b124
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 06:14:32 2017 -0700

    [PCH] Move RST RAID power management support into DSDT table in reference code - part 1
            -Moved RAID power management support into DSDT table
            -Fixed One click optane driver installation bug in AHCI mode with destroying remapped disk configuration during system startup
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl

commit d5bedebf5b3047c2dfa78472f82c311b46de518d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 19:25:18 2017 -0700

    [PCH] BIOS default settings to Enable Energy reporting feature by default
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcWithS3PrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit d964346069b911b45773bbe921af3e16b261a826
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 15:56:18 2017 -0700

    [PCH] Use FIA_INSTANCE stucture to pass as an argument for FIA library
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia14.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFia15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibInternal.h

commit 966a4a4195c1ebcb158034ac9e62c6fcc911cfe8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 11:52:19 2017 -0700

    522628:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 7a6846eb66c0612c5699aaa3402814c7b6dfee4c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 09:22:43 2017 -0700

    Need to add Jedec Reset after changing cycle delay in write leveling cleanup
    
    The change in 520575 is working for Lp4 dimms and failing for DDR4 dimms.
    
    New Change:
    Removed the DLL reset set in MR0 after jedec reset to pass the WL for DDR4 dimm.
    
    Note: one of the single rank dimm is failing write leveling with jedec reset sequence  ccode.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit f7e0fcc23bd24263c9a387845e569706d843a983
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 03:29:50 2017 -0700

    522467:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 73d6e00e6d05ec4fefea47e3fe3d8e42bcbcb96d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 03:22:29 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h

commit 0b16094d299b10ff809df3b8cad42785bd47895f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 01:54:00 2017 -0700

    [PCH] Update PCH DMI NFTS value for Gen1, Gen2 and Gen3 in BIOS
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c

commit 8fe424e9ec52fac4f7243cbae3d49c61767d1e39
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 10 01:48:47 2017 -0700

    [PCH] BIOS add DMI Squelch Direction settings for H series
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsDmi15.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c

commit e560be72b79279a7b7445439ac9c5332d82c47d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 22:58:40 2017 -0700

    522389:[1504560045] Clean up and restructure IpClean for Comanche Ridge Part 1
    
    Change encoding format of all *.uni files to utf-8.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni

commit a19d885918bb12aa6b295d5bacfccd2e933833c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 21:16:18 2017 -0700

    522380:Back out changelist 522375 to fix Teamcity build failure.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni

commit ea870ecba6f7bebdfa60f5c9981797cb8bcb45f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 20:39:50 2017 -0700

    522375:[1504560045] Clean up and restructure IpClean for Comanche Ridge Part 1
    
    Change encoding format of all *.uni files to utf-8.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni

commit c3f07326cf510ba16eb9e9a687a0cfbfe8c5d168
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 12:40:10 2017 -0700

    522182:[No HSD] Fix GCC issues in PowerMgmtDts.c by adding EFIAPI to wrapper function being call by SmmStartupThisAp.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

commit 806eef80749418c26fed91f206b8f297df9942df
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 11:50:45 2017 -0700

    522170:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 6d3b9bcae61af0a7ae30fb9b8b7a8262fba7f6d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 11:13:04 2017 -0700

    [PCH] Moving RTC related functions from PchInitLib to its own library.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiRtcLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 245030e7fe11e1f251ac4cbeed867220299f98ce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 11:05:19 2017 -0700

    522147:[No HSD]Fix PowerMgmtDts.c Clang build error due to using '\' instead of '/' in include path.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

commit 8f0d46008992bd5713648681fa008cc71ef15bff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 08:38:21 2017 -0700

    522090:Back out changelist 522076 to fix Teamcity build failure.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni

commit 74fe2cd16da327bd24938315025f1df5f1ea2332
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 9 08:01:30 2017 -0700

    522076:[1504560045] Clean up and restructure IpClean for Comanche Ridge Part 1
    
    Change encoding format of all *.uni files to utf-8.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni

commit cd6b055785d1e98b9eb90ab4b1df2356753b830e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 22:08:40 2017 -0700

    SGX PRM BIOS allocation for CFL need to be always 256M aligned
    [Issue/Feature Description]
    CFL 8c SoC planned to be capable of supporting up to 256M SGX PRM. due to that SoC change, production BIOS alignment to 256 MB is always required irrespective of max reported size.
    [Resolution]
    -Align CFL PRMRR region to 256MB
    [Impacted Platform]
    All
    [Customer visible]
    Yes
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

commit e9d8d3370258a3796053991b4a5f53c7c37278dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 18:09:07 2017 -0700

    521826:[220116757]RunOnAllLogicalProcessors() needs to be redesigned to accommodate that BSP will not necessarily be 0 and to properly synchronize APs.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf

commit 3906c34390992a6c216246eed02a2717d2782804
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 12:10:45 2017 -0700

    [PCH] Fix screen freeze after waking from SLPS0 in PSON enabled system with Legacy SATA
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 6f4d39a70616119eb48d6eb893d006f338c320de
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 11:46:09 2017 -0700

    521634:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0c1f34790b883a031029071508fd6e5e6a977fda
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 04:47:29 2017 -0700

    521520:[NO HSD] Fixed KW issue for IncompatiblePciDeviceSupport.c in SiInit
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit 37e1c9435056185414e3aee71ff780f47abb2b68
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 8 03:52:01 2017 -0700

    Eliminating warm reset as communication of DllBwEn setting to pCode via pCode mailbox is no longer needed
    
    Description :
    While doing warm reset assessment, found such warm reset as communication of DllBwEn to pCode via mailbox (in MrcSetOverridesPreSpd) is no longer needed since CNL. These registers are now available as CRs that we can directly write to instead of through pCode.
    
    Change :
    Removed the DllBwEn P-code/mail box specific code.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 8a1883b4122c5c3f8ad9f410f6e0d066cb5729b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 23:32:18 2017 -0700

    Unable to boot with SAGV and fast boot enabled
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    MrcIssueZQ when running fastboot will cause MrsFsmCtl register to be set to zero at the end of MrcResetSequence, and therefore will hang the machine at first SAGV transition, Need to save/restore MrsFsmCtl value, in order for it to be set correctly at fastboot flow.
    
    Changes:
    Save Restore MrsFsmCtl
    Clean LPDDR3 code and other unneeded code
    merge dupplicated code for DDR4 and LPDDR4 and move function to MrcMaintenance

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

commit 48e9d199c2824271749274c88393093ce4bf5a4f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 11:51:15 2017 -0700

    521162:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 1b9c551ec2a3bf95bcad2313c9509b9b3649b1a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 07:37:02 2017 -0700

    [PCH] Remove unnecessary MCTP debug logs
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c

commit 5571e2d2973b2a33f4a808866f4510f1f62f2f5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 04:55:28 2017 -0700

    [PCH] BIOS need updating MCTP support
    
    ---

Intel/CannonLakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
Intel/CannonLakeSiliconPkg/Pch/Include/PchLimits.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsf.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsfCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PeiDxeSmmPchPsfPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PeiDxeSmmPchPsfPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

commit 97272e183c5480f682919a588289707e432167ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 04:22:17 2017 -0700

    [PCH] Fixe CFL U43e failed to enter S0ix cuased by Trace Hub.

    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 5f4e452663f3e12b11547ae4630546787fb9dc1a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 01:58:48 2017 -0700

    520978:[NO HSD] Update FSP / RC revision should be 7.0.A.10 for V99.0
    [Description]
    PcdSiliconInitVersionRevision should be 0xA instead of 0x10
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c9b4140bc3907ecc565a717408acbd860999f38b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Aug 7 00:58:45 2017 -0700

    520966:[1604427070] Move Intel/PrepareBaseTools.cmd to ClientSiliconPkg
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit 4b3055467b4f08c36a219b4ad126b386f76452a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 23:12:14 2017 -0700

    [PCH]BIOS should set CPPM Shutdown Qualifier Enable for Clock Source Group 3(PWRMBASE+1BA8h[30]) to 0 for Low Power Mode
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 5800b1f2ca2fdee4e1d1e02d9ca1e9b8811d3adb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 21:19:45 2017 -0700

    520933:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 5979468e7be5dc2562ef21c945f8d04ec7c42b1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 21:00:09 2017 -0700

    520928:Back out CL#520860 - It causes CFL system 00d5 hang up!!
    [MRC] Add BIOS menu input parameter for DQ/DQS retraining (lpddr4)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit e85abccf770545a887827c6772600c684b9e200e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 12:20:57 2017 -0700

    520899:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 44634148e578dc19411a04eae150c49f6025a8e3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 12:19:06 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit b43a27519136f6bfd5370fb753893e3176129ea6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 12:03:09 2017 -0700

    520896:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8fbe912ab4d6db3a86292fefc7fe3009d7065caf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 11:46:42 2017 -0700

    520893:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 99d18c487bbdbf730d9c06582cb1242d8dc8b8b1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 10:08:34 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 6e4c06a2306b503476107926198d63fbcdba6939
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 03:18:01 2017 -0700

    Fixed TeamCity CheckAscii build error caused by CL#520575
    [Issue]
    [02:48:28] :     [Step 3/6] C:\TCWork\ChkAscii_6206\Intel\CannonLakeSiliconPkg\SystemAgent\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\WriteTraining\MrcWriteLeveling.c:
    [02:48:28] :     [Step 3/6] Error: non-ASCII character at line 463, column 134: code is 0xA0
    [02:48:28] :     [Step 3/6] Error: non-ASCII character at line 750, column 128: code is 0xA0
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 680912326784017eed8d9b3321dc324c52bb7cbd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 03:07:38 2017 -0700

    Add BIOS menu input parameter for DQ/DQS retraining (lpddr4)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    changes:
    Add new Knob (MRC setup option) for control (disable/enable) DqDqs re training with Enable as default.

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 9500495dc230fa590c250679d855ead065211404
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Aug 6 02:38:36 2017 -0700

    Description: Realtime memory controls are not visible on XTU UI even when it is enabled from BIOS
    Solution: Realtime Memory control ID support is added in BIOS.
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c

commit 230415fb772e8b4008c6e2a717af0b2460d381af
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 5 11:46:28 2017 -0700

    520824:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 04a2138c6a4611c01254d84c85dd7ad98a969a3c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 12:49:07 2017 -0700

    RCVEN override and rank bit not being set correctly on CNL_H LP4
    
    Issue:
      Read leveling is failing for rank1 on CNL_H LP4.  The receive enable override and rank value bits are not being set correctly during training.
    
    Changes:
      Configure Rank Mux Override during Read Receive Enable
      Ensure MiniBIOS always sets SpdPresent if DDR4 RVP is detected
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

commit c6f723db0fd28f7ddd5d6b0401b8c7ec0ff4fd3e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 12:26:58 2017 -0700

    CNL-H LPDDR4 Updates
    
      [MRC][CNL] CpgcApi Not setting WDB increment rate correctly for static pattern
    
        In cpgcapi.c, when using static pattern, there is code to make sure the IncRate doesn't oveflow the WDB size.
        There is a mistake... Lets assume IncRate = 0 so you incrementthe CL for a new pattern every subsequence
          if (Incrate > Max)
            switch to exponential,
          else
           WdbIncRate = (UINT8)MAX(PatCtlPtr->Incrate, CH0)CR_REUT)CH_PAT_WDB_CL_CTRL_CNL_WDB_Increment_Rate_MAX);
    
        This will always set the incrate to 63, which uses the same CL over and over for the pattern.
        Setting to MIN gives the desired result and the WriteLevelingCleanup which uses static pattern doesn't give false failure (after increasing the pattern to 3 CL and adding the needed jedec init, both seperate HSD).
    
      [CNLH][MRC] Need to disable 'duplicate_spid_rank' for CNL_H platform
      https://hsdes.intel.com/appstore/article/#/1406366569
        The definition of Cannonlake-H platform changed as now we have 4 ranks/sub ch, non need for 'duplicate_spid_rank'
        We don't want to use this logic to flip the MSB of the rank indication, as it will give the wrong rank.
    
        ULT - with dup_spid_rank=1
        rank        subch0       subch1
        0               0                X
        1               1                X
        2               X                0
        3               X                1
    
        Halo with dupe_spid_rank set:
        0              0                 0
        1              1                 3
        2              2                 2
        3              3                 3
    
        Halo with Dupe_spid_rank clear:
        0              0                 0
        1              1                 1
        2              2                 2
        3              3                 3
    
      [MRC]Need to increase the number of CL used during WriteLevelingCleanup CPGC test - affects all programs
    
        In WLC, we use a static pattern which relies on patterns in the WDB.  In order to avoid false passes where the DRAM doesn't return data at all, the number of cachelines used for the pattern must exceed the FIFO size.
    
        CPGC compares the value in the FIFO (a local copy sampled after the round trip) against the write data buffer CL entry used for the pattern.the data will match.  If you use only a single or 2 cachelines, the data will match (the FIFO data never changed).  If the DRAM returns no RX strobes/data (it doesnt return data due to pushing the logic delay out too far).
    
        Using a pattern with a greater size than the FIFO size will force the patern in the FIFO to change, and a read with no dq/dqs will fail.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit eec3e400262d845699400e8932e592b92f26f258
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 11:47:07 2017 -0700

    520627:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8cdb64117bdddace468f37cd7071da1970d29c6c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 10:31:34 2017 -0700

    [CNLH][MRC] Need to add Jedec Reset after changing cycle delay in write leveling cleanup
    
    Description :
    Found that sometimes the dram is not responding back to read commands after changing the cycle delay in the write leveling cleanup.
    Adding a Jedec Reset after the registerflush() fixes many of these cases, some how we are  putting the DRAM in bad state.
    
    Change :
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 8f81aa329fc28565ab3476609973eff3b30601ef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 09:53:05 2017 -0700

    Klocwork issues for MRC RC based on CNL Release_81_00_218
    Partial check-in of the KlocworkIssues.
   
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit c8a76397d65886802f5ba49f784b2a42d05ea5cf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 07:26:16 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 7 for CNP-H A1
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit 1bcdb56e341e4f338abfb62e7371ca8898fb487f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 4 04:02:52 2017 -0700

    [PCH] Fix build error
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit ed3747cd4d3f9274f4bf2d82b88a6ba816fcdeba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 23:20:18 2017 -0700

    520433:[1504557554] Make Edk2 folder to the lowest priority of PACKAGES_PATH
    
    Change the order of content in PACKAGES_PATH so that packages in Edk2 folder has lowest priority.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit 2c6c34dd27bbbcb87df7e155fd6802f877eba12f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 22:13:32 2017 -0700

    520424:[NO HSD] Add Restricted tags for CPU PO and SV_HOOKS build flags
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S

commit b298e2b474237403713922b3178b6ae7d9f8934f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 18:52:32 2017 -0700

    520401:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 2:
    Delete pre-compiled tools in Edk2\BaseTools\Bin\Win32 and rebuild all base tools from source.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit 752cb89e5afe5d0072c86d914ad026537fb69a6e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 11:48:55 2017 -0700

    520219:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b11e269189aff94419ee3e439507b584d3d35446
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 09:00:44 2017 -0700

    520154:[220545387][CFL] PcdTxtEnable==1 should cause TxtImplemented to be set
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgBuildOption.dsc

commit 0354c617e80631a569944ae7f2e3286b5236e9ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 06:13:00 2017 -0700

    [PCH] Fix yellow bang observed in device manager for Pleasant Star & Stony beach Optane devices after enabling BIOS setting "PCIe Storage Dev on Port 9"  to "RST controlled"
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl

commit efc12c2440dde5037ba2e82d32cceb3c4c6ee643
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 03:08:40 2017 -0700

    [PCH] Report Trace Hub ACPI device

    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchTraceHub.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit 8eb72c169ccdcefb8fd95f80a012fa588bbad448
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 02:40:59 2017 -0700

    520066:Back out changelist 520058
    
    Errors are reported by one specific Teamcity agent (bithfbmap012-1), backout and invistigate.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit 45a21846eed518773fb2c64a0a1339e2325fdcee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 02:31:25 2017 -0700

	ISH Multiple PDT Capsule update support in BIOS Platform Sample Code
    

Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit c1c2f7cfd32b0d04f5087d82306ea44bef0bcda5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 02:09:37 2017 -0700

    520058:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 2:
    Delete pre-compiled tools in Edk2\BaseTools\Bin\Win32 and rebuild all base tools from source.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit 7a15733145e63d5210ea78cfa0fbacb31910d2ce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 22:28:18 2017 -0700

    Description/Solution: Update SA for CFL RC v7.0.9.xx review.
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h

commit 2d3fa424f5c872777288f3c174b9897d5e1ca8eb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 22:27:43 2017 -0700

    519991:[NO HSD] Fix CoffeeLake build error.
    Miss gSiPkgTokenSpaceGuid.PcdSiCatalogDebugEnable definition.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec

commit acecb00ac5b085bc56816754cc9f2d82c8f5784b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 21:10:26 2017 -0700

    [PCH] Update PCH for CFL RC review.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit d192d1f6854895fa1fce670cb743deedf807da7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 20:23:00 2017 -0700

    [PCH] PCH CRID Mode Enable and disable Option needs to be Hide out
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFvi.c
Intel/CannonLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFviInitLib.inf
Intel/CannonLakeSiliconPkg/Pch/Include/PchInfoHob.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcWithS3PrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c

commit d3fc3617f05251b27ea2b71b97a7563d83f718cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 19:56:46 2017 -0700

    519965:[NO HSD] Cleanup of TXT ACM structure and GUID definitions.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9aebaf47768b8213ce6daeb63b985464fb0be7d0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 19:13:52 2017 -0700

    Description/Solution: Fix FSP GCC build fail
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit 4bc0c6218d3bf54c0f9e67ad964232762e88ba54
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 18:47:20 2017 -0700

    Description/Solution: Clean up SKL/KBL related content for CFL/CNL SA RC
	Platform Affected: CNL, CFL, ICL

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.aslc
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/IgfxDsm.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

commit 88bfc2e463d14b1054a31f5564cb2ff34686db2e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 15:30:21 2017 -0700

    Early Write Timing Centering 2D Fails for LPDDR3 2133
    
    Problem:
    For CFL-U 43e systems with LPDDR3 @2133, failures has been seen in the Early Write Timing Centering 2D step.
    
    Solution:
    Previous changes temporarily increased the TAT for Read-to-Read Same Group and Different Group before each of the intial Write training steps. These increases to turnaround times should not be applied to LPDDR3.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit dfc6ac74433b04158598d858cef47e71292e3cc5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Aug 2 11:46:23 2017 -0700

    519785:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 395664ccd1999a873b54ae7024490016b35bf59f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 23:44:36 2017 -0700

    [CNL] BIOS build error in Intel\CannonLakeFspPkg\Library\PeiPolicyUpdatePreMemLib\PeiSaPolicyUpdatePreMem.c if SSA_FLAG enable
    [Description] MmaTest* not defined in MEMORY_CONFIG_NO_CRC
    [Solution] Correct the variable name does not match
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiEvLoaderLib/EvLoaderPeim.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c

commit 4a519c78ef9aeaaedbf25fbf419bad54b9cfb95e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 19:34:04 2017 -0700

    519520:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 1:
    Move all pre-compiled tools from BaseToolsWin32 to Edk2\BaseTools\Bin\Win32
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit ef7b5396d2694c034c36751fa4b9af22bba349b1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 11:46:12 2017 -0700

    519334:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 86fa35e153243014e738f3129e392d158c7451a5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 09:46:36 2017 -0700

    [PCH] Program new recipe to enable DMI x8
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf

commit 8e5d9fc64304f00b099bf72aefa902652c54f417
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 02:31:31 2017 -0700

    519158:Back out changelist 519139
    
    Several Teamcity settings need to be modified for this change, so roll it lback for now.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit 1e018b156ab838207fdfad1a8b17db978b9f0a4b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 01:41:57 2017 -0700

    519143:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504544992
    [Title] [CFL] Remove non-supported Memory Status in Dram Init Done with CSME HI 1.92 spec change
    [Solution] Remove non-supported Memory Status in Dram Init Done to align CSME HI spec.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h

commit 2d7bf119bcde014045e9518b350f28edb8485b03
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Aug 1 01:22:19 2017 -0700

    519139:[1504552337] Remove BaseToolsWin32 folder from 2017_Cannonlake stream
    
    Patch 1:
    Move all pre-compiled tools from BaseToolsWin32 to Edk2\BaseTools\Bin\Win32
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconBuild.bat

commit ce250cadddf928878808de2f3d97de7cc6676dbd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 16:10:48 2017 -0700

    [PCH] update power management programming flow
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit c7c61cdf01ebe588d248bbebe76d4d42b3d06d89
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 11:49:13 2017 -0700

    518889:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit a11fdbca70f29f2508e5dd3ba37d232b99e1b113
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 03:19:38 2017 -0700

    [PCH] Fix ASPM not programmed for NVMe-Remapped link.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchPciExpressHelpersLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPcieStorageRemapping.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

commit c0152a77b7ff30e3b799bd385d19b07e4d22b227
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 31 00:20:09 2017 -0700

    [PCH] Add debug assert when xHCI is disabled
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 90c073290e0106a578436c8eb7a65fefc908ac07
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 12 23:19:02 2017 +0800

    2017 BIOS CannonLake and CoffeeLake Reference Code v7.0.9.11

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/FivrConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 0c094e6d24fcb450760171ace8e2092a5cb7d8ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 20:28:12 2017 -0700

    Update FSP/RC version to 7.0.9.11 for CFL and 7.1.9.11 for CNL

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 90481e295a30447068bb88e01c66ea3d94387071
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 20:23:16 2017 -0700

    [PCH] USB3 device can not be detected on USB3 port
    XhciOcLock, XhciAcLock are disabled on external build, which causes failure in USB3 enumeration

Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 735c67ac1ecd8de36bfb3b98fb44ff949a44a09c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 22:13:32 2017 -0700

    Add tags for CPU PO and SV_HOOKS build flags
    
    ---

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S

commit d04660c1000be385dd7c79adf77b2dbc741e9ee7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:25:52 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 2df86f305244591cab223e90a4c5543b23bcc22e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:18:39 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 494d7733e0250e777fc62f4f52236f020f82415f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:02:59 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 77bdf096cd1a92fae673ca7d39e31276fb1a8347
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 11:46:22 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 750b4cd1fab88a58fb522196ad9dffc49ccf079c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 10:08:17 2017 -0700

    NVs offset update.

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c

commit 817a10c1c9ead18700943556247ea48428aa4ec9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jul 29 11:46:17 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 3e4f8356e7d6dbd0b4cd4247e16bfcea575cd81c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 11:54:13 2017 -0700

    Fix wrong programming value for PCH power management.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 136cde373d1e379e3947de9e42667d07ce16b0db
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 11:48:55 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit edbbd3d32b16277816e76c88b04c7b7b443fb99a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 09:12:18 2017 -0700

    Updating CFL Emmc and SDCard DLL values
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit 6160525147c4862f91072c044fb9eb47a5aa87d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 07:51:30 2017 -0700

    Fix PCIe NVME storage getting lost while running warm reset and S4 cycling test
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 010fe511ae9a4028d62cc95808460af39f602f22
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 06:51:38 2017 -0700

    Optimize the WRSDIS setting implementation for security recommendation
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchSpiCommonLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib/SpiCommon.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit f864c2cafb7d8794c1a4d608d511ce49b5030963
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 04:52:01 2017 -0700

    Fix build failure
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c

commit a0d3133075fd113014a71552ad28e30e7127c5a7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:55:22 2017 -0700

    Memory reserved for Trace Hub is double the required size for FSP boot.
    
    ---
    
    Core allocate aligned-memory service will allocate double of required size for base alignment, the memory overhead will be recycled back to memory map. However memory used by FSP would be marked as reserved, that can never take it back. Move memory allocation from Si (FSP) to platform (boot loader), and pass allocated base via policy for silicon to do following initialization.
    
    1. Move memory allocation from silicon to platform, add a policy/UPD that carries allocated memory base.
    
    2. Make trace memory to BWG default : PCH (64MB/64MB) / CPU (128MB/128MB) to handle memory allocation for SCRPD0[24] set even when TraceHubMode is disabled.
    
    3. Add trace hub memory check, if total (CPU+PCH) TH memory size over 512MB, enforce them to BWG default. ( PCH (64MB/64MB) / CPU (128MB/128MB))

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
Intel/CannonLakeSiliconPkg/Include/Library/SiPolicyLib.h
Intel/CannonLakeSiliconPkg/Include/Private/Library/PeiCpuAndPchTraceHubLib.h
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/SiPrintPolicy.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit bea42cb3f8f262da52153217b5cd68ce746a7945
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:50:01 2017 -0700

    HDA Controller RESET# shall not be asserted if HDA/iDisp codec not detected in SNDW mode.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 12b5833665d5a0754b8ea7543c7c85378beb9951
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:39:07 2017 -0700

    Description/Solution: Integrate latest CFL GOP 1069.
	Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit 4ee411573ea33b9d2ab282efb60dea523d50b684
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 23:56:52 2017 -0700

    Fix cAVS SRAMs ECC protection function broken at burst read(4 word read) mode
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsHda.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 5ffaa195956550315bee90ac2004f59b25f3fc83
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 17:26:37 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 6 for CNP-H A1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit 8b9f462d780683b216a110f4f72a7d838a89326b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:58:50 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 0b651033aa8aecd15786328b8c3018370854768b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:39:58 2017 -0700

    Fix system hangs when its enters into C10 with XDP disconnected
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit ce5b6bfa06818e08af1946ff31f4a572fdec5bf9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:32:13 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 4 for CNP-LP B1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit df599bec02e11f6065df5c80668ba5b2546c4403
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 00:58:18 2017 -0700

    Description: GFX PEIM display not comming.
    Solution: PEI Disply is dependent on pcode readiness and pcode is dependent on RESET_CPL. So PEI Display initialisation shoule be done after RESET_CPL.
    Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 7ae7c0d8d39289ab978931afcd6f3eaa35812992
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 13:49:48 2017 -0700

    [CFL][MRC] Update BDAT Schema within MrcFillRmtBdatStructure
    
    Due to lack of compatibility for the EvLoader with FSP based BIOS, the decision was made for CFL to publish the MRC RMT results through BDAT Schema.
    
    The BDAT Schema is being updated to Schema 6 for future compatibility with any further functionality for MRC results being published through BDAT (Margin 1D, 2D and/or Bit/Byte level results)
    
    The BDAT Enable is disabled by default, and will need to be enabled through the BIOS Setup menu, or through hardcoded value within the BIOS. Also, the Rank Margin Tool Training step must be enabled to receive the RMT data in BDAT.
    
    Additional Change:
    
    Re-enable RMT by default within SaSetup, the default was incorrectly set to disabled by default
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 0e578707b67331dbdb5c39434ef9aff2f0a93a33
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 12:09:53 2017 -0700

    [CNL][MRC] LP4 Retraining - device mapping not programmed.
    
    Changes:
    
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit feb4dd8548969a2d6650df3739430c1d027834b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 11:46:24 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit e7a94e16f1e5dadd3a37ab4ce628ce259bc79d3d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 09:38:22 2017 -0700

    [CNL][MRC] LP4 Retraining - device mapping not programmed.
    
    Changes:
    
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 94a1677aebc082c8870373de021430033b1a10fd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 06:54:13 2017 -0700

    DMI ORCE setting should be left at HW default state (disabled).
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchDmiRcLib.c

commit 094135ce801c43977cf62c6953d3216a9817d331
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 06:22:34 2017 -0700

    PmcDisableCf9ResetWithoutResumeWell() function had incorrect implementation
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c

commit 2d027e5c562efa1efd8a6aaac8bad243fcdf2f7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 00:54:17 2017 -0700

    Setup menu : Above 4GB MMIO BIOS assignment broken - take2
    
    ---

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit 72941d6003522db6c7011ea24d773ec1f9633ed6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 22:31:12 2017 -0700

    [Title] [CNL-U7][CNL-Y7][SECURITY]: BSOD observed while booting with SGX PRMRR values other than default value(32 MB)
    
    [Issue] Change the PRMRR value from 32 to 64, 128 or 256 and save. Reboot the system to OS and observe issue.
    
    [RootCause] Tolud/RemapBase/Limit registers are stored to original values when MrcFastBoot disabled.
    
    [Solution] 1. Remove save/restore Tolud/RemapBase/Limit registers. Those registers will be updated in every boot.
    
    2. Revert back MrcFastBoot disabled w/a.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 9dab0eacf1e421757d90a92c2fbecc65886ea6d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 20:09:03 2017 -0700

    Adding CNVi initialization and configuration additions
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiCnviPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsCnvi.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelper.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLibNull/PeiCnviPrivateLibNull.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLibNull/PeiCnviPrivateLibNull.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInterruptAssign.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 0b1d114f8db1370555e96792ed01cc02e82b6618
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 19:42:25 2017 -0700
    
    Description/Solution: Questions regarding FSP-M UPD values - some may need clarification, some may get modified (Not a Bug)

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit d881f9fc543aa017c9fd4c951e706be3e591a98b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 17:49:41 2017 -0700

    MRC Failure in Late command training on CNL U with DDR4 2R DIMMs at top frequency bins
    
    Issue:
    
    MRC fails LCT with new Micron Engineering samples on CNL U6
    
    PN: MTA16ATF2G64HZ-3G2EYES ( PC4-3200)
    
    Both channels and each channel separately on 1867.
    
    Root cause:
    
    Cache coherency issue between the the trained value of the PI's and the value from shifting the clock.  We eat into the tDQSS and Receive Enable margin.  At 1867 and high frequencies, we fail late command training due to not enough margin.
    
    Solution:
    
    Instead of relying on the register cache to store the trained value, we need to track this inside the MRC global data structure.  Added parameter for RcvEn, TxDq, and TxDqs.  ShiftDQPIs will use to store the trained value when UpdateHost == FALSE.  GetSet cache will reflect exactly what the register is programmed to.
    
    Other Changes:
    
    Removed an unused parameter on ShiftCh2Ch: SkipTx.
    
    Cleaned up ICL comments in MRC interfaces to BIOS as they are now separate platform packages.
    
    Default MiniBIOS to always read from SPD if DDR4 boards are detected.
    
    Removed IntControllerOut->TxVref[] as this was only used for LPDDR3 which is no longer POR.
    
    Removed LPDDR3 code from ShiftPIforCmdTraining()
    
    Remove Warm Reset Scrubbing message to CSME in DID as this is depracated for CFL.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPcr.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit 35325789a004695fd16ef065225373998542cbfd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 11:46:53 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 592c729ab58f3b1a94462b9d29bcd398c9388928
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 09:45:47 2017 -0700

    [MRC] Update Low Supply Enable configuration per MRC HAS 1.0
    
    Description:
    
    Step-specific instructions:
    
    ?         CNL C0, CNL-H 6+2 and earlier dies; also true for ICL-A0!
    
    Due to a bug, CTL and CMD should not enable LowSupEn:
    
    DdrCrCtlControls1.CTLLowsupEn = 0,
    
    DdrCrCtlControls1.CKELowsupEn = 0
    
    DdrCrCompCtl2.CTLLowsupEn = 0
    
    DdrCrCtlControls1.CMDLowsupEn = 0
    
    DdrCrCmdControls1.CMDLowsupEn = 0
    
    DdrCrCompCtl2.CMDLowsupEn = 0
    
    ?         CNL D0 and 8+2 dies (and for ICL starting w/ B0):
    
    DdrCrCtlControls1.CKELowsupEn = 0 <- CKE must have keep the levels higher than Vccio
    
    DdrCrCtlControls1.CTLLowsupEn = 0  // Must follow CKE since they have common COMP
    
    DdrCrCompCtl2.CTLLowsupEn = 0  // Must follow CKE since they have common COMP
    
    DdrCrCtlControls1.CMDLowsupEn = 1
    
    DdrCrCmdControls1.CMDLowsupEn = 1
    
    DdrCrCompCtl2.CMDLowsupEn = 1
    
    Changes:
    
    Disable low supply enable for C0 and lower steppings in ULT_ULX and P0 and lower settings for Dt/Halo and disable mainly for CTL and CKE.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit d1a4f0edae64a67e1baf2e3c1bca6c98cf35de12
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:10:59 2017 -0700

    Description/Solution: Integrate Debug DXE and PEI GOP for CNL/CFL/ICL.
	Platform Affected: CFL, CNL, ICL.

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCnlDebug.efi

commit e9375a8aadab99ef63765d862365c9819eb9493b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:05:30 2017 -0700

    Fix build fail
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit b7885862b0c32e4b01457c3077303d824ea9ba39
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:03:50 2017 -0700

    Fix build fail ...
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl

commit 381a4e0af71816d77b4e803024fc858e36de2691
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:30:09 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 6c73f387b296298da2228c57a4ace80e18de205f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:22:41 2017 -0700

    Update xHCI initialization and configuration
    
    ---

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 1c9b7928782cca04b29322240e555e7278eca67d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 02:44:42 2017 -0700

    Fix build fail.
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl

commit 43f4f4ca5dcc0b0c404d14363e18278f739aec25
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 01:40:36 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit 9a4674d2678de16e5a680b257f6c0c3689e47f90
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:59:28 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit bc52c0f1459150c2cd1ff8a8cb2dbaabdf612973
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:33:55 2017 -0700

    Update BIOS ID V97.1 and FSP/RC version 7.0.8.21
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c3fb66ec71f8d874168fa787a587d7575c8441a8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 20:07:15 2017 -0700

    Add Restricted tag to remove ICL information for CPU RC - Part2
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit 223796e9b98cffec77ae348cfb867798b46348b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 13:21:42 2017 -0700

    Fix SUT does not enter SLP_S0
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 7c0ba95918c562edc4c43729307c25342d4d5ccc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 11:46:40 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 993ab6dccdf52d8b716dc331236dabf78771703a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 08:02:07 2017 -0700

    Description/SOlution: Enable CLKREQ and apply SI-WA to enable PEG10/60 - correct PEG display issue.
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit 30527579d82821520fd82af386bcff21b6983b51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 00:23:13 2017 -0700

    Description/Solution: Questions regarding FSP-M UPD values - some may need clarification, some may get modified (Not a Bug)

Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit 08ab623d87a613f0eb9e51dfc01e37c10ca6c51b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 19:21:00 2017 -0700

    Description/Solution: Fixed issues for SA RC based on CNL Release_94_00_240
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c

commit 792cf2c98aa0b1298fa1a3bdebcacbd45992f59b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 15:20:33 2017 -0700

    Fix build error
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit 396f06552822272a6b2df90f465dca85dfb44c73
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:33:32 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 2be9377a55d0a7edc2ae440e02d3b22565f72599
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:28:27 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 6ae31507baac4aff7a6b7ea9820b0570fba9e260
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:02:13 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 893fbbda202f56e3bf20d4f84a0bba9201da68c0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 11:46:14 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4f7f1985085f9966e3ba479b8b22c2672f6d6ac9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 10:08:52 2017 -0700

    NVs offset update.

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/IshMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpCommon.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpSsdt.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 30ff70a187f433fbf0dcd1659b1f45f9fe1294b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 03:39:22 2017 -0700

    Clean up comments and definitions in MRC
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h

commit e45b3df5f2c746644beb63e40782cf4bb2d08905
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jul 22 11:46:17 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 591f1a404fda246fc19e443a1831997ee62f373b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 23:40:57 2017 -0700

    [CNL]: Multiple PDT Capsule update support for ISH

Intel/CannonLakeSiliconPkg/Me/Include/IshMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 00a6d7cff4ddeac041fa7e692c109a650cc9c57a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 12:29:39 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit aa319b6f42924c11c0a7ccee3a6dffb6af80d616
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 11:46:14 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9c37b1fce827313844e0b5cdb766bee185843fbc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 10:59:16 2017 -0700

    Description/Solution: WOPCM programming need to be independent of PAVP feature.
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

commit c73becdc6d615bc7aa71d0b3f95eae6a6cb8450e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 10:29:11 2017 -0700

    Fix SATA drives not detected with NVME drive in PCIe Slot 1 or Slot 2
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmRstPrivateLib/PeiDxeSmmRstPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPcieStorageRemapping.c

commit c598144c4179fdc76944223b5da38cd2356928dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 22:25:25 2017 -0700

    Description/Solution: Add per-port CTLE override control to PEG policy values.
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit ca596c48b835be62e0d141241725c2e8d9461472
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 18:53:41 2017 -0700

    Add Restricted tag to remove ICL information for CPU RC
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit e497fcedd76bae948d547139551ef3898e425099
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 11:46:08 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9a5341ab405675d8802280b04dabeda5653c8de9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 10:50:18 2017 -0700

    Fix Thunderbolt enumeration is failing with ASPM enabled
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 12d6a81f56c3c057fc8a3243bdf579309d7a3bd4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 00:43:53 2017 -0700

    [MRC] Command Voltage Centering Fix, Memory Alias DIMM Capacity check Error Fix, MiniDVP 432 fix
    
    ---
    
    Cover the following:
    
    1 - Command Voltage Centering Fails with 1/2 channels populated on LPDDR4 and code clean
    
    Changes:
    
    Calculate margin value also with non existing bytes by mistake ... Need to check if Byte is Exist.
    
    2 - Fix Memory Alias DIMM Capacity check Error
    
    SPD shows capacity for x16 channel, but our channel width is x32. Need Multiply DIMM Capacity by two in LPDDR4.
    
    3- Mini DVP fix for support 432b when channel 0 doesnot exist
    
    Need to support 432b also if channel 0 does not exist, Need to read SPD for channel 1 in this case

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 0462871d9379490d383e11fb5e1c31cfd021235f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 23:09:40 2017 -0700

    Description/Solution: Create a Private Library for CpuTraceHub for easier maintenance.
	Platform Affected: CNL, ICL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/PeiCpuTraceHubLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit c41693b525060fd647ca8ff1566849d97c8d6a2c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 17:04:11 2017 -0700

    Extended copyright to 2017 as per RC review feedback.
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgPei.dsc

commit 7aa14dd2ea72003f2fff35fb7c7c9eae2b6628eb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 15:50:11 2017 -0700

    [MRC][Non-Target ODT usage model is busted as there is no logic that forces all ranks to go into Self Refresh together]
    
    Issue:
    
    MRC uses Non-Target ODT when the non-target rank goes into self refresh.
    
    DDR4 spec says there is no termination when the rank is in self refresh.
    
    Solution:
    
    Change DDR4 ODT Matrix for 1DPC to assert ODT on the target rank.
    
    This prevents MC from putting the non-target rank into SR, breaking its termination.
    
    For 2DPC we already use ODT pin on the non-target DIMM.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit adf052bdf7f67f3406d6e8f07d843c975b9a5a42
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 11:47:00 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c0ee6bedc54a853ae99537168ae5f2589633ccdd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 07:13:17 2017 -0700

    Add user options for configuring FIVR cfg registers
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/FivrConfig.h

commit e604d6c37763ce3070f6ec73ca6b53c8f4ce77ac
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 06:02:01 2017 -0700

    Description/Solution: Remove unnecessary platform tags / codes in CannonLakePlatSamplePkg.
	Platform Affected: CNL
	
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.inf

commit 11d7b695f4aaa1afd3893e5f7a30740281382eed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 03:37:31 2017 -0700

    Description/Solution: Fixed ASCII issue.
	Platform Affected: CNL, ICL

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl

commit bc342ff09e268c04352a155a46332ac3874b361a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 03:36:51 2017 -0700

    Provide BIOS control to disable and enable System acceleration with Optane Memory
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSata.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c

commit e6ffb119870436b242d2f0da78066482b515eda1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:56:52 2017 -0700

    Description/Solution: Use _DSM method to pass LTR information from BIOS to IPU driver.
	Platform Affected: CNL, ICL

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl

commit 2bdbb24dff95c691fa46aeafff896dead7cab939
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:46:58 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 171d71a2265e042d824c3a62db25112ea9b78868
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:13:21 2017 -0700

    Update FSP/RC to 7.0.7.31
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8e85e636355539d38546071adadfa523792407a5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 01:54:24 2017 -0700

    Fix display is not observed after performing warm reset from OS at CNL platform
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 12c06a740968e395558ed7e2cb2c8b000eca8c42
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 21:30:57 2017 -0700

    Add condition check to prevent from overflow of array accessing
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c

commit 6cfe740d773b650a869e475c6a20c5b728056c31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 12:39:51 2017 -0700

    Increase GB for RxBias training
    
    Based on SKL learning - need to increase guard band on power training selection of RxBias (IComp, RComp search) to ensure smooth behavior across temperature corners. Currently guard band is 1, need to increase to 3.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit a25a3cba3f9a58d1ced6ad3b99101d4f73e09ddf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 11:46:19 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit e1f301e2eb6de2665c28643c252e50fa643f2d41
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 02:39:57 2017 -0700

    Add condition check to prevent from overflow of array accessing
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit aa22b7a4c4a453c659067ed321c097ddced8ef5b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 02:18:57 2017 -0700

    eMMC  OCP Clock Gating Enable to be set to 1 but set to 0 only on CNL PCH
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit b5f52422431d900938a6acfac035bdb7708ca4a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 00:59:03 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 9916535df8aa049d000a174b980096426fd0e7f5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 23:57:58 2017 -0700

    Description/Solution: Program new recipe to enable DMI x8.
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit 7cc54659e371364378af5e34291f68c3b07be8ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 23:13:51 2017 -0700

    Description/SOlution: Enable CLKREQ and apply SI-WA to enable PEG10/60 - correct PEG display issue.
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPcieInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PciExpressInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.inf

commit 40fccd86740bb8c5a39b468ab8020e1dc7b1a79c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 13:30:50 2017 -0700

    Fixed incorrect TXT ACM version # in SMBIOS.
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
Intel/CannonLakeSiliconPkg/Cpu/Include/TxtInfoHob.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/Include/SiFvi.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFvi.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFviInitLib.inf

commit b325891aebec4653981c21c1247db458a27b8cd5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 11:46:22 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit ce98481baf2b41379486cb784bd06ef8edc69944
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 09:22:19 2017 -0700

    [PCH] Update HSIO Chipsetinit Version 3 for CNP-LP B1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit e943347478785be3768d4fc8e8a696ed683f7be8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 23:22:31 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit 537015936b12d21bf03693797a50c731a3f74979
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 23:14:56 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit bd60bc80c7c46b02f4262bb9ea9469552d51f48a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 20:53:10 2017 -0700

    Check and update Pch registers in BaseResetSystemLib
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c

commit dd6409a4fc657057e055e08dcd373040e0b64eb6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 19:10:22 2017 -0700

    Description/Solution: Fixed issues for SA RC based on CNL Release_94_00_240
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c

commit 9e1113f19f152b249e386ad5e35a0d9bf74e293d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 12:02:40 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 9d95957cce6eadb500ca59d13230e81be1d83b81
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 12:02:11 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit e69616eaf90646a445491051e0b448ed5fc1d9cd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 07:40:46 2017 -0700

    Update FSP/RC IDs to 7.0.7.10
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit a7eff9f1b90f3de59d2b78617afeeffa42d7d32b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 01:54:50 2017 -0700

    Set CFL_SIMICS to be Restricted
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit d12b64611bf022b32fc9191ea0d66f1ac334e91c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 00:06:42 2017 -0700

    Enable back PPD for LPDDR4 and disable ReTraining for B step units
    
    ---
    
    Cover the following HSD's
    
    - Enable back PPD for LPDDR4
    
    Changes:
    
    - Enable back PPD for all LPDDR4 while disable ReTraining for Y4, (HW issue with CpuSteeping<=1)

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

commit 736f1853edf59ce5048ec2576d83ec5b8c5774c4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 17:34:58 2017 -0700

    [MRC] Enable RxDqs P/N Training
    
    Silicon bug was found where the inputs to P and N strobes are flipped.
    
    Re-enable the RxDqs P/N Training, and handle the strobe inversion in HAL.
    
    Other Changes:
    
    Revert the TxFifo Changes from previous checkin regarding MaxDec Calculation.
    
    Need more testing with LP4.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 7cc755f095258161d57381cc9b89695379eedee9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 15:00:57 2017 -0700

    [MRC] CNL - Rank ovr and Rank Val are not programmed for basic training steps
    
    Issue:
    
    Rank override CR's are not programmed in basic training steps.
    
    Failing case observed:  fail in sense amp offset training when only ranks 2/3 are populated.
    
    Changes:
    
    SenseAmpOffsetTraining() will look for the first populated rank in the system.  It will use this rank for the RankOverrideVal when setitng RankOverrideEn.
    
    Added RankOverrideEn and RankOverrideVal into ReadMprTraining()
    
    Other bug fix:
    
    Fixed a bug in Write Leveling Flyby where the TxFifo pointer separation is not maintained.
    
    Disabled WriteDriveStrengthUpDn training due to a Divide by 0 exception.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 4fdb13b97ef72679edb7fe6b6a43d04712699db7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 14:32:07 2017 -0700

    [CNL][MRC] BIOS Hangs with MRC failure when Scrubber is executed on LPDDR4
    
    Issue:
    
    MRC Scrubber detects test errors when executing on LPDDR4.  This returns Error to the call table and then returns error to PEI Core and hangs with assert.
    
    Root Cause:
    
    Because  we enable refresh FSM, MC initiates DqsOscillator which requires a MR read.  This leads to REUT thinking it has an error even though it only is sending Writes.
    
    Solution:
    
    Ignore CPGC error status for ECC scrubber.
    
    Fixes pulled in from ICL:
    
    Disable RTT_WR during JEDEC Write Leveling.
    
    Use Io[Write,Read]16 when setting MRC failure indication to the post code so it doesn't come up as 0xDD80.
    
    Remove some loops in ReadMprTraining and use GetSet multicast.
    
    Update to Stub and CTE to return a remaindor in U64DivU64.
    
    Fix the _HSH for DqOdtUpDnOff so it properly identifies as a signed field.
    
    SetDimmParamValue() is switched to use MrcWriteMRS() for DDR4 since it passes a Rank array instead of a DIMM array.
    
    ChannelEHash should only be set if all 4 channels are present.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/MrcMcRegisterCnl1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit c6e328c5a02636fafbd39ef352fc1d45d83673f8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 03:56:37 2017 -0700

    Fixed HECI Interrupt Delivery Mode(HIDM) Lock check Failure.

Intel/CannonLakeSiliconPkg/Me/Include/MeChipset.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c

commit c23730a63801046f0c837ff61e7db17fe4de8f1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 02:48:16 2017 -0700

    Fix all PMC messages sent from ASL fail
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 1e1987bbf5f47718cfd79fd662a8ff386f4e4a6a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 00:56:32 2017 -0700

    Description/Solution: Fixed issues for SA RC based on CNL Release_94_00_240
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c

commit 0c5f43fbb3cbcccf0d32790a07e2e65b51f53b12
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 22:34:08 2017 -0700

    The ICC support was defined in PCH BS instead of CSME FAS.

Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit a8ac58372662ef1da40140aa99fa0247005c49ef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 19:19:37 2017 -0700

    Update ME content for RC review.

Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 693134d6d2f405b8730e2a5a1a1d78de068b4004
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 15:02:04 2017 -0700

    [CNL][MRC] LP4 Retraining - device mapping not programmed. -  Partial check-in.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 9059043c98cc76aa3f26998f611c2973cee4b80d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 13:46:40 2017 -0700

    [CNL] SGX seal/unseal across S4 is failing
    
    [Issue/Feature Description]
    
    Running power tests using the FVT tool on Windows 10, we see that the seal/unseal S4 test is failing.
    
    [Resolution]
    
    -Update Non-production worthy BIOS Guard SE SVN to 0x0
    
    [Impacted Platform]
    
    All
    
    [Customer visible]
    
    No
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/Include/BiosGuard.h

commit 94030b7c847606b57153425215a8eeb672feddca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 12:45:52 2017 -0700

    [CNL][MRC] LP4 Retraining - device mapping not programmed. -  Partial check-in.
    
    Changes:
    
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    Note: This check-in is related to 507807 . In this check-in writing zero into the DELTADQSDEVUSEMAP register.
    
    After issue is root caused we write the exact value
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit f95679d42be71fa9735030e6796cbbeadba9f359
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 02:50:39 2017 -0700

    Update PCH definition comments for RC change history
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h

commit 0f4f49805887ee00d835e6378d92b10046295651
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 14:10:00 2017 -0700

    [CNL FSP]SkipMpInit function didn't cover all the steps
    
    [description] Add missing SkipMpInit check
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

commit d15e55812991d7b881ef6723eebeb39083191a46
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 03:52:02 2017 -0700

    Update format of ChangeList.h for Doxygen and add Restricted tag to remove ICL information for CPU RC
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit f3358f276c3020f6915b25477968424ac9895e4a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 03:27:14 2017 -0700

    Remove SV tags in CpuPowerMgmtBasicConfig.h
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h

commit 8b67a6cfa07625d803c28ef8b30cc93cc5c29565
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 03:09:29 2017 -0700

    Update: CpuId for CFL S 4+2
    
    MRC Updates reverted back
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 2395b97c4c167c953a3926a9128bfd6665a3b509
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 02:00:25 2017 -0700

    Fix MMIO resource of serialIO devices incorrect when accessing above 4G
    
    ---

Intel/CannonLakeSiliconPkg/Include/PcieRegs.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit b2b227a2bb6c677aae69cade886d681993db1269
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 22:15:17 2017 -0700

    Description/Solution: Refactor CannonLakeSiliconPkg\SystemAgent\SaInit\Dxe\SwitchableGraphicsInit.C
    Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgAcpiTablesPch.inf
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgDgpuPch.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpCommon.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpSsdt.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgUlx.asl
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.h

commit 64d4fe4afa85b32d954e800a0a4a628f44ea9a49
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 14:50:17 2017 -0700

    Updating comments based on code review feedback for  BIOS configuration needed for PS_ON
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h

commit 0d6c0a7b1435896073a15ca9b499a37e02bde8ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 07:58:34 2017 -0700

    DdrMiscControl 1 & 2 are misprogrammed when only 1 channel is populated on DDR4
    
    ---
    
    Change:
    
    WriteMAX value to rx_analogen_grace_cnt also when channel 1 does not exist.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 0f9da54b56be3d11a9a0452142e0e956054e575d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 02:24:29 2017 -0700

    Fix Display Audio Codec is not enumerating at CNL platform
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 7268d3ac53c50caa22dfd7862e9d9bb0c1e804a3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 02:20:20 2017 -0700

    Restructured Rtd3 code for SATA and NVMe devices
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl

commit 214b11f9f8833c2dec66c492e6ad4f79d2d4eec5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 14:05:31 2017 -0700

    [MRC] Depracate CmdTriStateDis from CNL onwards
    
    Description :
    
    Based on the IP changes, Command Tristate must be enabled always in functional mode.
    
    Remove all input control for CmdTriStateDis in CNL MRC.
    
    Keep the spot in MrcInterface.h marked as reserved to keep alignment with CFL.
    
    Changes:
    
    removed the Command tristate enable / disable option from CNL code and enabling the command tristate allways after training.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 945f705bed96ad7cd2d69584fdedbdcf82caa07c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 13:36:44 2017 -0700

    [CNL][MRC] Update CAPID0_B.PLL_REF100_CFG code based on design description update
    
    Description :
    
    Currently MRC is limiting the ratio of the 100 PLL based on the old description.  This limits the frequency to 2600 MHz.
    
    MRC should check PLL_REF100_CFG to determine if we should allow 100MHz PLL,  Then it should use the MAX_F_ fuses to limit the ratio of PLL 100 as with PLL 133.
    
    If we are in Overclocking mode, our limit should be that of hardware 5866 MHz.
    
    PLL 100 is not POR, and an OC feature.  Thus the priority of this is low.
    
    Changes:
    
    PLL_REF100_CFG considered as bollean instead of Max frequency capable values. PLL 100 or PLL 133 ratio or frequencies considering from the MAX_F values.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 71264db6261e1d1f814f67514a4e5b80909c33c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 13:22:38 2017 -0700

    Update for 7.0.9.11.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

commit c20d40ec77d48270eaa84ed0b46a2717b47a05e9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 13:20:53 2017 -0700

    Update for 7.0.9.11.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit b64178e76c54384e39d1661920f655439c5d4ddf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 12:49:58 2017 -0700

    [MRC] Depracate CmdTriStateDis from CNL onwards
    
    Description :
    
    Based on the IP changes, Command Tristate must be enabled always in functional mode.
    
    Remove all input control for CmdTriStateDis in CNL MRC.
    
    Keep the spot in MrcInterface.h marked as reserved to keep alignment with CFL.
    
    Changes:
    
    removed the Command tristate enable / disable option from CNL code and enabling the command tristate allways after training.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 0df30f6389bcfaad0f1d0845badea3b8cb070da8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 11:31:19 2017 -0700

    [CNL][MRC] Update CAPID0_B.PLL_REF100_CFG code based on design description update
    
    Description :
    
    Currently MRC is limiting the ratio of the 100 PLL based on the old description.  This limits the frequency to 2600 MHz.
    
    MRC should check PLL_REF100_CFG to determine if we should allow 100MHz PLL,  Then it should use the MAX_F_ fuses to limit the ratio of PLL 100 as with PLL 133.
    
    If we are in Overclocking mode, our limit should be that of hardware 5866 MHz.
    
    PLL 100 is not POR, and an OC feature.  Thus the priority of this is low.
    
    Changes:
    
    PLL_REF100_CFG considered as bollean instead of Max frequency capable values. PLL 100 or PLL 133 ratio or frequencies considering from the MAX_F values.
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

commit 984ff0d1839c1b17f8561ebb634a9e89de514de8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 07:30:31 2017 -0700

    Update for 7.0.9.11.

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit ab89a719d0e897a9ca8f95d0bece110d2c35dbce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 07:04:14 2017 -0700

    Update BIOS ID to V95.01 and FSP/RC IDs to 7.0.6.11
    
    ---

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f1c6192cecdd5a9fcc891dce33337d97eba38ddf
Merge: 9e8c847f 564fa959
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 19:27:52 2017 +0800

    2017 BIOS CannonLake and CoffeeLake Source Code v7.0.6.14

commit 564fa959391c8f08daf970340b885c7c9890a21d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 16:06:19 2017 +0800

    Update for 7.0.6.14 Post Build

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.nasm
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/PlatformGcc.inc
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h

commit 88c1b862930207b88835d4f7ef3ae2ae88840015
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 00:53:12 2017 -0700

    Update for 7.0.6.14

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit c97c2b4e1fabf8e87cab469866bd674be58c339b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 00:31:08 2017 -0700

    Update BIOS ID to be V95.4 and FSP/RC to be 7.0.6.14

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit d269ed845b288e150428f1c3d60a3a3f2b56cef5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 19:59:11 2017 -0700

    Description/Solution: Fixed issues for SA RC based on CNL Release_94_00_240
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c

commit 33a96390a98c209e420c74e47200b9249e9c1bfa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 19:56:52 2017 -0700

    Correct comments and definitions in MRC

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchLimits.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h

commit 8cf5881052b37075ffeb433d9b26fc6f648378ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:04:55 2017 -0700

    Update for 7.0.6.14

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit cb13f2a9b39de106269095080711636283921f00
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 21:27:51 2017 -0700

    Add Restricted tag to remove ICL information for CPU RC

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit a8472c6415964762b2598834924e5660b715d227
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:37:44 2017 -0700

    Fixed CI build error

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c

commit 18affe096c6fa5568bae8612b88ec43bce9ae1e5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 01:31:04 2017 -0700

    Update for 7.0.6.14

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 07bb3c8c357d190e8e2e9fa63929c24cadd68a27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 01:25:53 2017 -0700

    Add condition check to prevent from overflow of array accessing for Klocwork issues.

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c

commit 6609587d17fc6ec1c0ef26c59b8eca3ffab8aead
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 00:04:54 2017 -0700

    Update BIOS ID to be V95.3 and FSP/RC to be 7.0.6.13

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit e864080aefa0a72a7b029871cfd102dc2a38eed9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 04:49:18 2017 -0700

    Update for 7.0.6.14

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit a780bc9cda58709db7af17b0ad18a3ed564f4097
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 22:14:02 2017 -0700

    CNL BIOS: Support for new ICC contect which is aligning with CSME FAS.

Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 3f16cb1251d4436abeb4d87bee66223730bbe3a8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 21:50:18 2017 -0700

    Update for 7.0.6.14

Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 2e95189570f479e2444fd41f0301a795f20edd97
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 20:19:23 2017 -0700

    Description/Solution: Fixed issues for SA RC based on CNL Release_94_00_240
	Platform Affected: CNL

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c
