# rv32i single-cycle Verilog Project

(_incomplete!_)
This is a minimal implementation, of the David Patterson's "Computer Organization and Design" single-cycle core.
