Analysis & Synthesis report for myoFPGA
Thu Feb 16 22:23:55 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: oneshot:os
 14. Parameter Settings for User Entity Instance: oneshot:os2
 15. Parameter Settings for User Entity Instance: counter:c
 16. Parameter Settings for User Entity Instance: spi_master:spi
 17. Port Connectivity Checks: "spi_master:spi"
 18. Port Connectivity Checks: "counter:c"
 19. Port Connectivity Checks: "delay_ctrl:dc"
 20. Port Connectivity Checks: "oneshot:os2"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb 16 22:23:55 2017       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; myoFPGA                                     ;
; Top-level Entity Name           ; spi_system                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 129                                         ;
; Total pins                      ; 19                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; spi_system         ; myoFPGA            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                   ; Library    ;
+----------------------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+------------+
; spi_system/synthesis/spi_system.v                              ; yes             ; User Verilog HDL File  ; /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v                              ; spi_system ;
; rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd ; yes             ; User VHDL File         ; /home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd ;            ;
; rtl/blinker.v                                                  ; yes             ; User Verilog HDL File  ; /home/letrend/workspace/myoFpga/rtl/blinker.v                                                  ;            ;
; rtl/delay_ctrl.v                                               ; yes             ; User Verilog HDL File  ; /home/letrend/workspace/myoFpga/rtl/delay_ctrl.v                                               ;            ;
; rtl/oneshot.v                                                  ; yes             ; User Verilog HDL File  ; /home/letrend/workspace/myoFpga/rtl/oneshot.v                                                  ;            ;
; rtl/counter.vhd                                                ; yes             ; User VHDL File         ; /home/letrend/workspace/myoFpga/rtl/counter.vhd                                                ;            ;
+----------------------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 79             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 136            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 13             ;
;     -- 5 input functions                    ; 10             ;
;     -- 4 input functions                    ; 11             ;
;     -- <=3 input functions                  ; 102            ;
;                                             ;                ;
; Dedicated logic registers                   ; 129            ;
;                                             ;                ;
; I/O pins                                    ; 19             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 129            ;
; Total fan-out                               ; 809            ;
; Average fan-out                             ; 2.67           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                              ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name        ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------+--------------+
; |spi_system                ; 136 (0)           ; 129 (0)      ; 0                 ; 0          ; 19   ; 0            ; |spi_system                ; spi_system   ;
;    |blinker:b|             ; 45 (45)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |spi_system|blinker:b      ; work         ;
;    |counter:c|             ; 30 (30)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |spi_system|counter:c      ; work         ;
;    |delay_ctrl:dc|         ; 24 (24)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |spi_system|delay_ctrl:dc  ; work         ;
;    |oneshot:os|            ; 1 (1)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |spi_system|oneshot:os     ; work         ;
;    |spi_master:spi|        ; 36 (36)           ; 55 (55)      ; 0                 ; 0          ; 0    ; 0            ; |spi_system|spi_master:spi ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; N/A    ; Qsys         ; 15.1    ; N/A          ; N/A          ; |spi_system     ; spi_system.qsys ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; spi_master:spi|di_reg[4..31]           ; Stuck at GND due to stuck port data_in ;
; spi_master:spi|core_clk                ; Merged with spi_master:spi|core_n_clk  ;
; counter:c|temp[30,31]                  ; Lost fanout                            ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 77    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; blinker:b|running                      ; 3       ;
; spi_master:spi|core_n_ce               ; 8       ;
; spi_master:spi|core_n_clk              ; 4       ;
; delay_ctrl:dc|delay_intern[3]          ; 5       ;
; spi_master:spi|spi_2x_ce               ; 3       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |spi_system|spi_master:spi|state_reg[1]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |spi_system|delay_ctrl:dc|delay_intern[4] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |spi_system|blinker:b|pos[2]              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |spi_system|blinker:b|count[2]            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |spi_system|blinker:b|count[22]           ;
; 4:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |spi_system|spi_master:spi|sh_reg[11]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |spi_system|spi_master:spi|sh_reg[3]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: oneshot:os ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: oneshot:os2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:c ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; counter_width  ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_master:spi ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 32    ; Signed Integer                     ;
; CPOL           ; '0'   ; Enumerated                         ;
; CPHA           ; '0'   ; Enumerated                         ;
; PREFETCH       ; 2     ; Signed Integer                     ;
; SPI_2X_CLK_DIV ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_master:spi"                                                                                                           ;
+---------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity         ; Details                                                                                                  ;
+---------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; di_i          ; Input  ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 32 elements in the same dimension  ;
; do_o          ; Output ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 32 elements in the same dimension  ;
; do_o          ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; di_req_o      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wr_ack_o      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; do_valid_o    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sck_ena_o     ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sck_ena_ce_o  ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; do_transfer_o ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wren_o        ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rx_bit_reg_o  ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; state_dbg_o   ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; core_clk_o    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; core_n_clk_o  ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; core_ce_o     ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; core_n_ce_o   ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sh_reg_dbg_o  ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:c"                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; count[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count[25..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delay_ctrl:dc"                                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; delay     ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "delay[7..4]" have no fanouts                     ;
; write     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; writedata ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oneshot:os2"                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; edge_sig  ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "edge_sig[3..2]" will be connected to GND. ;
; level_sig ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "level_sig[3..2]" have no fanouts                     ;
; level_sig ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 129                         ;
;     ENA               ; 30                          ;
;     ENA SCLR          ; 47                          ;
;     plain             ; 52                          ;
; arriav_lcell_comb     ; 137                         ;
;     arith             ; 61                          ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 8                           ;
;     normal            ; 76                          ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 13                          ;
; boundary_port         ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 4.60                        ;
; Average LUT depth     ; 2.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Feb 16 22:23:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myoFPGA -c myoFPGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file spi_system/synthesis/spi_system.v
    Info (12023): Found entity 1: spi_system File: /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
    Info (12022): Found design unit 1: spi_master-rtl File: /home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd Line: 215
    Info (12023): Found entity 1: spi_master File: /home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd Line: 173
Info (12021): Found 2 design units, including 1 entities, in source file rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd
    Info (12022): Found design unit 1: spi_slave-rtl File: /home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd Line: 182
    Info (12023): Found entity 1: spi_slave File: /home/letrend/workspace/myoFpga/rtl/spi_master_slave/trunk/rtl/spi_master_slave/spi_slave.vhd Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file rtl/blinker.v
    Info (12023): Found entity 1: blinker File: /home/letrend/workspace/myoFpga/rtl/blinker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/delay_ctrl.v
    Info (12023): Found entity 1: delay_ctrl File: /home/letrend/workspace/myoFpga/rtl/delay_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/oneshot.v
    Info (12023): Found entity 1: oneshot File: /home/letrend/workspace/myoFpga/rtl/oneshot.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file rtl/counter.vhd
    Info (12022): Found design unit 1: counter-Behavioral File: /home/letrend/workspace/myoFpga/rtl/counter.vhd Line: 14
    Info (12023): Found entity 1: counter File: /home/letrend/workspace/myoFpga/rtl/counter.vhd Line: 6
Info (12127): Elaborating entity "spi_system" for the top level hierarchy
Info (12128): Elaborating entity "oneshot" for hierarchy "oneshot:os" File: /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v Line: 29
Info (12128): Elaborating entity "delay_ctrl" for hierarchy "delay_ctrl:dc" File: /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v Line: 43
Info (12128): Elaborating entity "blinker" for hierarchy "blinker:b" File: /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v Line: 51
Info (12128): Elaborating entity "counter" for hierarchy "counter:c" File: /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v Line: 56
Info (12128): Elaborating entity "spi_master" for hierarchy "spi_master:spi" File: /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v Line: 74
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/letrend/workspace/myoFpga/spi_system/synthesis/spi_system.v Line: 10
Info (21057): Implemented 194 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 175 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1219 megabytes
    Info: Processing ended: Thu Feb 16 22:23:55 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:35


