#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Dec 17 16:46:45 2025
# Process ID         : 18448
# Current directory  : C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log Top_LIFT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_LIFT.tcl
# Log file           : C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.runs/synth_1/Top_LIFT.vds
# Journal file       : C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : Mario
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12650H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16865 MB
# Swap memory        : 2322 MB
# Total Virtual      : 19187 MB
# Available Virtual  : 4005 MB
#-----------------------------------------------------------
source Top_LIFT.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/utils_1/imports/synth_1/Top_LIFT.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/utils_1/imports/synth_1/Top_LIFT.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_LIFT -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1193.398 ; gain = 495.613
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'code' is neither a static name nor a globally static expression [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Top_LIFT' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:17]
INFO: [Synth 8-3491] module 'Entradas' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:4' bound to instance 'inst_Entradas' of component 'Entradas' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Entradas' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:13]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/SYNCHRNZR.vhd:3' bound to instance 'Inst_Sincronizador' of component 'SYNCHRNZR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:41]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/SYNCHRNZR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/SYNCHRNZR.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_Detector' of component 'EDGEDTCTR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:49]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/EDGEDTCTR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/EDGEDTCTR.vhd:13]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/SYNCHRNZR.vhd:3' bound to instance 'Inst_Sincronizador' of component 'SYNCHRNZR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:41]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_Detector' of component 'EDGEDTCTR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:49]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/SYNCHRNZR.vhd:3' bound to instance 'Inst_Sincronizador' of component 'SYNCHRNZR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:41]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_Detector' of component 'EDGEDTCTR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:49]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/SYNCHRNZR.vhd:3' bound to instance 'Inst_Sincronizador' of component 'SYNCHRNZR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:41]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/EDGEDTCTR.vhd:4' bound to instance 'Inst_Detector' of component 'EDGEDTCTR' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Entradas' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Entradas.vhd:13]
INFO: [Synth 8-3491] module 'Timer_Lift' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/Timer_Lift.vhd:5' bound to instance 'inst_Timer_Lift' of component 'Timer_Lift' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Timer_Lift' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/Timer_Lift.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Timer_Lift' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/Timer_Lift.vhd:13]
INFO: [Synth 8-3491] module 'Timer_Puerta' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/Timer_Puerta.vhd:5' bound to instance 'inst_Timer_Puerta' of component 'Timer_Puerta' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Timer_Puerta' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/Timer_Puerta.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Timer_Puerta' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/Timer_Puerta.vhd:13]
INFO: [Synth 8-3491] module 'Controlador' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/FSM.vhd:5' bound to instance 'inst_Controlador' of component 'Controlador' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Controlador' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/FSM.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Controlador' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/FSM.vhd:31]
INFO: [Synth 8-3491] module 'Animacion_Puerta' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Animacion_Puerta.vhd:5' bound to instance 'inst_Animacion' of component 'Animacion_Puerta' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Animacion_Puerta' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Animacion_Puerta.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Animacion_Puerta' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Animacion_Puerta.vhd:18]
INFO: [Synth 8-3491] module 'Visualizador' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd:5' bound to instance 'inst_Visualizador' of component 'Visualizador' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:172]
INFO: [Synth 8-638] synthesizing module 'Visualizador' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd:25]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/decoder.vhd:26' bound to instance 'Inst_Decoder' of component 'decoder' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd:58]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/decoder.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/imports/new/decoder.vhd:33]
INFO: [Synth 8-3491] module 'Control_Leds' declared at 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Control_Leds.vhd:4' bound to instance 'Inst_Leds' of component 'Control_Leds' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Control_Leds' [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Control_Leds.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Control_Leds.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Control_Leds' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Control_Leds.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Visualizador' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Visualizador.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Top_LIFT' (0#1) [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sources_1/new/Top_LIFT.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.512 ; gain = 604.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.512 ; gain = 604.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.512 ; gain = 604.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1302.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/constrs_1/imports/VHDL/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/constrs_1/imports/VHDL/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/constrs_1/imports/VHDL/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_LIFT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_LIFT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1375.734 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.734 ; gain = 677.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.734 ; gain = 677.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.734 ; gain = 677.949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_reg' in module 'Controlador'
INFO: [Synth 8-802] inferred FSM for state register 'estado_reg' in module 'Animacion_Puerta'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                cerrando |                           000010 |                              001
                subiendo |                           000100 |                              010
                 bajando |                           001000 |                              011
           llegada_freno |                           010000 |                              100
                abriendo |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_reg' using encoding 'one-hot' in module 'Controlador'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                cerrando |                              001 |                              001
                abriendo |                              010 |                              010
                     fin |                              011 |                              011
           espera_soltar |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_reg' using encoding 'sequential' in module 'Animacion_Puerta'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.734 ; gain = 677.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input   24 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1378.059 ; gain = 680.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1519.066 ; gain = 821.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1542.008 ; gain = 844.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1542.699 ; gain = 844.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_LIFT    | inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    56|
|3     |LUT1   |     2|
|4     |LUT2   |    85|
|5     |LUT3   |   117|
|6     |LUT4   |    75|
|7     |LUT5   |    30|
|8     |LUT6   |    47|
|9     |MUXF7  |     2|
|10    |SRL16E |     4|
|11    |FDCE   |   159|
|12    |FDPE   |     2|
|13    |FDRE   |    24|
|14    |IBUF   |     6|
|15    |OBUF   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1764.652 ; gain = 993.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1764.652 ; gain = 1066.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1773.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9f27395b
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1777.508 ; gain = 1279.473
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1777.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.runs/synth_1/Top_LIFT.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Top_LIFT_utilization_synth.rpt -pb Top_LIFT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 16:47:15 2025...
