----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 12/01/2019 05:15:36 PM
-- Design Name: 
-- Module Name: 2WSspProgramCounter - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity WSspProgramCounter is
 Port (
            clk, reset, stallF : in std_logic;
            d : in std_logic_vector(31 downto 0); 
            q : out std_logic_vector(31 downto 0)
         );
end WSspProgramCounter;

architecture Behavioral of WSspProgramCounter is

begin
    sync_write_with_a_sync_en : process(clk)
                    begin
                        if(reset = '1') then q <= (others => '0');
                            elsif(rising_edge(clk)) then 
                                if(stallF = '0')
                                     then
                                        q <= d; 
                                end if;
                        end if;
                    end process;
    
   

end Behavioral;
