0.7
2020.2
May 22 2024
19:03:11
D:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/hdl/mainDesign_wrapper.v,1731342354,verilog,,,,mainDesign_wrapper,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0.v,1729669499,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/sim/mainDesign.v,,mainDesign_clk_wiz_0_0,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0_clk_wiz.v,1729669499,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0.v,,mainDesign_clk_wiz_0_0_clk_wiz,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_core_wrapper_0_0/sim/mainDesign_core_wrapper_0_0.v,1730792452,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_uart_tx_0_0/sim/mainDesign_uart_tx_0_0.v,,mainDesign_core_wrapper_0_0,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_fifo_generator_0_0/sim/mainDesign_fifo_generator_0_0.v,1729669498,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_core_wrapper_0_0/sim/mainDesign_core_wrapper_0_0.v,,mainDesign_fifo_generator_0_0,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_uart_rx_0_0/sim/mainDesign_uart_rx_0_0.v,1729669621,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0_clk_wiz.v,,mainDesign_uart_rx_0_0,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_uart_tx_0_0/sim/mainDesign_uart_tx_0_0.v,1729669621,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_uart_rx_0_0/sim/mainDesign_uart_rx_0_0.v,,mainDesign_uart_tx_0_0,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/sim/mainDesign.v,1730792452,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/hdl/mainDesign_wrapper.v,,mainDesign,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sim_1/new/testfixture.sv,1742892446,systemVerilog,,,,testfixture,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/Core.v,1742270187,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v,Core,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/LUT_CCX.v,1729008665,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v,,LUT_ccxgate,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/LUT_tgate.v,1727263727,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v,LUT_tgate,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/core_wrapper.v,1731342264,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/uart.v,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v,core_wrapper,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v,1742892057,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/Core.v,,,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v,1742231682,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/core_wrapper.v,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v,measureClifford;row_sum,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/uart.v,1729669591,verilog,,D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_fifo_generator_0_0/sim/mainDesign_fifo_generator_0_0.v,D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v,uart_rx;uart_tx,,uvm,../../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242,,,,,
