INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/mul_8u_11s/sim/mul_8u_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_8u_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_11s_11s/sim/sum_11s_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_11s_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/YCbCr/rgb2ycbcr.srcs/sources_1/ip/sum_10s_10s/sim/sum_10s_10s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_10s_10s
