{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698167465005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698167465011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 10:11:04 2023 " "Processing started: Tue Oct 24 10:11:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698167465011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167465011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167465011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698167465367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698167465368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ct_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mem " "Found entity 1: ct_mem" {  } { { "ct_mem.v" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/ct_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167473461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task4.sv(40) " "Verilog HDL information at task4.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167473461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key task4.sv(1) " "Verilog HDL Declaration information at task4.sv(1): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698167473461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167473461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file card7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card7seg " "Found entity 1: card7seg" {  } { { "card7seg.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/card7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167473461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arc4.sv(45) " "Verilog HDL information at arc4.sv(45): always construct contains both blocking and non-blocking assignments" {  } { { "arc4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167473465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arc4.sv 1 1 " "Found 1 design units, including 1 entities, in source file arc4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arc4 " "Found entity 1: arc4" {  } { { "arc4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167473465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "crack.sv(35) " "Verilog HDL information at crack.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167473465 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "crack.sv(95) " "Verilog HDL information at crack.sv(95): always construct contains both blocking and non-blocking assignments" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698167473465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crack.sv 2 2 " "Found 2 design units, including 2 entities, in source file crack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 crack " "Found entity 1: crack" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473465 ""} { "Info" "ISGN_ENTITY_NAME" "2 check_pt " "Found entity 2: check_pt" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167473465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698167473485 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(4) " "Output port \"LEDR\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698167473489 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mem ct_mem:ct " "Elaborating entity \"ct_mem\" for hierarchy \"ct_mem:ct\"" {  } { { "task4.sv" "ct" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167473498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ct_mem:ct\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "ct_mem.v" "altsyncram_component" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/ct_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167473550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\"" {  } { { "ct_mem.v" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/ct_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167473561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167473561 ""}  } { { "ct_mem.v" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/ct_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698167473561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2q1 " "Found entity 1: altsyncram_t2q1" {  } { { "db/altsyncram_t2q1.tdf" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/db/altsyncram_t2q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167473604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2q1 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated " "Elaborating entity \"altsyncram_t2q1\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167473604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fg2 " "Found entity 1: altsyncram_4fg2" {  } { { "db/altsyncram_4fg2.tdf" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/db/altsyncram_4fg2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698167473648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167473648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fg2 ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|altsyncram_4fg2:altsyncram1 " "Elaborating entity \"altsyncram_4fg2\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|altsyncram_4fg2:altsyncram1\"" {  } { { "db/altsyncram_t2q1.tdf" "altsyncram1" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/db/altsyncram_t2q1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167473648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t2q1.tdf" "mgl_prim2" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/db/altsyncram_t2q1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t2q1.tdf" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/db/altsyncram_t2q1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129578496 " "Parameter \"NODE_NAME\" = \"1129578496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698167474219 ""}  } { { "db/altsyncram_t2q1.tdf" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/db/altsyncram_t2q1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698167474219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ct_mem:ct\|altsyncram:altsyncram_component\|altsyncram_t2q1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crack crack:c " "Elaborating entity \"crack\" for hierarchy \"crack:c\"" {  } { { "task4.sv" "c" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474669 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "crack.sv(25) " "Verilog HDL Case Statement warning at crack.sv(25): incomplete case statement has no default case item" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698167474669 "|task4|crack:c"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "crack.sv(25) " "Verilog HDL Case Statement information at crack.sv(25): all case item expressions in this case statement are onehot" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698167474669 "|task4|crack:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 crack.sv(58) " "Verilog HDL assignment warning at crack.sv(58): truncated value with size 32 to match size of target (24)" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698167474669 "|task4|crack:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arc4 crack:c\|arc4:a4 " "Elaborating entity \"arc4\" for hierarchy \"crack:c\|arc4:a4\"" {  } { { "crack.sv" "a4" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_pt crack:c\|check_pt:cpt " "Elaborating entity \"check_pt\" for hierarchy \"crack:c\|check_pt:cpt\"" {  } { { "crack.sv" "cpt" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 crack.sv(120) " "Verilog HDL assignment warning at crack.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "crack.sv" "" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698167474717 "|task4|crack:c|check_pt:cpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "card7seg card7seg:h0 " "Elaborating entity \"card7seg\" for hierarchy \"card7seg:h0\"" {  } { { "task4.sv" "h0" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/task4.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698167474726 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pt pt_mem " "Node instance \"pt\" instantiates undefined entity \"pt_mem\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "crack.sv" "pt" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/crack.sv" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1698167474733 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s s_mem " "Node instance \"s\" instantiates undefined entity \"s_mem\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "arc4.sv" "s" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1698167474733 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "i init " "Node instance \"i\" instantiates undefined entity \"init\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "arc4.sv" "i" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 16 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1698167474733 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "k ksa " "Node instance \"k\" instantiates undefined entity \"ksa\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "arc4.sv" "k" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1698167474733 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p prga " "Node instance \"p\" instantiates undefined entity \"prga\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "arc4.sv" "p" { Text "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/arc4.sv" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1698167474733 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3/Lab-3-CPEN311/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167474816 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698167475255 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 10:11:15 2023 " "Processing ended: Tue Oct 24 10:11:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698167475255 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698167475255 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698167475255 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698167475255 ""}
