Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed May 31 18:15:19 2017
| Host         : Alienware running 64-bit Ubuntu 17.04
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu9eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 204
+-----------+----------+------------------------+------------+
| Rule      | Severity | Description            | Violations |
+-----------+----------+------------------------+------------+
| DPIP-2    | Warning  | Input pipelining       | 99         |
| DPOP-3    | Warning  | PREG Output pipelining | 52         |
| DPOP-4    | Warning  | MREG Output pipelining | 52         |
| RTSTAT-10 | Warning  | No routable loads      | 1          |
+-----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2 input design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__2 input design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p input design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p input design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p input design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p input design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 input design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2__0 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2 output design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__2 output design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p output design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p output design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 output design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/grp_fu_774_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_749_fu_5533_p10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/grp_fu_774_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/grp_fproduct_3_fu_299/tmp_467_fu_5533_p10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#33 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#34 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#35 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#36 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#37 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#38 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#39 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#40 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#41 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#42 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/grp_fu_522_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#43 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p multiplier stage design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U71/curve25519_donna_bkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#44 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p multiplier stage design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/curve25519_donna_bkb_U72/curve25519_donna_bkb_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#45 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#46 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#47 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#48 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/grp_fu_774_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#49 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#50 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#51 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#52 Warning
MREG Output pipelining  
DSP design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2 multiplier stage design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_592_fu_5533_p10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
21 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1] (the first 15 of 21 listed).
Related violations: <none>


