@BOOK {uvm_sv,
    author    = "Meade, K. and Rosenberg, S.",
    title     = "A Practical Guide to Adopting the Universal Verification Methodology (UVM)",
    publisher = "Cadence Design Systems",
    year      = "2013",
    edition   = "second"
}

@BOOK {uvm_e,
    author    = "Iman, S. and Joshi, S.",
    title     = "The e Hardware Verification Language",
    publisher = "Kluwer Academic Publishers",
    year      = "2004"
}

@BOOK {verilog,
    author    = "Ciletti, M.",
    title     = "Advanced Digital Design with the Verilog HDL",
    publisher = "Prentice Hall",
    year      = "2010",
    edition   = "second"
}

@MISC{uvm,
author = "Accellera  Organization,  Inc.",
title = "Universal Verification Methodology  (UVM) 1.1 Userâ€™s Guide",
year = "2011",
howpublished={\url{http://accellera.org/images/downloads/standards/uvm/uvm_users_guide_1.1.pdf}},
note = {visited on 04/12/2016}
}

@MISC{uvm_ml,
author = "Accellera  Organization,  Inc.",
title = "UVM-ML Open Architecture version 1.5.1",
year = "2015",
howpublished={\url{http://forums.accellera.org/files/file/65-uvm-ml-open-architecture/}},
note = {visited on 03/09/2016}
}

@MANUAL {uvm_ml_ref,
    title        = "UVM-ML OA Reference",
    organization = "Cadence Design Systems",
    edition      = "1.5.1",
    year         = "2015"
}

@MANUAL {uvm_ml_user,
    title        = "UVM-ML OA User Guide",
    organization = "Cadence Design Systems",
    edition      = "1.5.1",
    year         = "2015"
}

@MANUAL {cdnshelp,
	title        = "Cadence Help",
	organization = "Cadence Design Systems",
	edition      = "02.10-p001",
	year         = "2013"
}