{
    "DESIGN_NAME": "team_04",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/team_projects/team_04/team_04.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_acknowledgement_center.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_addressDecoder.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_ALU.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_app_alpha_fsm.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_button_debounce.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_button_decoder_edge_detector.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_control_unit.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_counter_column.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_datapath.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_fa.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_fa32.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_keypad_interface.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_keypad_register.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_mmio.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_multiplication.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_PC.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_register_file.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_request_unit_old.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_screen_top.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_screenCounter.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_screenEnableEdge.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_screenRegister.sv",
        "dir::../../verilog/rtl/team_projects/team_04/src/t04_screensignalLogic.sv",
        "dir::../../verilog/rtl/wishbone_manager/wishbone_manager.sv"

    ],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "clk",
    "PL_TARGET_DENSITY": 0.75,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_CORE_RING": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 450 450",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 15,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 100
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 30,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}