// Seed: 3983342031
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  always @(posedge 1 + 1 or posedge id_3) begin
    id_1 <= 1;
  end
  assign id_1 = 1;
  type_6 id_4 (
      .id_0((id_1)),
      .id_1(id_2)
  );
  logic id_5 = 1;
  always @(negedge 1 or posedge id_5) begin
    SystemTFIdentifier(1);
  end
endmodule
