<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="xuo1477579095010" xml:lang="en-us">
	<title class="- topic/title ">AArch64 behavior</title>
	<shortdesc class="- topic/shortdesc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>
		core is an Armv8 compliant core that supports execution in AArch64 state. </shortdesc>
	<prolog class="- topic/prolog "><permissions class="- topic/permissions " view="nonconfidential"/></prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			
			<p class="- topic/p ">The following table shows the AArch64 behavior.</p>
            
			
			<table class="- topic/table ">
                <title class="- topic/title ">AArch64 behavior </title>
                <tgroup class="- topic/tgroup " cols="2">
                    <colspec class="- topic/colspec " colname="col1" colnum="1"/><colspec class="- topic/colspec " colname="col2" colnum="2"/><thead class="- topic/thead ">
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1"/>
                            <entry class="- topic/entry " colname="col2">AArch64</entry>
                        </row>
                    </thead>
                    <tbody class="- topic/tbody ">
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">Address translation system</entry>
                            <entry class="- topic/entry " colname="col2">The Armv8 address translation system resembles an extension to the Long descriptor format address translation system to support the expanded virtual and physical address space.</entry>
                        </row>
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">Translation granule</entry>
                            <entry class="- topic/entry " colname="col2">4KB, 16KB, or 64KB for Armv8 <term class="- topic/term ">Virtual Memory System Architecture</term> (VMSA)</entry>
                        </row>
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">ASID size</entry>
                            <entry class="- topic/entry " colname="col2">8 or 16 bits depending on the value of TCR_ELx.AS.</entry>
                        </row>
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">VMID size</entry>
                            <entry class="- topic/entry " colname="col2">8 or 16 bits depending on the value of VTCR_EL2.VS.</entry>
                        </row>
                        <row class="- topic/row ">
                            <entry class="- topic/entry " colname="col1">PA size</entry>
                            <entry class="- topic/entry " colname="col2">
                                <p class="- topic/p ">Maximum 40 bits.</p>
                                <p class="- topic/p ">Any configuration of TCR_ELx.IPS over 40 bits is considered as 40 bits. You can enable or disable each stage of the address translation independently.</p>
                            </entry>
                        </row>
                    </tbody>
                </tgroup>
            </table>
			<p class="- topic/p ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>
				core also supports the <term class="- topic/term ">Virtualization Host Extension</term> (VHE) including ASID
				space for EL2. When VHE is implemented and enabled, EL2 has the same behavior as EL1. </p>
			<p class="- topic/p ">See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite> for more information on concatenated
				translation tables and for address translation formats.</p>
			
		</section>
	</refbody>
</reference>