Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Dec 23 16:37:58 2017
| Host         : stu49c8b0 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file testtop_control_sets_placed.rpt
| Design       : testtop
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             183 |           52 |
| Yes          | No                    | No                     |              92 |           52 |
| Yes          | No                    | Yes                    |              60 |           28 |
| Yes          | Yes                   | No                     |             242 |           99 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|              Clock Signal             |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|  MyCPU/PC/pc_value_reg[5]_LDC_i_1_n_1 |                                      | MyCPU/PC/pc_value_reg[5]_LDC_i_2_n_1 |                1 |              1 |
|  MyCPU/PC/pc_value_reg[6]_LDC_i_1_n_1 |                                      | MyCPU/PC/pc_value_reg[6]_LDC_i_2_n_1 |                1 |              1 |
|  clk1                                 | MyCPU/CU/pc_value_reg[5]_P           | MyCPU/PC/pc_value_reg[5]_LDC_i_1_n_1 |                1 |              1 |
|  clk1                                 | MyCPU/CU/pc_value_reg[5]_P           | MyCPU/PC/pc_value_reg[5]_LDC_i_2_n_1 |                1 |              1 |
|  clk1                                 | MyCPU/CU/pc_value_reg[5]_P           | MyCPU/PC/pc_value_reg[6]_LDC_i_1_n_1 |                1 |              1 |
|  clk1                                 | MyCPU/CU/pc_value_reg[5]_P           | MyCPU/PC/pc_value_reg[6]_LDC_i_2_n_1 |                1 |              1 |
| ~clk1                                 | MyCPU/CU/run0_out                    |                                      |                1 |              1 |
|  clkin_IBUF_BUFG                      |                                      |                                      |                2 |              3 |
|  MyCPU/CU/n_1_0                       |                                      | MyCPU/CUCON/SR[0]                    |                2 |              4 |
|  clk1                                 | MyCPU/CU/flag_value_reg[7][0]        | MyCPU/REGARRAY/register_reg[1][0]_0  |                5 |              8 |
|  clk1                                 |                                      | MyCPU/CU/out                         |                4 |              8 |
| ~clk1                                 |                                      | MyCPU/CUCON/SR[0]                    |                4 |              9 |
|  clk1                                 | MyCPU/CU/pc_value_reg[5]_P           | MyCPU/REGARRAY/register_reg[1][0]_0  |                4 |             14 |
|  wr_BUFG                              | MyCPU/MAR/mem_out_retimed_reg[15]_0  |                                      |                4 |             16 |
|  clk1                                 | MyCPU/CU/sp_value_reg[0]             | MyCPU/REGARRAY/register_reg[1][0]_0  |                4 |             16 |
|  clk1                                 | MyCPU/CU/E[0]                        | MyCPU/REGARRAY/register_reg[1][0]_0  |                7 |             16 |
|  clk1                                 | MyCPU/CU/mar_addr_reg[0][0]          | MyCPU/REGARRAY/register_reg[1][0]_0  |                6 |             16 |
|  clk1                                 | MyCPU/CU/register_reg[0][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |                8 |             16 |
|  clk1                                 | MyCPU/CU/register_reg[1][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |                6 |             16 |
|  clk1                                 | MyCPU/CU/register_reg[2][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |                7 |             16 |
|  clk1                                 | MyCPU/CU/register_reg[3][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |                7 |             16 |
|  clk1                                 | MyCPU/CU/register_reg[4][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |                8 |             16 |
|  clk1                                 | MyCPU/CU/register_reg[5][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |               10 |             16 |
|  clk1                                 | MyCPU/CU/register_reg[6][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |                8 |             16 |
|  wr_BUFG                              | MyCPU/MAR/mem_out_retimed_reg[0]     |                                      |                4 |             16 |
|  wr_BUFG                              | MyCPU/MAR/mem_out_retimed_reg[0]_0   |                                      |                4 |             16 |
|  wr_BUFG                              | MyCPU/MAR/mem_out_retimed_reg[15]    |                                      |                4 |             16 |
|  clkin_IBUF_BUFG                      | MyCPU/DIVIDER/num[22]_i_1_n_1        |                                      |                5 |             18 |
| ~clk1                                 | MyCPU/CU/ir_ena_i_1_n_1              | MyCPU/CUCON/SR[0]                    |                8 |             18 |
|  clk1                                 |                                      |                                      |               16 |             25 |
|  clkin_IBUF_BUFG                      |                                      | IAUD/clk_48khz                       |                8 |             31 |
|  clkin_IBUF_BUFG                      |                                      | IAUD/n2[31]_i_1_n_1                  |                9 |             32 |
|  clkin_IBUF_BUFG                      |                                      | DISCON/index[31]_i_1_n_1             |                9 |             32 |
|  clkin_IBUF_BUFG                      | MyCPU/DIVIDER/cnt[0]_i_2_n_1         | MyCPU/DIVIDER/cnt[0]_i_1_n_1         |                8 |             32 |
|  n_reg[31]_i_3_n_1                    |                                      | MyCPU/REGARRAY/n_reg[31]             |                6 |             32 |
|  clk1                                 | MyCPU/CU/register_reg[7][0][0]       | MyCPU/REGARRAY/register_reg[1][0]_0  |               12 |             32 |
|  wr_BUFG                              | MyCPU/MAR/mem_out_retimed_reg[3]     |                                      |                8 |             32 |
| ~n_0_243_BUFG                         |                                      | MyCPU/REGARRAY/register_reg[1][0]_0  |                8 |             33 |
|  clk1                                 | MyCPU/CU/reg_out2_retimed_reg[15][0] |                                      |               19 |             33 |
|  clk1                                 | MyCPU/CU/reg_out_retimed_reg[14][0]  | MyCPU/REGARRAY/register_reg[1][0]_0  |               15 |             34 |
|  clk1                                 | MyCPU/CU/alu_out_reg[15]             |                                      |               27 |             40 |
+---------------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 14     |                     1 |
| 16+    |                    28 |
+--------+-----------------------+


