-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (191 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.373875,HLS_SYN_LAT=13,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=70,HLS_SYN_FF=8815,HLS_SYN_LUT=35798,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv192_lc_1 : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv18_3FC80 : STD_LOGIC_VECTOR (17 downto 0) := "111111110010000000";
    constant ap_const_lv18_3EE40 : STD_LOGIC_VECTOR (17 downto 0) := "111110111001000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv19_1000 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_const_lv18_3E4C0 : STD_LOGIC_VECTOR (17 downto 0) := "111110010011000000";
    constant ap_const_lv18_3E700 : STD_LOGIC_VECTOR (17 downto 0) := "111110011100000000";
    constant ap_const_lv36_9C : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000010011100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_FD3 : STD_LOGIC_VECTOR (11 downto 0) := "111111010011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv36_125 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000100100101";
    constant ap_const_lv18_C40 : STD_LOGIC_VECTOR (17 downto 0) := "000000110001000000";
    constant ap_const_lv12_5E : STD_LOGIC_VECTOR (11 downto 0) := "000001011110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv27_1B000 : STD_LOGIC_VECTOR (26 downto 0) := "000000000011011000000000000";
    constant ap_const_lv9_1C4 : STD_LOGIC_VECTOR (8 downto 0) := "111000100";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv30_3F580000 : STD_LOGIC_VECTOR (29 downto 0) := "111111010110000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv13_FA : STD_LOGIC_VECTOR (12 downto 0) := "0000011111010";
    constant ap_const_lv20_FC480 : STD_LOGIC_VECTOR (19 downto 0) := "11111100010010000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv36_FC9000000 : STD_LOGIC_VECTOR (35 downto 0) := "111111001001000000000000000000000000";
    constant ap_const_lv10_E : STD_LOGIC_VECTOR (9 downto 0) := "0000001110";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv18_3FFD9 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111011001";
    constant ap_const_lv18_D2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000011010010";
    constant ap_const_lv18_3B : STD_LOGIC_VECTOR (17 downto 0) := "000000000000111011";
    constant ap_const_lv18_1000 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_const_lv24_D2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000011010010";
    constant ap_const_lv18_1A4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000110100100";
    constant ap_const_lv18_3F7C0 : STD_LOGIC_VECTOR (17 downto 0) := "111111011111000000";
    constant ap_const_lv18_31 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000110001";
    constant ap_const_lv18_3FFCF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111001111";
    constant ap_const_lv18_23 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100011";
    constant ap_const_lv13_1FC5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111000101";
    constant ap_const_lv16_FDC0 : STD_LOGIC_VECTOR (15 downto 0) := "1111110111000000";
    constant ap_const_lv9_1A8 : STD_LOGIC_VECTOR (8 downto 0) := "110101000";
    constant ap_const_lv13_13 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010011";
    constant ap_const_lv13_1E80 : STD_LOGIC_VECTOR (12 downto 0) := "1111010000000";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv13_1F80 : STD_LOGIC_VECTOR (12 downto 0) := "1111110000000";
    constant ap_const_lv30_3F0C0000 : STD_LOGIC_VECTOR (29 downto 0) := "111111000011000000000000000000";
    constant ap_const_lv30_3F240000 : STD_LOGIC_VECTOR (29 downto 0) := "111111001001000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (191 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_s_fu_350_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_reg_1539_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_13_fu_360_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_13_reg_1546 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_13_reg_1546_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln728_fu_370_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_reg_1553 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_fu_374_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_1560_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln_reg_1569 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_reg_1574_pp0_iter10_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_fu_411_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter3_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter4_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter6_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter7_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter8_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_reg_1580_pp0_iter9_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln728_1_fu_421_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter1_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter4_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_reg_1593_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_8_fu_433_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1192_8_fu_433_p2 : signal is "no";
    signal add_ln1192_8_reg_1599 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_7_reg_1609 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_fu_1346_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_reg_1614 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_19_fu_1352_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_19_reg_1619 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln700_3_fu_1358_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln700_3_reg_1624 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1364_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_25_reg_1634 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_5_fu_1372_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_5_reg_1639 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln708_8_reg_1649 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_s_reg_1654 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_5_fu_1392_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_5_reg_1659 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln708_14_reg_1664 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_1_reg_1669 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_13_reg_1689 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_2_fu_1413_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1192_2_reg_1694 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_2_reg_1699 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_265_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_5_reg_1709 : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_5_reg_1709_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_270_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_13_reg_1714 : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_13_reg_1714_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_13_reg_1714_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_275_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_reg_1719 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_280_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_19_reg_1724 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_285_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_20_reg_1729 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_30_fu_795_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_30_reg_1734 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_30_reg_1734_pp0_iter10_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_13_fu_857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_13_reg_1740 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln728_fu_1426_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln728_reg_1745 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_1_fu_886_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal ret_V_1_reg_1750 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_3_reg_1755 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1447_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_7_reg_1760 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1455_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_12_reg_1765 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_generic_sincos_12_6_s_fu_295_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_6_reg_1770 : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_6_reg_1770_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_9_reg_1776 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_9_reg_1776_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_9_reg_1776_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_305_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_9_reg_1781 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_310_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_10_reg_1786 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_42_fu_1099_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_42_reg_1791 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_generic_sincos_12_6_s_fu_315_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_21_reg_1796 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_320_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_22_reg_1801 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_325_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_24_reg_1806 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln700_fu_1474_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal mul_ln700_reg_1811 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln1192_fu_1124_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_reg_1816 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1480_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_reg_1821 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_18_reg_1826 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_22_fu_1175_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_22_reg_1831 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1507_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_24_reg_1836 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_47_fu_1212_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_47_reg_1841 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln700_1_fu_1221_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal mul_ln700_1_reg_1846 : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln708_6_reg_1851 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_10_reg_1856 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_28_fu_1524_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_28_reg_1861 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_generic_sincos_12_6_s_fu_340_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal outsin_V_16_reg_1866 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_265_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_265_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call89 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call89 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call89 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call89 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call89 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call89 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call89 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call89 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call89 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call89 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call89 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call89 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call89 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call89 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp34 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_270_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_270_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call225 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call225 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call225 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call225 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call225 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call225 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call225 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call225 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call225 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call225 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call225 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call225 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call225 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call225 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp60 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_275_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call29 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call29 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call29 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call29 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call29 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call29 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call29 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call29 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call29 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call29 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call29 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call29 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call29 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call29 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp63 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_280_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call65 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call65 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call65 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call65 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call65 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call65 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call65 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call65 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call65 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call65 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call65 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call65 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call65 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call65 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp66 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_285_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_285_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call75 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call75 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call75 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call75 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call75 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call75 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call75 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call75 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call75 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call75 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call75 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call75 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call75 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call75 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp71 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_290_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_290_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call118 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call118 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call118 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call118 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call118 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call118 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call118 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call118 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call118 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call118 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call118 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call118 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call118 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call118 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp73 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_295_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call99 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call99 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call99 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call99 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call99 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call99 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call99 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call99 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call99 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call99 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call99 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call99 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call99 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call99 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp99 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_300_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_300_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call163 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call163 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call163 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call163 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call163 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call163 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call163 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call163 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call163 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call163 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call163 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call163 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call163 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call163 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp101 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_305_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_305_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call176 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call176 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call176 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call176 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call176 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call176 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call176 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call176 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call176 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call176 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call176 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call176 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call176 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call176 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp103 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_310_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call187 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call187 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call187 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call187 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call187 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call187 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call187 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call187 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call187 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call187 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call187 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call187 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call187 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call187 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp104 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_315_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_315_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call203 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call203 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call203 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call203 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call203 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call203 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call203 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call203 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call203 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call203 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call203 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call203 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call203 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call203 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp106 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_320_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_320_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call219 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call219 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call219 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call219 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call219 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call219 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call219 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call219 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call219 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call219 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call219 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call219 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call219 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call219 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp112 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_325_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call241 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call241 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call241 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call241 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call241 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call241 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call241 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call241 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call241 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call241 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call241 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call241 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call241 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call241 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp116 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_330_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_330_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call45 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call45 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call45 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call45 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call45 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call45 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call45 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call45 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call45 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call45 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call45 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call45 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call45 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call45 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp118 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_335_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_335_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call237 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call237 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call237 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call237 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call237 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call237 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call237 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call237 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call237 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call237 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call237 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call237 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call237 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call237 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp131 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_340_in_V : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_12_6_s_fu_340_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call251 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call251 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call251 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call251 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call251 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call251 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call251 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call251 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call251 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call251 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call251 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call251 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call251 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call251 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp154 : BOOLEAN;
    signal grp_generic_sincos_12_6_s_fu_345_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_generic_sincos_12_6_s_fu_345_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call59 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call59 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call59 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call59 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call59 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call59 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call59 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call59 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call59 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call59 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call59 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call59 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call59 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call59 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp157 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1329_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1192_5_fu_1338_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_3_fu_425_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_6_fu_438_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_s_fu_448_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_7_fu_456_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_37_fu_473_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of ret_V_37_fu_473_p2 : signal is "no";
    signal shl_ln1118_7_fu_496_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_8_fu_508_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_14_fu_504_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_15_fu_516_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_9_fu_526_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_s_fu_538_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_16_fu_534_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_17_fu_546_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_35_fu_520_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_36_fu_550_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_6_fu_556_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_7_fu_560_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_38_fu_564_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_15_fu_570_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_1_fu_384_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_30_fu_580_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_28_fu_586_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_fu_606_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1192_fu_613_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_35_fu_618_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_37_fu_635_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln728_1_fu_1386_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1378_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal rhs_V_5_fu_657_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_40_fu_664_p2 : STD_LOGIC_VECTOR (23 downto 0);
    attribute use_dsp48 of ret_V_40_fu_664_p2 : signal is "no";
    signal grp_fu_1398_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1405_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_12_fu_724_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_22_fu_731_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_2_fu_710_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_40_fu_735_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln708_11_fu_741_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_43_fu_756_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1418_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_33_fu_774_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of ret_V_33_fu_774_p2 : signal is "no";
    signal shl_ln1118_2_fu_806_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_8_fu_813_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_4_fu_802_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_3_fu_823_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1118_4_fu_835_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_9_fu_831_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_10_fu_843_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_33_fu_847_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_4_fu_853_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_32_fu_817_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1431_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1193_fu_869_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_fu_866_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl_fu_872_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln1193_fu_880_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln703_1_fu_901_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_10_fu_904_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_920_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_6_fu_927_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1118_fu_931_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln727_fu_892_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_1_fu_943_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_31_fu_937_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_4_fu_957_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_1463_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal rhs_V_2_fu_969_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1118_5_fu_981_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1118_5_fu_981_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1118_6_fu_993_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1118_6_fu_993_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_11_fu_989_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_12_fu_1001_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_34_fu_1005_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_3_fu_1011_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_17_fu_976_p2 : STD_LOGIC_VECTOR (29 downto 0);
    attribute use_dsp48 of add_ln1192_17_fu_976_p2 : signal is "no";
    signal sext_ln1192_9_fu_1019_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1118_10_fu_1029_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1118_11_fu_1041_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_19_fu_1037_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_20_fu_1049_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_38_fu_1053_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_4_fu_1059_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_18_fu_1023_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln1192_10_fu_1067_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln1192_19_fu_1071_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_39_fu_1077_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal lhs_V_5_fu_1093_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal rhs_V_6_fu_1096_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1192_2_fu_1114_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1192_1_fu_1111_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_32_fu_1118_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_6_fu_1148_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_V_8_fu_1159_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1498_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln728_4_fu_1166_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_44_fu_1170_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 of ret_V_44_fu_1170_p2 : signal is "no";
    signal r_V_23_fu_1181_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_41_fu_1184_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_7_fu_1193_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal lhs_V_8_fu_1205_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_9_fu_1209_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln700_1_fu_1221_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1192_3_fu_1232_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1192_3_fu_1232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1192_3_fu_1232_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_36_fu_1238_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_1515_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln703_14_fu_1269_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_28_fu_1272_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_fu_1285_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln728_2_fu_1293_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal ret_V_34_fu_1297_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal grp_fu_1530_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_fu_1329_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_5_fu_1338_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_5_fu_1338_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_fu_1346_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_18_fu_576_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_fu_1346_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_19_fu_1352_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_18_fu_488_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_19_fu_1352_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln700_3_fu_1358_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln700_3_fu_1358_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_5_fu_492_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1364_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1364_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1364_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_5_fu_1372_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_4_fu_603_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_5_fu_1372_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1378_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1378_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln728_1_fu_1386_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln728_1_fu_1386_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_5_fu_1392_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_23_fu_679_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1118_5_fu_1392_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1398_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1398_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1398_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1405_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1192_2_fu_1413_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_2_fu_1413_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1418_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln728_fu_1426_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln728_fu_1426_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1431_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1439_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_2_fu_895_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1439_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1439_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1447_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1455_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1455_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1488_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1498_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_20_fu_1145_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1498_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1507_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_25_fu_1190_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1507_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1515_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_1530_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to12 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_12_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mac_muladd_7s_12s_18ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mul_mul_12s_12s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mul_mul_19s_19s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_mul_mul_12s_12s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_9ns_12s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_7ns_12s_14ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_9ns_24s_24ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_10ns_12s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_mac_muladd_12s_12s_13s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_12s_24s_24ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_7ns_12s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_7s_12s_18s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_am_addmul_7s_12s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_8s_8s_11s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_am_addmul_8s_8s_9s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_mac_muladd_6ns_8s_10s_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (28 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_mul_16s_27s_42_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component myproject_am_addmul_13s_13s_18s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_mac_muladd_8s_8s_19s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_8s_8s_15s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_13s_20s_25s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        din2 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component myproject_mul_mul_10s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_8s_26s_25s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        din2 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;



begin
    grp_generic_sincos_12_6_s_fu_265 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_265_in_V,
        ap_return => grp_generic_sincos_12_6_s_fu_265_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_265_ap_ce);

    grp_generic_sincos_12_6_s_fu_270 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_270_in_V,
        ap_return => grp_generic_sincos_12_6_s_fu_270_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_270_ap_ce);

    grp_generic_sincos_12_6_s_fu_275 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1569,
        ap_return => grp_generic_sincos_12_6_s_fu_275_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_275_ap_ce);

    grp_generic_sincos_12_6_s_fu_280 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_s_reg_1539,
        ap_return => grp_generic_sincos_12_6_s_fu_280_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_280_ap_ce);

    grp_generic_sincos_12_6_s_fu_285 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_285_in_V,
        ap_return => grp_generic_sincos_12_6_s_fu_285_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_285_ap_ce);

    grp_generic_sincos_12_6_s_fu_290 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_7_reg_1609,
        ap_return => grp_generic_sincos_12_6_s_fu_290_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_290_ap_ce);

    grp_generic_sincos_12_6_s_fu_295 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_1_reg_1560_pp0_iter1_reg,
        ap_return => grp_generic_sincos_12_6_s_fu_295_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_295_ap_ce);

    grp_generic_sincos_12_6_s_fu_300 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1649,
        ap_return => grp_generic_sincos_12_6_s_fu_300_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_300_ap_ce);

    grp_generic_sincos_12_6_s_fu_305 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_305_in_V,
        ap_return => grp_generic_sincos_12_6_s_fu_305_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_305_ap_ce);

    grp_generic_sincos_12_6_s_fu_310 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1654,
        ap_return => grp_generic_sincos_12_6_s_fu_310_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_310_ap_ce);

    grp_generic_sincos_12_6_s_fu_315 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_315_in_V,
        ap_return => grp_generic_sincos_12_6_s_fu_315_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_315_ap_ce);

    grp_generic_sincos_12_6_s_fu_320 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_320_in_V,
        ap_return => grp_generic_sincos_12_6_s_fu_320_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_320_ap_ce);

    grp_generic_sincos_12_6_s_fu_325 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_14_reg_1664,
        ap_return => grp_generic_sincos_12_6_s_fu_325_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_325_ap_ce);

    grp_generic_sincos_12_6_s_fu_330 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_1_reg_1669,
        ap_return => grp_generic_sincos_12_6_s_fu_330_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_330_ap_ce);

    grp_generic_sincos_12_6_s_fu_335 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_13_reg_1689,
        ap_return => grp_generic_sincos_12_6_s_fu_335_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_335_ap_ce);

    grp_generic_sincos_12_6_s_fu_340 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_12_6_s_fu_340_in_V,
        ap_return => grp_generic_sincos_12_6_s_fu_340_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_340_ap_ce);

    grp_generic_sincos_12_6_s_fu_345 : component generic_sincos_12_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_2_reg_1699,
        ap_return => grp_generic_sincos_12_6_s_fu_345_ap_return,
        ap_ce => grp_generic_sincos_12_6_s_fu_345_ap_ce);

    myproject_mac_muladd_7s_12s_18ns_18_1_1_U7 : component myproject_mac_muladd_7s_12s_18ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 12,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1329_p0,
        din1 => p_Val2_13_fu_360_p4,
        din2 => lhs_V_1_fu_384_p3,
        dout => grp_fu_1329_p3);

    myproject_mul_mul_12s_12s_18_1_1_U8 : component myproject_mul_mul_12s_12s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1192_5_fu_1338_p0,
        din1 => mul_ln1192_5_fu_1338_p1,
        dout => mul_ln1192_5_fu_1338_p2);

    myproject_mul_mul_19s_19s_36_1_1_U9 : component myproject_mul_mul_19s_19s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_fu_1346_p0,
        din1 => mul_ln1118_fu_1346_p1,
        dout => mul_ln1118_fu_1346_p2);

    myproject_mul_mul_12s_12s_24_1_1_U10 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_19_fu_1352_p0,
        din1 => r_V_19_fu_1352_p1,
        dout => r_V_19_fu_1352_p2);

    myproject_mul_mul_9ns_12s_18_1_1_U11 : component myproject_mul_mul_9ns_12s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln700_3_fu_1358_p0,
        din1 => mul_ln700_3_fu_1358_p1,
        dout => mul_ln700_3_fu_1358_p2);

    myproject_mac_muladd_7ns_12s_14ns_18_1_1_U12 : component myproject_mac_muladd_7ns_12s_14ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 12,
        din2_WIDTH => 14,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1364_p0,
        din1 => grp_fu_1364_p1,
        din2 => grp_fu_1364_p2,
        dout => grp_fu_1364_p3);

    myproject_mul_mul_12s_12s_24_1_1_U13 : component myproject_mul_mul_12s_12s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_5_fu_1372_p0,
        din1 => r_V_5_fu_1372_p1,
        dout => r_V_5_fu_1372_p2);

    myproject_mac_muladd_9ns_24s_24ns_24_1_1_U14 : component myproject_mac_muladd_9ns_24s_24ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_1378_p0,
        din1 => r_V_19_reg_1619,
        din2 => grp_fu_1378_p2,
        dout => grp_fu_1378_p3);

    myproject_mul_mul_10ns_12s_18_1_1_U15 : component myproject_mul_mul_10ns_12s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln728_1_fu_1386_p0,
        din1 => mul_ln728_1_fu_1386_p1,
        dout => mul_ln728_1_fu_1386_p2);

    myproject_mul_mul_18s_18s_36_1_1_U16 : component myproject_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => mul_ln1118_5_fu_1392_p0,
        din1 => mul_ln1118_5_fu_1392_p1,
        dout => mul_ln1118_5_fu_1392_p2);

    myproject_mac_muladd_12s_12s_13s_18_1_1_U17 : component myproject_mac_muladd_12s_12s_13s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 13,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1398_p0,
        din1 => grp_fu_1398_p1,
        din2 => grp_fu_1398_p2,
        dout => grp_fu_1398_p3);

    myproject_mac_muladd_12s_24s_24ns_24_1_1_U18 : component myproject_mac_muladd_12s_24s_24ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 24,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        din0 => p_Val2_s_reg_1539_pp0_iter1_reg,
        din1 => r_V_5_reg_1639,
        din2 => grp_fu_1405_p2,
        dout => grp_fu_1405_p3);

    myproject_mul_mul_7ns_12s_18_1_1_U19 : component myproject_mul_mul_7ns_12s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1192_2_fu_1413_p0,
        din1 => mul_ln1192_2_fu_1413_p1,
        dout => mul_ln1192_2_fu_1413_p2);

    myproject_mac_muladd_7s_12s_18s_18_1_1_U20 : component myproject_mac_muladd_7s_12s_18s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 12,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1418_p0,
        din1 => p_Val2_5_reg_1580_pp0_iter3_reg,
        din2 => mul_ln1192_2_reg_1694,
        dout => grp_fu_1418_p3);

    myproject_mul_mul_7ns_12s_18_1_1_U21 : component myproject_mul_mul_7ns_12s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 12,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln728_fu_1426_p0,
        din1 => mul_ln728_fu_1426_p1,
        dout => mul_ln728_fu_1426_p2);

    myproject_am_addmul_7s_12s_26_1_1_U22 : component myproject_am_addmul_7s_12s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 12,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1431_p0,
        din1 => p_Val2_s_reg_1539_pp0_iter9_reg,
        dout => grp_fu_1431_p2);

    myproject_mac_muladd_8s_8s_11s_16_1_1_U23 : component myproject_mac_muladd_8s_8s_11s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1439_p0,
        din1 => grp_fu_1439_p1,
        din2 => grp_fu_1439_p2,
        dout => grp_fu_1439_p3);

    myproject_am_addmul_8s_8s_9s_18_1_1_U24 : component myproject_am_addmul_8s_8s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_1447_p0,
        din1 => outsin_V_19_reg_1724,
        din2 => ret_V_10_fu_904_p2,
        dout => grp_fu_1447_p3);

    myproject_mac_muladd_6ns_8s_10s_13_1_1_U25 : component myproject_mac_muladd_6ns_8s_10s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 10,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_1455_p0,
        din1 => outsin_V_5_reg_1709_pp0_iter9_reg,
        din2 => grp_fu_1455_p2,
        dout => grp_fu_1455_p3);

    myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1_U26 : component myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 13,
        din2_WIDTH => 16,
        din3_WIDTH => 29,
        dout_WIDTH => 30)
    port map (
        din0 => shl_ln1118_1_fu_943_p3,
        din1 => r_V_30_reg_1734,
        din2 => ret_V_13_reg_1740,
        din3 => lhs_V_4_fu_957_p3,
        dout => grp_fu_1463_p4);

    myproject_mul_mul_16s_27s_42_1_1_U27 : component myproject_mul_mul_16s_27s_42_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 27,
        dout_WIDTH => 42)
    port map (
        din0 => ret_V_3_reg_1755,
        din1 => ret_V_1_reg_1750,
        dout => mul_ln700_fu_1474_p2);

    myproject_am_addmul_13s_13s_18s_32_1_1_U28 : component myproject_am_addmul_13s_13s_18s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 18,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_30_reg_1734_pp0_iter10_reg,
        din1 => add_ln1192_12_reg_1765,
        din2 => r_V_7_reg_1760,
        dout => grp_fu_1480_p3);

    myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1_U29 : component myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 5,
        din3_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => outsin_V_9_reg_1781,
        din1 => outsin_V_10_reg_1786,
        din2 => grp_fu_1488_p2,
        din3 => grp_fu_1488_p3,
        dout => grp_fu_1488_p4);

    myproject_mac_muladd_8s_8s_19s_20_1_1_U30 : component myproject_mac_muladd_8s_8s_19s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 19,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_1498_p0,
        din1 => grp_fu_1498_p1,
        din2 => lhs_V_6_fu_1148_p3,
        dout => grp_fu_1498_p3);

    myproject_mac_muladd_8s_8s_15s_16_1_1_U31 : component myproject_mac_muladd_8s_8s_15s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1507_p0,
        din1 => grp_fu_1507_p1,
        din2 => lhs_V_7_fu_1193_p3,
        dout => grp_fu_1507_p3);

    myproject_mac_muladd_13s_20s_25s_30_1_1_U32 : component myproject_mac_muladd_13s_20s_25s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 20,
        din2_WIDTH => 25,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_18_reg_1826,
        din1 => ret_V_22_reg_1831,
        din2 => grp_fu_1515_p2,
        dout => grp_fu_1515_p3);

    myproject_mul_mul_10s_16s_26_1_1_U33 : component myproject_mul_mul_10s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => ret_V_28_fu_1272_p2,
        din1 => ret_V_24_reg_1836,
        dout => r_V_28_fu_1524_p2);

    myproject_mac_muladd_8s_26s_25s_30_1_1_U34 : component myproject_mac_muladd_8s_26s_25s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 26,
        din2_WIDTH => 25,
        dout_WIDTH => 30)
    port map (
        din0 => outsin_V_16_reg_1866,
        din1 => r_V_28_reg_1861,
        din2 => grp_fu_1530_p2,
        dout => grp_fu_1530_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv192_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                add_ln1192_12_reg_1765 <= grp_fu_1455_p3;
                r_V_7_reg_1760 <= grp_fu_1447_p3;
                ret_V_3_reg_1755 <= grp_fu_1439_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1192_8_reg_1599 <= add_ln1192_8_fu_433_p2;
                mul_ln1118_5_reg_1659 <= mul_ln1118_5_fu_1392_p2;
                mul_ln1118_reg_1614 <= mul_ln1118_fu_1346_p2;
                mul_ln700_3_reg_1624 <= mul_ln700_3_fu_1358_p2;
                p_Val2_13_reg_1546 <= x_V_in_sig(47 downto 36);
                p_Val2_13_reg_1546_pp0_iter1_reg <= p_Val2_13_reg_1546;
                p_Val2_1_reg_1560 <= x_V_in_sig(179 downto 168);
                p_Val2_1_reg_1560_pp0_iter1_reg <= p_Val2_1_reg_1560;
                p_Val2_4_reg_1574 <= x_V_in_sig(59 downto 48);
                p_Val2_4_reg_1574_pp0_iter1_reg <= p_Val2_4_reg_1574;
                p_Val2_5_reg_1580 <= x_V_in_sig(191 downto 180);
                p_Val2_5_reg_1580_pp0_iter1_reg <= p_Val2_5_reg_1580;
                p_Val2_s_reg_1539 <= x_V_in_sig(35 downto 24);
                p_Val2_s_reg_1539_pp0_iter1_reg <= p_Val2_s_reg_1539;
                r_V_19_reg_1619 <= r_V_19_fu_1352_p2;
                r_V_5_reg_1639 <= r_V_5_fu_1372_p2;
                sext_ln728_1_reg_1593 <= sext_ln728_1_fu_421_p1;
                sext_ln728_1_reg_1593_pp0_iter1_reg <= sext_ln728_1_reg_1593;
                sext_ln728_reg_1553 <= sext_ln728_fu_370_p1;
                trunc_ln708_14_reg_1664 <= grp_fu_1398_p3(17 downto 6);
                trunc_ln708_7_reg_1609 <= ret_V_37_fu_473_p2(17 downto 6);
                trunc_ln708_8_reg_1649 <= r_V_37_fu_635_p2(35 downto 24);
                trunc_ln708_s_reg_1654 <= ret_V_40_fu_664_p2(23 downto 12);
                trunc_ln_reg_1569 <= grp_fu_1329_p3(17 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_reg_1816 <= add_ln1192_fu_1124_p2;
                mul_ln1192_2_reg_1694 <= mul_ln1192_2_fu_1413_p2;
                mul_ln700_1_reg_1846 <= mul_ln700_1_fu_1221_p2;
                mul_ln700_reg_1811 <= mul_ln700_fu_1474_p2;
                mul_ln728_reg_1745 <= mul_ln728_fu_1426_p2;
                outsin_V_10_reg_1786 <= grp_generic_sincos_12_6_s_fu_310_ap_return;
                outsin_V_13_reg_1714 <= grp_generic_sincos_12_6_s_fu_270_ap_return;
                outsin_V_13_reg_1714_pp0_iter10_reg <= outsin_V_13_reg_1714_pp0_iter9_reg;
                outsin_V_13_reg_1714_pp0_iter9_reg <= outsin_V_13_reg_1714;
                outsin_V_16_reg_1866 <= grp_generic_sincos_12_6_s_fu_340_ap_return;
                outsin_V_19_reg_1724 <= grp_generic_sincos_12_6_s_fu_280_ap_return;
                outsin_V_20_reg_1729 <= grp_generic_sincos_12_6_s_fu_285_ap_return;
                outsin_V_21_reg_1796 <= grp_generic_sincos_12_6_s_fu_315_ap_return;
                outsin_V_22_reg_1801 <= grp_generic_sincos_12_6_s_fu_320_ap_return;
                outsin_V_24_reg_1806 <= grp_generic_sincos_12_6_s_fu_325_ap_return;
                outsin_V_5_reg_1709 <= grp_generic_sincos_12_6_s_fu_265_ap_return;
                outsin_V_5_reg_1709_pp0_iter9_reg <= outsin_V_5_reg_1709;
                outsin_V_6_reg_1770 <= grp_generic_sincos_12_6_s_fu_295_ap_return;
                outsin_V_6_reg_1770_pp0_iter11_reg <= outsin_V_6_reg_1770;
                outsin_V_9_reg_1781 <= grp_generic_sincos_12_6_s_fu_305_ap_return;
                outsin_V_reg_1719 <= grp_generic_sincos_12_6_s_fu_275_ap_return;
                p_Val2_1_reg_1560_pp0_iter2_reg <= p_Val2_1_reg_1560_pp0_iter1_reg;
                p_Val2_1_reg_1560_pp0_iter3_reg <= p_Val2_1_reg_1560_pp0_iter2_reg;
                p_Val2_1_reg_1560_pp0_iter4_reg <= p_Val2_1_reg_1560_pp0_iter3_reg;
                p_Val2_1_reg_1560_pp0_iter5_reg <= p_Val2_1_reg_1560_pp0_iter4_reg;
                p_Val2_1_reg_1560_pp0_iter6_reg <= p_Val2_1_reg_1560_pp0_iter5_reg;
                p_Val2_1_reg_1560_pp0_iter7_reg <= p_Val2_1_reg_1560_pp0_iter6_reg;
                p_Val2_1_reg_1560_pp0_iter8_reg <= p_Val2_1_reg_1560_pp0_iter7_reg;
                p_Val2_1_reg_1560_pp0_iter9_reg <= p_Val2_1_reg_1560_pp0_iter8_reg;
                p_Val2_4_reg_1574_pp0_iter10_reg <= p_Val2_4_reg_1574_pp0_iter9_reg;
                p_Val2_4_reg_1574_pp0_iter2_reg <= p_Val2_4_reg_1574_pp0_iter1_reg;
                p_Val2_4_reg_1574_pp0_iter3_reg <= p_Val2_4_reg_1574_pp0_iter2_reg;
                p_Val2_4_reg_1574_pp0_iter4_reg <= p_Val2_4_reg_1574_pp0_iter3_reg;
                p_Val2_4_reg_1574_pp0_iter5_reg <= p_Val2_4_reg_1574_pp0_iter4_reg;
                p_Val2_4_reg_1574_pp0_iter6_reg <= p_Val2_4_reg_1574_pp0_iter5_reg;
                p_Val2_4_reg_1574_pp0_iter7_reg <= p_Val2_4_reg_1574_pp0_iter6_reg;
                p_Val2_4_reg_1574_pp0_iter8_reg <= p_Val2_4_reg_1574_pp0_iter7_reg;
                p_Val2_4_reg_1574_pp0_iter9_reg <= p_Val2_4_reg_1574_pp0_iter8_reg;
                p_Val2_5_reg_1580_pp0_iter2_reg <= p_Val2_5_reg_1580_pp0_iter1_reg;
                p_Val2_5_reg_1580_pp0_iter3_reg <= p_Val2_5_reg_1580_pp0_iter2_reg;
                p_Val2_5_reg_1580_pp0_iter4_reg <= p_Val2_5_reg_1580_pp0_iter3_reg;
                p_Val2_5_reg_1580_pp0_iter5_reg <= p_Val2_5_reg_1580_pp0_iter4_reg;
                p_Val2_5_reg_1580_pp0_iter6_reg <= p_Val2_5_reg_1580_pp0_iter5_reg;
                p_Val2_5_reg_1580_pp0_iter7_reg <= p_Val2_5_reg_1580_pp0_iter6_reg;
                p_Val2_5_reg_1580_pp0_iter8_reg <= p_Val2_5_reg_1580_pp0_iter7_reg;
                p_Val2_5_reg_1580_pp0_iter9_reg <= p_Val2_5_reg_1580_pp0_iter8_reg;
                p_Val2_s_reg_1539_pp0_iter2_reg <= p_Val2_s_reg_1539_pp0_iter1_reg;
                p_Val2_s_reg_1539_pp0_iter3_reg <= p_Val2_s_reg_1539_pp0_iter2_reg;
                p_Val2_s_reg_1539_pp0_iter4_reg <= p_Val2_s_reg_1539_pp0_iter3_reg;
                p_Val2_s_reg_1539_pp0_iter5_reg <= p_Val2_s_reg_1539_pp0_iter4_reg;
                p_Val2_s_reg_1539_pp0_iter6_reg <= p_Val2_s_reg_1539_pp0_iter5_reg;
                p_Val2_s_reg_1539_pp0_iter7_reg <= p_Val2_s_reg_1539_pp0_iter6_reg;
                p_Val2_s_reg_1539_pp0_iter8_reg <= p_Val2_s_reg_1539_pp0_iter7_reg;
                p_Val2_s_reg_1539_pp0_iter9_reg <= p_Val2_s_reg_1539_pp0_iter8_reg;
                r_V_28_reg_1861 <= r_V_28_fu_1524_p2;
                    r_V_30_reg_1734(12 downto 1) <= r_V_30_fu_795_p3(12 downto 1);
                    r_V_30_reg_1734_pp0_iter10_reg(12 downto 1) <= r_V_30_reg_1734(12 downto 1);
                    ret_V_13_reg_1740(15 downto 1) <= ret_V_13_fu_857_p2(15 downto 1);
                ret_V_1_reg_1750 <= ret_V_1_fu_886_p2;
                ret_V_22_reg_1831 <= ret_V_22_fu_1175_p2;
                ret_V_42_reg_1791 <= ret_V_42_fu_1099_p2;
                ret_V_47_reg_1841 <= ret_V_47_fu_1212_p2;
                sext_ln728_1_reg_1593_pp0_iter2_reg <= sext_ln728_1_reg_1593_pp0_iter1_reg;
                sext_ln728_1_reg_1593_pp0_iter3_reg <= sext_ln728_1_reg_1593_pp0_iter2_reg;
                sext_ln728_1_reg_1593_pp0_iter4_reg <= sext_ln728_1_reg_1593_pp0_iter3_reg;
                sext_ln728_1_reg_1593_pp0_iter5_reg <= sext_ln728_1_reg_1593_pp0_iter4_reg;
                sext_ln728_1_reg_1593_pp0_iter6_reg <= sext_ln728_1_reg_1593_pp0_iter5_reg;
                sext_ln728_1_reg_1593_pp0_iter7_reg <= sext_ln728_1_reg_1593_pp0_iter6_reg;
                sext_ln728_1_reg_1593_pp0_iter8_reg <= sext_ln728_1_reg_1593_pp0_iter7_reg;
                trunc_ln708_10_reg_1856 <= grp_fu_1515_p3(29 downto 18);
                trunc_ln708_13_reg_1689 <= r_V_43_fu_756_p2(35 downto 24);
                trunc_ln708_1_reg_1669 <= grp_fu_1405_p3(23 downto 12);
                trunc_ln708_2_reg_1699 <= ret_V_33_fu_774_p2(17 downto 6);
                trunc_ln708_6_reg_1851 <= ret_V_36_fu_1238_p2(35 downto 24);
                trunc_ln708_9_reg_1776 <= ret_V_39_fu_1077_p2(29 downto 18);
                trunc_ln708_9_reg_1776_pp0_iter11_reg <= trunc_ln708_9_reg_1776;
                trunc_ln708_9_reg_1776_pp0_iter12_reg <= trunc_ln708_9_reg_1776_pp0_iter11_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                r_V_8_reg_1821 <= grp_fu_1480_p3;
                ret_V_18_reg_1826 <= grp_fu_1488_p4;
                ret_V_24_reg_1836 <= grp_fu_1507_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_25_reg_1634 <= grp_fu_1364_p3;
            end if;
        end if;
    end process;
    r_V_30_reg_1734(0) <= '0';
    r_V_30_reg_1734_pp0_iter10_reg(0) <= '0';
    ret_V_13_reg_1740(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_15_fu_570_p2 <= std_logic_vector(unsigned(ap_const_lv19_1000) + unsigned(ret_V_38_fu_564_p2));
    add_ln1192_17_fu_976_p2 <= std_logic_vector(signed(grp_fu_1463_p4) + signed(rhs_V_2_fu_969_p3));
    add_ln1192_18_fu_1023_p2 <= std_logic_vector(unsigned(add_ln1192_17_fu_976_p2) + unsigned(sext_ln1192_9_fu_1019_p1));
    add_ln1192_19_fu_1071_p2 <= std_logic_vector(unsigned(add_ln1192_18_fu_1023_p2) + unsigned(sext_ln1192_10_fu_1067_p1));
    add_ln1192_28_fu_586_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_384_p3) + unsigned(add_ln1192_30_fu_580_p2));
    add_ln1192_30_fu_580_p2 <= std_logic_vector(signed(ap_const_lv18_3E4C0) + signed(r_V_s_fu_448_p3));
    add_ln1192_7_fu_456_p2 <= std_logic_vector(signed(ap_const_lv18_3FC80) + signed(r_V_s_fu_448_p3));
    add_ln1192_8_fu_433_p2 <= std_logic_vector(signed(mul_ln1192_5_fu_1338_p2) + signed(lhs_V_3_fu_425_p3));
    add_ln1192_fu_1124_p2 <= std_logic_vector(unsigned(ap_const_lv13_FA) + unsigned(ret_V_32_fu_1118_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp101_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp101 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp103_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp103 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp104_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp104 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp106_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp106 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp112_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp112 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp116_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp116 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp118 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp131_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp131 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp154_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp154 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp157_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp157 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp34_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp34 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp60_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp60 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp63_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp63 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp66_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp66 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp71_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp71 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp73_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp73 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp99 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call118 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call163_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call163 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call176_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call176 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call187_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call187 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call203_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call203 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call219_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call219 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call225_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call225 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call237_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call237 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call241_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call241 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call251_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call251 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call29_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call29 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call45_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call45 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call59_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call59 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call65_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call65 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call75 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call89_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call89 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call99_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call99 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call118 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call163 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call176 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call187 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call219 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call225 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call237 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call241 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call251 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call99 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to12_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to12 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to12)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to12 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1329_p0 <= ap_const_lv18_3FFD9(7 - 1 downto 0);
    grp_fu_1364_p0 <= ap_const_lv18_3B(7 - 1 downto 0);
    grp_fu_1364_p1 <= sext_ln703_5_fu_492_p1(12 - 1 downto 0);
    grp_fu_1364_p2 <= ap_const_lv18_1000(14 - 1 downto 0);
    grp_fu_1378_p0 <= ap_const_lv24_D2(9 - 1 downto 0);
    grp_fu_1378_p2 <= (mul_ln700_3_reg_1624 & ap_const_lv6_0);
    grp_fu_1398_p0 <= sext_ln728_reg_1553(12 - 1 downto 0);
    grp_fu_1398_p1 <= sext_ln728_reg_1553(12 - 1 downto 0);
    grp_fu_1398_p2 <= ap_const_lv18_3F7C0(13 - 1 downto 0);
    grp_fu_1405_p2 <= (p_Val2_5_reg_1580_pp0_iter1_reg & ap_const_lv12_0);
    grp_fu_1418_p0 <= ap_const_lv18_3FFCF(7 - 1 downto 0);
    grp_fu_1431_p0 <= ap_const_lv13_1FC5(7 - 1 downto 0);
    grp_fu_1439_p0 <= r_V_2_fu_895_p1(8 - 1 downto 0);
    grp_fu_1439_p1 <= r_V_2_fu_895_p1(8 - 1 downto 0);
    grp_fu_1439_p2 <= ap_const_lv16_FDC0(11 - 1 downto 0);
    grp_fu_1447_p0 <= ap_const_lv9_1A8(8 - 1 downto 0);
    grp_fu_1455_p0 <= ap_const_lv13_13(6 - 1 downto 0);
    grp_fu_1455_p2 <= ap_const_lv13_1E80(10 - 1 downto 0);
    grp_fu_1488_p2 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_1488_p3 <= ap_const_lv13_1F80(8 - 1 downto 0);
    grp_fu_1498_p0 <= r_V_20_fu_1145_p1(8 - 1 downto 0);
    grp_fu_1498_p1 <= r_V_20_fu_1145_p1(8 - 1 downto 0);
    grp_fu_1507_p0 <= r_V_25_fu_1190_p1(8 - 1 downto 0);
    grp_fu_1507_p1 <= r_V_25_fu_1190_p1(8 - 1 downto 0);
    grp_fu_1515_p2 <= ap_const_lv30_3F0C0000(25 - 1 downto 0);
    grp_fu_1530_p2 <= ap_const_lv30_3F240000(25 - 1 downto 0);

    grp_generic_sincos_12_6_s_fu_265_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp34)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp34) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_265_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_265_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_265_in_V <= add_ln1192_7_fu_456_p2(17 downto 6);

    grp_generic_sincos_12_6_s_fu_270_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp60)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp60) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_270_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_270_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_270_in_V <= add_ln1192_28_fu_586_p2(17 downto 6);

    grp_generic_sincos_12_6_s_fu_275_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp63)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_275_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_275_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_280_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp66)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp66) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_280_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_280_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_285_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp71)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp71) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_285_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_285_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_285_in_V <= ret_V_35_fu_618_p2(17 downto 6);

    grp_generic_sincos_12_6_s_fu_290_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp73)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp73) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_290_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_290_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_295_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp99)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp99) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_295_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_295_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_300_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp101)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp101) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_300_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_300_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_305_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp103)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp103) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_305_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_305_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_305_in_V <= std_logic_vector(signed(ap_const_lv12_FD3) + signed(p_Val2_13_reg_1546_pp0_iter1_reg));

    grp_generic_sincos_12_6_s_fu_310_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp104) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_310_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_310_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_315_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp106) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_315_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_315_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_315_in_V <= std_logic_vector(signed(p_Val2_5_reg_1580_pp0_iter1_reg) + signed(p_Val2_13_reg_1546_pp0_iter1_reg));

    grp_generic_sincos_12_6_s_fu_320_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp112) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_320_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_320_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_generic_sincos_12_6_s_fu_320_in_V <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_fu_741_p4),12));


    grp_generic_sincos_12_6_s_fu_325_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp116)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp116) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_325_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_325_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_330_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp118) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_330_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_330_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_335_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp131)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp131) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_335_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_335_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_12_6_s_fu_340_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp154)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp154) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_340_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_340_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_12_6_s_fu_340_in_V <= std_logic_vector(unsigned(ap_const_lv12_5E) + unsigned(p_Val2_1_reg_1560_pp0_iter3_reg));

    grp_generic_sincos_12_6_s_fu_345_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp157)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp157) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_12_6_s_fu_345_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_12_6_s_fu_345_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_384_p3 <= (p_Val2_1_fu_374_p4 & ap_const_lv6_0);
    lhs_V_3_fu_425_p3 <= (p_Val2_5_fu_411_p4 & ap_const_lv6_0);
    lhs_V_4_fu_957_p3 <= (r_V_31_fu_937_p2 & ap_const_lv12_0);
        lhs_V_5_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1560_pp0_iter9_reg),13));

    lhs_V_6_fu_1148_p3 <= (ret_V_42_reg_1791 & ap_const_lv6_0);
    lhs_V_7_fu_1193_p3 <= (r_V_41_fu_1184_p2 & ap_const_lv6_0);
        lhs_V_8_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_335_ap_return),9));

    mul_ln1118_5_fu_1392_p0 <= sext_ln1118_23_fu_679_p1(18 - 1 downto 0);
    mul_ln1118_5_fu_1392_p1 <= sext_ln1118_23_fu_679_p1(18 - 1 downto 0);
    mul_ln1118_fu_1346_p0 <= sext_ln1118_18_fu_576_p1(19 - 1 downto 0);
    mul_ln1118_fu_1346_p1 <= sext_ln1118_18_fu_576_p1(19 - 1 downto 0);
    mul_ln1192_2_fu_1413_p0 <= ap_const_lv18_31(7 - 1 downto 0);
    mul_ln1192_2_fu_1413_p1 <= sext_ln728_1_reg_1593_pp0_iter2_reg(12 - 1 downto 0);
    mul_ln1192_3_fu_1232_p0 <= outsin_V_6_reg_1770_pp0_iter11_reg;
    mul_ln1192_3_fu_1232_p1 <= r_V_8_reg_1821;
    mul_ln1192_3_fu_1232_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_3_fu_1232_p0) * signed(mul_ln1192_3_fu_1232_p1))), 36));
    mul_ln1192_5_fu_1338_p0 <= sext_ln728_1_fu_421_p1(12 - 1 downto 0);
    mul_ln1192_5_fu_1338_p1 <= sext_ln728_1_fu_421_p1(12 - 1 downto 0);
    mul_ln700_1_fu_1221_p0 <= add_ln1192_reg_1816;
    mul_ln700_1_fu_1221_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_1221_p0) * signed(mul_ln700_reg_1811))), 42));
    mul_ln700_3_fu_1358_p0 <= ap_const_lv18_D2(9 - 1 downto 0);
    mul_ln700_3_fu_1358_p1 <= sext_ln703_5_fu_492_p1(12 - 1 downto 0);
    mul_ln728_1_fu_1386_p0 <= ap_const_lv18_1A4(10 - 1 downto 0);
    mul_ln728_1_fu_1386_p1 <= sext_ln728_reg_1553(12 - 1 downto 0);
    mul_ln728_fu_1426_p0 <= ap_const_lv18_23(7 - 1 downto 0);
    mul_ln728_fu_1426_p1 <= sext_ln728_1_reg_1593_pp0_iter8_reg(12 - 1 downto 0);
    p_Val2_13_fu_360_p4 <= x_V_in_sig(47 downto 36);
    p_Val2_1_fu_374_p4 <= x_V_in_sig(179 downto 168);
    p_Val2_5_fu_411_p4 <= x_V_in_sig(191 downto 180);
    p_Val2_s_fu_350_p4 <= x_V_in_sig(35 downto 24);
    p_shl_fu_872_p3 <= (trunc_ln1193_fu_869_p1 & ap_const_lv3_0);
        r_V_18_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_374_p4),24));

    r_V_19_fu_1352_p0 <= r_V_18_fu_488_p1(12 - 1 downto 0);
    r_V_19_fu_1352_p1 <= r_V_18_fu_488_p1(12 - 1 downto 0);
        r_V_20_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_6_reg_1770),16));

        r_V_23_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_22_reg_1801),9));

        r_V_25_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_13_reg_1714_pp0_iter10_reg),16));

        r_V_2_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_reg_1719),16));

    r_V_30_fu_795_p3 <= (p_Val2_5_reg_1580_pp0_iter8_reg & ap_const_lv1_0);
    r_V_31_fu_937_p2 <= std_logic_vector(unsigned(sub_ln1118_fu_931_p2) - unsigned(sext_ln727_fu_892_p1));
    r_V_32_fu_817_p2 <= std_logic_vector(signed(sext_ln1118_8_fu_813_p1) - signed(sext_ln1118_4_fu_802_p1));
    r_V_33_fu_847_p2 <= std_logic_vector(signed(sext_ln1118_9_fu_831_p1) - signed(sext_ln1118_10_fu_843_p1));
    r_V_34_fu_1005_p2 <= std_logic_vector(signed(sext_ln1118_11_fu_989_p1) + signed(sext_ln1118_12_fu_1001_p1));
    r_V_35_fu_520_p2 <= std_logic_vector(signed(sext_ln1118_14_fu_504_p1) + signed(sext_ln1118_15_fu_516_p1));
    r_V_36_fu_550_p2 <= std_logic_vector(signed(sext_ln1118_16_fu_534_p1) + signed(sext_ln1118_17_fu_546_p1));
    r_V_37_fu_635_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_9C) * signed(mul_ln1118_reg_1614))), 36));
    r_V_38_fu_1053_p2 <= std_logic_vector(signed(sext_ln1118_19_fu_1037_p1) + signed(sext_ln1118_20_fu_1049_p1));
    r_V_40_fu_735_p2 <= std_logic_vector(signed(sext_ln1118_22_fu_731_p1) - signed(sext_ln1118_2_fu_710_p1));
    r_V_41_fu_1184_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_23_fu_1181_p1));
    r_V_43_fu_756_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv36_125) * signed(mul_ln1118_5_reg_1659))), 36));
        r_V_4_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1574),24));

    r_V_5_fu_1372_p0 <= r_V_4_fu_603_p1(12 - 1 downto 0);
    r_V_5_fu_1372_p1 <= r_V_4_fu_603_p1(12 - 1 downto 0);
    r_V_s_fu_448_p3 <= (tmp_6_fu_438_p4 & ap_const_lv7_0);
    ret_V_10_fu_904_p2 <= std_logic_vector(signed(ap_const_lv9_1C4) + signed(sext_ln703_1_fu_901_p1));
    ret_V_13_fu_857_p2 <= std_logic_vector(signed(sext_ln703_4_fu_853_p1) + signed(r_V_32_fu_817_p2));
    ret_V_1_fu_886_p2 <= std_logic_vector(unsigned(ap_const_lv27_1B000) + unsigned(sub_ln1193_fu_880_p2));
    ret_V_22_fu_1175_p2 <= std_logic_vector(signed(ap_const_lv20_FC480) + signed(ret_V_44_fu_1170_p2));
    ret_V_28_fu_1272_p2 <= std_logic_vector(unsigned(ap_const_lv10_E) + unsigned(sext_ln703_14_fu_1269_p1));
    ret_V_32_fu_1118_p2 <= std_logic_vector(signed(sext_ln1192_2_fu_1114_p1) - signed(sext_ln1192_1_fu_1111_p1));
    ret_V_33_fu_774_p2 <= std_logic_vector(unsigned(ap_const_lv18_C40) + unsigned(grp_fu_1418_p3));
    ret_V_34_fu_1297_p2 <= std_logic_vector(unsigned(mul_ln700_1_reg_1846) - unsigned(sext_ln728_2_fu_1293_p1));
    ret_V_35_fu_618_p2 <= std_logic_vector(signed(ap_const_lv18_3E700) + signed(sub_ln1192_fu_613_p2));
    ret_V_36_fu_1238_p2 <= std_logic_vector(signed(ap_const_lv36_FC9000000) + signed(mul_ln1192_3_fu_1232_p2));
    ret_V_37_fu_473_p2 <= std_logic_vector(signed(ap_const_lv18_3EE40) + signed(mul_ln1192_5_fu_1338_p2));
    ret_V_38_fu_564_p2 <= std_logic_vector(signed(sext_ln703_6_fu_556_p1) - signed(sext_ln703_7_fu_560_p1));
    ret_V_39_fu_1077_p2 <= std_logic_vector(signed(ap_const_lv30_3F580000) + signed(add_ln1192_19_fu_1071_p2));
    ret_V_40_fu_664_p2 <= std_logic_vector(signed(grp_fu_1378_p3) + signed(rhs_V_5_fu_657_p3));
    ret_V_42_fu_1099_p2 <= std_logic_vector(signed(lhs_V_5_fu_1093_p1) + signed(rhs_V_6_fu_1096_p1));
    ret_V_44_fu_1170_p2 <= std_logic_vector(signed(grp_fu_1498_p3) + signed(sext_ln728_4_fu_1166_p1));
    ret_V_47_fu_1212_p2 <= std_logic_vector(signed(lhs_V_8_fu_1205_p1) - signed(rhs_V_9_fu_1209_p1));
    rhs_V_1_fu_606_p3 <= (p_Val2_13_reg_1546 & ap_const_lv6_0);
    rhs_V_2_fu_969_p3 <= (mul_ln728_reg_1745 & ap_const_lv12_0);
    rhs_V_3_fu_1011_p3 <= (r_V_34_fu_1005_p2 & ap_const_lv12_0);
    rhs_V_4_fu_1059_p3 <= (r_V_38_fu_1053_p2 & ap_const_lv12_0);
    rhs_V_5_fu_657_p3 <= (mul_ln728_1_fu_1386_p2 & ap_const_lv6_0);
        rhs_V_6_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1580_pp0_iter9_reg),13));

    rhs_V_8_fu_1159_p3 <= (outsin_V_21_reg_1796 & ap_const_lv6_0);
        rhs_V_9_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_24_reg_1806),9));

    rhs_V_fu_1285_p3 <= (grp_generic_sincos_12_6_s_fu_345_ap_return & ap_const_lv30_0);
        sext_ln1118_10_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_835_p3),12));

        sext_ln1118_11_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_981_p3),14));

        sext_ln1118_12_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_993_p3),14));

        sext_ln1118_14_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_496_p3),18));

        sext_ln1118_15_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_508_p3),18));

        sext_ln1118_16_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_9_fu_526_p3),18));

        sext_ln1118_17_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_s_fu_538_p3),18));

        sext_ln1118_18_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_15_fu_570_p2),36));

        sext_ln1118_19_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_10_fu_1029_p3),14));

        sext_ln1118_20_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_11_fu_1041_p3),14));

        sext_ln1118_22_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_12_fu_724_p3),17));

        sext_ln1118_23_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_25_reg_1634),36));

        sext_ln1118_2_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1580_pp0_iter1_reg),17));

        sext_ln1118_4_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_30_fu_795_p3),16));

        sext_ln1118_6_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_920_p3),17));

        sext_ln1118_8_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_806_p3),16));

        sext_ln1118_9_fu_831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_823_p3),12));

        sext_ln1118_fu_866_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1431_p2),27));

        sext_ln1192_10_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_4_fu_1059_p3),30));

        sext_ln1192_1_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1574_pp0_iter10_reg),13));

        sext_ln1192_2_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_12_6_s_fu_330_ap_return),13));

        sext_ln1192_9_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_3_fu_1011_p3),30));

        sext_ln703_14_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_47_reg_1841),10));

        sext_ln703_1_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_20_reg_1729),9));

        sext_ln703_4_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_33_fu_847_p2),16));

        sext_ln703_5_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_374_p4),18));

        sext_ln703_6_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_35_fu_520_p2),19));

        sext_ln703_7_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_36_fu_550_p2),19));

        sext_ln727_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1560_pp0_iter9_reg),17));

        sext_ln728_1_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_fu_350_p4),18));

        sext_ln728_2_fu_1293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1285_p3),42));

        sext_ln728_4_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_8_fu_1159_p3),20));

        sext_ln728_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_13_fu_360_p4),18));

    shl_ln1118_10_fu_1029_p3 <= (grp_generic_sincos_12_6_s_fu_300_ap_return & ap_const_lv5_0);
    shl_ln1118_11_fu_1041_p3 <= (grp_generic_sincos_12_6_s_fu_300_ap_return & ap_const_lv1_0);
    shl_ln1118_12_fu_724_p3 <= (p_Val2_5_reg_1580_pp0_iter1_reg & ap_const_lv4_0);
    shl_ln1118_1_fu_943_p3 <= (p_Val2_5_reg_1580_pp0_iter9_reg & ap_const_lv5_0);
    shl_ln1118_2_fu_806_p3 <= (p_Val2_5_reg_1580_pp0_iter8_reg & ap_const_lv3_0);
    shl_ln1118_3_fu_823_p3 <= (grp_generic_sincos_12_6_s_fu_290_ap_return & ap_const_lv3_0);
    shl_ln1118_4_fu_835_p3 <= (grp_generic_sincos_12_6_s_fu_290_ap_return & ap_const_lv1_0);
    shl_ln1118_5_fu_981_p1 <= grp_generic_sincos_12_6_s_fu_295_ap_return;
    shl_ln1118_5_fu_981_p3 <= (shl_ln1118_5_fu_981_p1 & ap_const_lv5_0);
    shl_ln1118_6_fu_993_p1 <= grp_generic_sincos_12_6_s_fu_295_ap_return;
    shl_ln1118_6_fu_993_p3 <= (shl_ln1118_6_fu_993_p1 & ap_const_lv1_0);
    shl_ln1118_7_fu_496_p3 <= (p_Val2_1_fu_374_p4 & ap_const_lv5_0);
    shl_ln1118_8_fu_508_p3 <= (p_Val2_1_fu_374_p4 & ap_const_lv3_0);
    shl_ln1118_9_fu_526_p3 <= (p_Val2_13_fu_360_p4 & ap_const_lv5_0);
    shl_ln1118_s_fu_538_p3 <= (p_Val2_13_fu_360_p4 & ap_const_lv3_0);
    shl_ln_fu_920_p3 <= (p_Val2_1_reg_1560_pp0_iter9_reg & ap_const_lv4_0);
    sub_ln1118_fu_931_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln1118_6_fu_927_p1));
    sub_ln1192_fu_613_p2 <= std_logic_vector(unsigned(add_ln1192_8_reg_1599) - unsigned(rhs_V_1_fu_606_p3));
    sub_ln1193_fu_880_p2 <= std_logic_vector(signed(sext_ln1118_fu_866_p1) - signed(p_shl_fu_872_p3));
    tmp_6_fu_438_p4 <= x_V_in_sig(46 downto 36);
    trunc_ln1193_fu_869_p1 <= grp_fu_1431_p2(24 - 1 downto 0);
    trunc_ln708_11_fu_741_p4 <= r_V_40_fu_735_p2(16 downto 6);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= ret_V_34_fu_1297_p2(41 downto 30);

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= trunc_ln708_6_reg_1851;

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_9_reg_1776_pp0_iter12_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_10_reg_1856;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= grp_fu_1530_p3(29 downto 18);

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
