\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields}{}\section{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+:\+:\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields Struct Reference}
\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields}\index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ab23565420762dbf58de1d58505152fc2}{M0\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a35d01b917b9c30296a9908d1277999cc}{M0\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a186df49d3bb6f3fde9cfbe6e9b422b92}{M0\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a82b55c0895dfa13bbaa865379f18e8f0}{M1\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a60d3aabe7298113854571fdd3d7a8024}{M1\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a930bd057e0a7d68b569ab3b1cef18d5d}{M1\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ad40b3c807824b88919afbfc7b8cc7834}{M2\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a2d84054bd1e86dbaf93f8d2324c82cca}{M2\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a7b8d1f60c76110f715c8f0d8024783e1}{M2\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ab23fa729baa9ea707087779baf910c78}{M3\+UM}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a70e6f7922791b760ebe166566dc2377a}{M3\+SM}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a9895a367a7374c73f89da76eaeced309}{M3\+PE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a3ea51630176e7d0643f44f5d4f068bed}{M4\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ac49c872f4b7986035c0a5115f88380d3}{M4\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_aa22b4f805071f19977531ef79ed51640}{M5\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a258c3af6c2d594b2c6b0ded767b18d71}{M5\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a469c46577b88285efe3694936b062ff3}{M6\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a24a8769020502d56f886e303326f961e}{M6\+RE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a438d6131183b0453b882d29c97a37b92}{M7\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a6994265336bd5a387da0f7e20e1954d6}{M7\+RE}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M0\+PE@{M0\+PE}}
\index{M0\+PE@{M0\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M0\+PE}{M0PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M0\+PE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a186df49d3bb6f3fde9cfbe6e9b422b92}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a186df49d3bb6f3fde9cfbe6e9b422b92}
\mbox{[}5\mbox{]} Bus Master 0 Process Identifier enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M0\+SM@{M0\+SM}}
\index{M0\+SM@{M0\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M0\+SM}{M0SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M0\+SM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a35d01b917b9c30296a9908d1277999cc}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a35d01b917b9c30296a9908d1277999cc}
\mbox{[}4\+:3\mbox{]} Bus Master 0 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M0\+UM@{M0\+UM}}
\index{M0\+UM@{M0\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M0\+UM}{M0UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M0\+UM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ab23565420762dbf58de1d58505152fc2}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ab23565420762dbf58de1d58505152fc2}
\mbox{[}2\+:0\mbox{]} Bus Master 0 User Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M1\+PE@{M1\+PE}}
\index{M1\+PE@{M1\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M1\+PE}{M1PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M1\+PE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a930bd057e0a7d68b569ab3b1cef18d5d}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a930bd057e0a7d68b569ab3b1cef18d5d}
\mbox{[}11\mbox{]} Bus Master 1 Process Identifier enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M1\+SM@{M1\+SM}}
\index{M1\+SM@{M1\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M1\+SM}{M1SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M1\+SM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a60d3aabe7298113854571fdd3d7a8024}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a60d3aabe7298113854571fdd3d7a8024}
\mbox{[}10\+:9\mbox{]} Bus Master 1 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M1\+UM@{M1\+UM}}
\index{M1\+UM@{M1\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M1\+UM}{M1UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M1\+UM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a82b55c0895dfa13bbaa865379f18e8f0}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a82b55c0895dfa13bbaa865379f18e8f0}
\mbox{[}8\+:6\mbox{]} Bus Master 1 User Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M2\+PE@{M2\+PE}}
\index{M2\+PE@{M2\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M2\+PE}{M2PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M2\+PE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a7b8d1f60c76110f715c8f0d8024783e1}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a7b8d1f60c76110f715c8f0d8024783e1}
\mbox{[}17\mbox{]} Bus Master 2 Process Identifier Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M2\+SM@{M2\+SM}}
\index{M2\+SM@{M2\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M2\+SM}{M2SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M2\+SM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a2d84054bd1e86dbaf93f8d2324c82cca}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a2d84054bd1e86dbaf93f8d2324c82cca}
\mbox{[}16\+:15\mbox{]} Bus Master 2 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M2\+UM@{M2\+UM}}
\index{M2\+UM@{M2\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M2\+UM}{M2UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M2\+UM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ad40b3c807824b88919afbfc7b8cc7834}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ad40b3c807824b88919afbfc7b8cc7834}
\mbox{[}14\+:12\mbox{]} Bus Master 2 User Mode Access control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M3\+PE@{M3\+PE}}
\index{M3\+PE@{M3\+PE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M3\+PE}{M3PE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M3\+PE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a9895a367a7374c73f89da76eaeced309}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a9895a367a7374c73f89da76eaeced309}
\mbox{[}23\mbox{]} Bus Master 3 Process Identifier Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M3\+SM@{M3\+SM}}
\index{M3\+SM@{M3\+SM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M3\+SM}{M3SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M3\+SM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a70e6f7922791b760ebe166566dc2377a}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a70e6f7922791b760ebe166566dc2377a}
\mbox{[}22\+:21\mbox{]} Bus Master 3 Supervisor Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M3\+UM@{M3\+UM}}
\index{M3\+UM@{M3\+UM}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M3\+UM}{M3UM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M3\+UM}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ab23fa729baa9ea707087779baf910c78}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ab23fa729baa9ea707087779baf910c78}
\mbox{[}20\+:18\mbox{]} Bus Master 3 User Mode Access Control \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M4\+RE@{M4\+RE}}
\index{M4\+RE@{M4\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M4\+RE}{M4RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M4\+RE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ac49c872f4b7986035c0a5115f88380d3}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_ac49c872f4b7986035c0a5115f88380d3}
\mbox{[}25\mbox{]} Bus Master 4 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M4\+WE@{M4\+WE}}
\index{M4\+WE@{M4\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M4\+WE}{M4WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M4\+WE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a3ea51630176e7d0643f44f5d4f068bed}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a3ea51630176e7d0643f44f5d4f068bed}
\mbox{[}24\mbox{]} Bus Master 4 Write Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M5\+RE@{M5\+RE}}
\index{M5\+RE@{M5\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M5\+RE}{M5RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M5\+RE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a258c3af6c2d594b2c6b0ded767b18d71}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a258c3af6c2d594b2c6b0ded767b18d71}
\mbox{[}27\mbox{]} Bus Master 5 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M5\+WE@{M5\+WE}}
\index{M5\+WE@{M5\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M5\+WE}{M5WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M5\+WE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_aa22b4f805071f19977531ef79ed51640}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_aa22b4f805071f19977531ef79ed51640}
\mbox{[}26\mbox{]} Bus Master 5 Write Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M6\+RE@{M6\+RE}}
\index{M6\+RE@{M6\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M6\+RE}{M6RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M6\+RE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a24a8769020502d56f886e303326f961e}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a24a8769020502d56f886e303326f961e}
\mbox{[}29\mbox{]} Bus Master 6 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M6\+WE@{M6\+WE}}
\index{M6\+WE@{M6\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M6\+WE}{M6WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M6\+WE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a469c46577b88285efe3694936b062ff3}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a469c46577b88285efe3694936b062ff3}
\mbox{[}28\mbox{]} Bus Master 6 Write Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M7\+RE@{M7\+RE}}
\index{M7\+RE@{M7\+RE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M7\+RE}{M7RE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M7\+RE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a6994265336bd5a387da0f7e20e1954d6}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a6994265336bd5a387da0f7e20e1954d6}
\mbox{[}31\mbox{]} Bus Master 7 Read Enable \index{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}!M7\+WE@{M7\+WE}}
\index{M7\+WE@{M7\+WE}!\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields@{\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M7\+WE}{M7WE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+::\+\_\+hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+bitfields\+::\+M7\+WE}\hypertarget{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a438d6131183b0453b882d29c97a37b92}{}\label{struct__hw__mpu__rgdn__word2_1_1__hw__mpu__rgdn__word2__bitfields_a438d6131183b0453b882d29c97a37b92}
\mbox{[}30\mbox{]} Bus Master 7 Write Enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
