<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4412' type='llvm::SDValue llvm::TargetLowering::scalarizeVectorStore(llvm::StoreSDNode * ST, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='4409'>// Turn a store of a vector type into stores of the individual elements.
  /// \param ST Store with a vector value type
  /// \returns TokenFactor of the individual store chains.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='720' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer11ExpandStoreEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2684' u='c' c='_ZN4llvm16DAGTypeLegalizer16SplitVecOp_STOREEPNS_11StoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='4806' u='c' c='_ZN4llvm16DAGTypeLegalizer16WidenVecOp_STOREEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='4809' u='c' c='_ZN4llvm16DAGTypeLegalizer16WidenVecOp_STOREEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7129' ll='7204' type='llvm::SDValue llvm::TargetLowering::scalarizeVectorStore(llvm::StoreSDNode * ST, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7377' u='c' c='_ZNK4llvm14TargetLowering20expandUnalignedStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4145' u='c' c='_ZNK4llvm21AArch64TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1619' u='c' c='_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2953' u='c' c='_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1237' u='c' c='_ZNK4llvm18R600TargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8522' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
