// Seed: 2825281415
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    input supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    output wand id_14,
    output supply0 id_15,
    input wand id_16,
    input wor id_17,
    input tri id_18,
    input uwire id_19,
    output uwire id_20,
    output tri id_21,
    input wand id_22,
    input wire id_23,
    input wor id_24,
    output supply0 id_25,
    output supply1 id_26,
    output wand id_27,
    output supply1 id_28,
    output supply0 id_29,
    output supply1 id_30,
    input tri id_31,
    output wor id_32,
    output tri1 id_33,
    input tri id_34,
    output wand id_35,
    input supply1 id_36,
    output wand id_37
);
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    output tri id_5,
    input tri1 id_6,
    output wand id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wand id_12
);
  id_14(
      1'h0 | 1'b0, id_3, 1
  );
  wire id_15;
  wire id_16;
  module_0(
      id_9,
      id_5,
      id_10,
      id_10,
      id_0,
      id_4,
      id_11,
      id_5,
      id_0,
      id_11,
      id_12,
      id_1,
      id_6,
      id_10,
      id_1,
      id_1,
      id_0,
      id_6,
      id_8,
      id_12,
      id_3,
      id_7,
      id_8,
      id_4,
      id_4,
      id_5,
      id_1,
      id_5,
      id_9,
      id_5,
      id_2,
      id_4,
      id_3,
      id_5,
      id_8,
      id_3,
      id_8,
      id_7
  );
endmodule
