Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/hamza/VHDL/combination_circuit_sensitive_to_process/dekoder3_8tb_isim_beh.exe -prj /home/hamza/VHDL/combination_circuit_sensitive_to_process/dekoder3_8tb_beh.prj work.dekoder3_8tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/hamza/VHDL/combination_circuit_sensitive_to_process/dekoder2_4.vhd" into library work
Parsing VHDL file "/home/hamza/VHDL/combination_circuit_sensitive_to_process/dekoder3_8.vhd" into library work
WARNING:HDLCompiler:946 - "/home/hamza/VHDL/combination_circuit_sensitive_to_process/dekoder3_8.vhd" Line 62: Actual for formal port en is neither a static name nor a globally static expression
Parsing VHDL file "/home/hamza/VHDL/combination_circuit_sensitive_to_process/dekoder3_8tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85280 KB
Fuse CPU Usage: 720 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity dekoder2_4 [dekoder2_4_default]
Compiling architecture behavioral of entity dekoder3_8 [dekoder3_8_default]
Compiling architecture behavior of entity dekoder3_8tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/hamza/VHDL/combination_circuit_sensitive_to_process/dekoder3_8tb_isim_beh.exe
Fuse Memory Usage: 1175320 KB
Fuse CPU Usage: 740 ms
GCC CPU Usage: 110 ms
