(pcb C:\Users\u01541\Downloads\hagiwo\MultiClockDiv\MultiClockDiv_main\MultiClockDiv15.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  199898 -152718  161798 -152718  161798 -47752  199898 -47752
            199898 -152718)
    )
    (plane GND (polygon F.Cu 0  199890 -152710  161830 -152700  161800 -47790  161800 -47750
            199900 -47750  199890 -152710))
    (plane GND (polygon B.Cu 0  199900 -47770  199910 -152710  161810 -152720  161810 -47770
            161800 -47750  199900 -47770))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 400)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D3 197612 -92837 front 90 (PN BAT43))
      (place D5 197676 -54737 front 270 (PN BAT43))
      (place D2 187642 -50228.5 front 0 (PN BAT43))
      (place D11 163957 -50419 front 0 (PN BAT43))
      (place D10 192405 -80137 front 90 (PN BAT43))
      (place D9 182440 -94560 front 0 (PN D))
      (place D8 197612 -78803.5 front 90 (PN BAT43))
      (place D6 192405 -64897 front 90 (PN BAT43))
    )
    (component Module:Arduino_Nano
      (place A1 181166 -109918 front 0 (PN Arduino_Nano_v3.x))
    )
    (component "digikey-footprints:Toggle_Switch_100SP1T1B4M2QE"
      (place SW1 183000 -101516 back 180 (PN SW_SPDT))
    )
    (component Potentiometer_THT:Potentiometer_Alps_RK09K_Single_Vertical
      (place RV2 178244 -65659 back 270 (PN 100K))
      (place RV1 178244 -88000 back 270 (PN 100K))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R10 163820 -66450 front 0 (PN 22K))
      (place R9 164656 -130937 front 270 (PN 22K))
      (place R8 171386 -54800.5 front 180 (PN 470R))
      (place R7 164719 -127508 front 90 (PN 470R))
      (place R6 184912 -134810 front 0 (PN 22K))
      (place R5 164782 -108394 front 270 (PN 470R))
      (place R4 171410 -58580 front 180 (PN 22K))
      (place R3 164719 -142240 front 270 (PN 470R))
      (place R2 163790 -62370 front 0 (PN 470R))
      (place R1 196977 -104140 front 90 (PN 470R))
    )
    (component "Connector_IDC:IDC-Header_2x08_P2.54mm_Vertical"
      (place J5 166840 -75180 front 0 (PN Conn_01x16_Male))
    )
    (component "Connector_Audio:Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles"
      (place J4 189230 -120840 back 180 (PN "EXTERNAL CLOCK IN"))
      (place J3 172784 -120840 back 180 (PN "MASTER CLOCK OUT"))
      (place J2 172784 -150686 back 180 (PN "GATE OUT2"))
      (place J1 172784 -135763 back 180 (PN "GATE OUT1"))
    )
    (component LED_THT:LED_D3.0mm
      (place D7 171500 -101644 back 180 (PN LED))
      (place D4 188278 -144399 back 180 (PN LED))
      (place D1 188150 -129096 back 180 (PN LED))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C2 186246 -138748 front 0 (PN 220pF))
      (place C1 183198 -50419 front 180 (PN 220pF))
    )
  )
  (library
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image Module:Arduino_Nano
      (outline (path signal 120  1270 -1270  1270 1270))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (pin Oval[A]Pad_1600x1600_um 16 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "digikey-footprints:Toggle_Switch_100SP1T1B4M2QE"
      (outline (path signal 100  8100 0  8020.51 -730.899  7785.76 -1427.62  7406.72 -2057.59
            6901.11 -2591.35  6292.59 -3003.94  5609.6 -3276.07  4884.07 -3395.01
            4149.94 -3355.21  3441.53 -3158.52  2791.96 -2814.14  2231.61 -2338.18
            1786.69 -1752.88  1477.98 -1085.62  1319.93 -367.605  1319.93 367.605
            1477.98 1085.62  1786.69 1752.88  2231.61 2338.18  2791.96 2814.14
            3441.53 3158.52  4149.94 3355.21  4884.07 3395.01  5609.6 3276.07
            6292.59 3003.94  6901.11 2591.35  7406.72 2057.59  7785.76 1427.62
            8020.51 730.899  8100 0))
      (outline (path signal 50  11300 3680  11300 -3680))
      (outline (path signal 50  11300 -3680  -1900 -3680))
      (outline (path signal 50  -1900 -3680  -1900 3680))
      (outline (path signal 50  -1900 3680  11300 3680))
      (outline (path signal 100  11150 -3525  11150 -3100))
      (outline (path signal 100  11125 -3525  10675 -3525))
      (outline (path signal 100  -1750 -3525  -1300 -3525))
      (outline (path signal 100  -1750 -3525  -1750 -3100))
      (outline (path signal 100  -1750 3525  -1750 3150))
      (outline (path signal 100  -1750 3525  -1350 3525))
      (outline (path signal 100  10775 3525  11150 3525))
      (outline (path signal 100  11150 3525  11150 3175))
      (outline (path signal 100  11050 -3430  11050 3430))
      (outline (path signal 100  -1650 3430  -1650 -3430))
      (outline (path signal 100  -1650 -3430  11050 -3430))
      (outline (path signal 100  -1650 3430  11050 3430))
      (pin Round[A]Pad_2850_um 3 9400 0)
      (pin Round[A]Pad_2850_um 2 4700 0)
      (pin Rect[A]Pad_2850x2850_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Alps_RK09K_Single_Vertical
      (outline (path signal 100  10500 2500  10419.1 1808.15  10180.9 1153.6  9798.13 571.637
            9291.48 93.63  8688.24 -254.648  8020.94 -454.423  7325.57 -494.924
            6639.59 -373.969  6000 -98.076  5441.27 317.879  4993.54 851.473
            4680.92 1473.94  4520.28 2151.72  4520.28 2848.28  4680.92 3526.06
            4993.54 4148.53  5441.27 4682.12  6000 5098.08  6639.59 5373.97
            7325.57 5494.92  8020.94 5454.42  8688.24 5254.65  9291.48 4906.37
            9798.13 4428.36  10180.9 3846.4  10419.1 3191.85  10500 2500))
      (outline (path signal 100  1000 7400  1000 -2400))
      (outline (path signal 100  1000 -2400  13000 -2400))
      (outline (path signal 100  13000 -2400  13000 7400))
      (outline (path signal 100  13000 7400  1000 7400))
      (outline (path signal 120  880 7521  4817 7521))
      (outline (path signal 120  9184 7521  13120 7521))
      (outline (path signal 120  880 -2520  4817 -2520))
      (outline (path signal 120  9184 -2520  13120 -2520))
      (outline (path signal 120  880 7521  880 5871))
      (outline (path signal 120  880 4129  880 3370))
      (outline (path signal 120  880 1629  880 870))
      (outline (path signal 120  880 -870  880 -2520))
      (outline (path signal 120  13120 7521  13120 -2520))
      (outline (path signal 50  -1150 9150  -1150 -4150))
      (outline (path signal 50  -1150 -4150  13250 -4150))
      (outline (path signal 50  13250 -4150  13250 9150))
      (outline (path signal 50  13250 9150  -1150 9150))
      (pin Round[A]Pad_4000_um @1 7000 -1900)
      (pin Round[A]Pad_4000_um @2 7000 6900)
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 0 2500)
      (pin Round[A]Pad_1800_um 3 0 5000)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Connector_IDC:IDC-Header_2x08_P2.54mm_Vertical"
      (outline (path signal 100  -3180 4100  -2180 5100))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  5720 5100  5720 -22880))
      (outline (path signal 100  5720 -22880  -3180 -22880))
      (outline (path signal 100  -3180 -22880  -3180 4100))
      (outline (path signal 100  -3180 -6840  -1980 -6840))
      (outline (path signal 100  -1980 -6840  -1980 3910))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  4520 3910  4520 -21690))
      (outline (path signal 100  4520 -21690  -1980 -21690))
      (outline (path signal 100  -1980 -21690  -1980 -10940))
      (outline (path signal 100  -1980 -10940  -1980 -10940))
      (outline (path signal 100  -1980 -10940  -3180 -10940))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 120  5830 5210  5830 -22990))
      (outline (path signal 120  5830 -22990  -3290 -22990))
      (outline (path signal 120  -3290 -22990  -3290 5210))
      (outline (path signal 120  -3290 -6840  -1980 -6840))
      (outline (path signal 120  -1980 -6840  -1980 3910))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  4520 3910  4520 -21690))
      (outline (path signal 120  4520 -21690  -1980 -21690))
      (outline (path signal 120  -1980 -21690  -1980 -10940))
      (outline (path signal 120  -1980 -10940  -1980 -10940))
      (outline (path signal 120  -1980 -10940  -3290 -10940))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 50  -3680 5600  -3680 -23380))
      (outline (path signal 50  -3680 -23380  6220 -23380))
      (outline (path signal 50  6220 -23380  6220 5600))
      (outline (path signal 50  6220 5600  -3680 5600))
      (pin Round[A]Pad_1700_um 16 2540 -17780)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin RoundRect[A]Pad_1700x1700_250.951_um 1 0 0)
    )
    (image "Connector_Audio:Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles"
      (outline (path signal 50  -5000 -12980  -5000 1420))
      (outline (path signal 100  -4500 -12480  -4500 -2080))
      (outline (path signal 120  -4500 -1980  -4500 -12480))
      (outline (path signal 120  4500 -1980  4500 -12480))
      (outline (path signal 120  1500 -6480  1418.73 -6967.05  1183.71 -7401.32  820.422 -7735.75
            368.228 -7934.1  -123.869 -7974.88  -602.543 -7853.66  -1015.92 -7583.59
            -1319.21 -7193.92  -1479.54 -6726.89  -1479.54 -6233.11  -1319.21 -5766.08
            -1015.92 -5376.41  -602.543 -5106.34  -123.869 -4985.12  368.228 -5025.9
            820.422 -5224.25  1183.71 -5558.68  1418.73 -5992.95  1500 -6480))
      (outline (path signal 120  90 -7960  1480 -6570))
      (outline (path signal 120  -580 -7830  1360 -5890))
      (outline (path signal 120  -1070 -7490  1010 -5410))
      (outline (path signal 120  -1420 -6875  400 -5060))
      (outline (path signal 120  -1410 -6020  -460 -5070))
      (outline (path signal 120  4500 -12480  500 -12480))
      (outline (path signal 120  -500 -12480  -4500 -12480))
      (outline (path signal 120  4500 -1980  350 -1980))
      (outline (path signal 120  -350 -1980  -4500 -1980))
      (outline (path signal 120  1800 -6480  1720.03 -7010.56  1487.23 -7493.98  1122.28 -7887.3
            657.614 -8155.57  134.514 -8274.97  -400.538 -8234.87  -900 -8038.85
            -1319.49 -7704.31  -1621.74 -7260.99  -1779.89 -6748.28  -1779.89 -6211.72
            -1621.74 -5699.01  -1319.49 -5255.69  -900 -4921.15  -400.538 -4725.13
            134.514 -4685.03  657.614 -4804.43  1122.28 -5072.7  1487.23 -5466.02
            1720.03 -5949.44  1800 -6480))
      (outline (path signal 120  -1060 1000  -1060 200))
      (outline (path signal 120  -1060 1000  -200 1000))
      (outline (path signal 100  4500 -12480  4500 -2080))
      (outline (path signal 100  4500 -12480  -4500 -12480))
      (outline (path signal 50  5000 -12980  5000 1420))
      (outline (path signal 50  5000 -12980  -5000 -12980))
      (outline (path signal 50  5000 1420  -5000 1420))
      (outline (path signal 100  4500 -2030  -4500 -2030))
      (outline (path signal 100  1800 -6480  1720.03 -7010.56  1487.23 -7493.98  1122.28 -7887.3
            657.614 -8155.57  134.514 -8274.97  -400.538 -8234.87  -900 -8038.85
            -1319.49 -7704.31  -1621.74 -7260.99  -1779.89 -6748.28  -1779.89 -6211.72
            -1621.74 -5699.01  -1319.49 -5255.69  -900 -4921.15  -400.538 -4725.13
            134.514 -4685.03  657.614 -4804.43  1122.28 -5072.7  1487.23 -5466.02
            1720.03 -5949.44  1800 -6480))
      (outline (path signal 100  0 0  0 -2030))
      (pin Round[A]Pad_2130_um (rotate 180) T 0 -11400)
      (pin Rect[A]Pad_1930x1830_um (rotate 180) S 0 0)
      (pin Round[A]Pad_2130_um (rotate 180) TN 0 -3100)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2130_um
      (shape (circle F.Cu 2130))
      (shape (circle B.Cu 2130))
      (attach off)
    )
    (padstack Round[A]Pad_2850_um
      (shape (circle F.Cu 2850))
      (shape (circle B.Cu 2850))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um
      (shape (polygon F.Cu 0  643.577 847.138  685.83 835.817  725.475 817.33  761.308 792.24
            792.24 761.308  817.33 725.476  835.817 685.83  847.138 643.577
            850.951 600  850.951 -600  847.138 -643.577  835.817 -685.83
            817.33 -725.475  792.24 -761.308  761.308 -792.24  725.476 -817.33
            685.83 -835.817  643.577 -847.138  600 -850.951  -600 -850.951
            -643.577 -847.138  -685.83 -835.817  -725.475 -817.33  -761.308 -792.24
            -792.24 -761.308  -817.33 -725.476  -835.817 -685.83  -847.138 -643.577
            -850.951 -600  -850.951 600  -847.138 643.577  -835.817 685.83
            -817.33 725.475  -792.24 761.308  -761.308 792.24  -725.476 817.33
            -685.83 835.817  -643.577 847.138  -600 850.951  600 850.951
            643.577 847.138))
      (shape (polygon B.Cu 0  643.577 847.138  685.83 835.817  725.475 817.33  761.308 792.24
            792.24 761.308  817.33 725.476  835.817 685.83  847.138 643.577
            850.951 600  850.951 -600  847.138 -643.577  835.817 -685.83
            817.33 -725.475  792.24 -761.308  761.308 -792.24  725.476 -817.33
            685.83 -835.817  643.577 -847.138  600 -850.951  -600 -850.951
            -643.577 -847.138  -685.83 -835.817  -725.475 -817.33  -761.308 -792.24
            -792.24 -761.308  -817.33 -725.476  -835.817 -685.83  -847.138 -643.577
            -850.951 -600  -850.951 600  -847.138 643.577  -835.817 685.83
            -817.33 725.475  -792.24 761.308  -761.308 792.24  -725.476 817.33
            -685.83 835.817  -643.577 847.138  -600 850.951  600 850.951
            643.577 847.138))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2850x2850_um
      (shape (rect F.Cu -1425 -1425 1425 1425))
      (shape (rect B.Cu -1425 -1425 1425 1425))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1930x1830_um
      (shape (rect F.Cu -965 -915 965 915))
      (shape (rect B.Cu -965 -915 965 915))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(A1-Pad16)"
      (pins A1-16 D9-2)
    )
    (net "Net-(A1-Pad15)"
      (pins A1-15)
    )
    (net 12V
      (pins A1-30 J5-10 J5-9)
    )
    (net "Net-(A1-Pad14)"
      (pins A1-14 SW1-1)
    )
    (net "Net-(A1-Pad29)"
      (pins A1-29)
    )
    (net "Net-(A1-Pad13)"
      (pins A1-13)
    )
    (net "Net-(A1-Pad28)"
      (pins A1-28)
    )
    (net "Net-(A1-Pad12)"
      (pins A1-12)
    )
    (net 5V
      (pins A1-27 D5-1 D2-1 RV2-3 RV1-3 D10-1)
    )
    (net "Net-(A1-Pad11)"
      (pins A1-11 D5-2 R6-1 R5-2 D6-1)
    )
    (net "Net-(A1-Pad26)"
      (pins A1-26)
    )
    (net "Net-(A1-Pad10)"
      (pins D3-1 A1-10 D2-2 R4-1 R3-2)
    )
    (net "Net-(A1-Pad25)"
      (pins A1-25)
    )
    (net "Net-(A1-Pad9)"
      (pins A1-9)
    )
    (net "Net-(A1-Pad24)"
      (pins A1-24)
    )
    (net "Net-(A1-Pad8)"
      (pins A1-8)
    )
    (net "Net-(A1-Pad23)"
      (pins A1-23 R2-1 C2-2)
    )
    (net "Net-(A1-Pad7)"
      (pins A1-7)
    )
    (net "Net-(A1-Pad22)"
      (pins A1-22 R1-1 C1-1)
    )
    (net "Net-(A1-Pad6)"
      (pins A1-6 R10-2 R9-1 R8-2 R7-1 J3-T D11-1 D10-2 D8-1)
    )
    (net "Net-(A1-Pad21)"
      (pins A1-21)
    )
    (net "Net-(A1-Pad5)"
      (pins A1-5)
    )
    (net "Net-(A1-Pad20)"
      (pins A1-20)
    )
    (net GND
      (pins D3-2 A1-4 SW1-2 RV2-1 RV1-1 R9-2 J5-8 J5-6 J5-4 J5-7 J5-5 J5-3 J4-S J3-S
        J2-S J1-S D11-2 D8-2 D7-1 D6-2 D4-1 D1-1 C2-1 C1-2)
    )
    (net "Net-(A1-Pad19)"
      (pins A1-19)
    )
    (net "Net-(A1-Pad3)"
      (pins A1-3)
    )
    (net "Net-(A1-Pad18)"
      (pins A1-18)
    )
    (net "Net-(A1-Pad2)"
      (pins A1-2)
    )
    (net "Net-(A1-Pad17)"
      (pins A1-17)
    )
    (net "Net-(A1-Pad1)"
      (pins A1-1)
    )
    (net "Net-(D1-Pad2)"
      (pins R4-2 D1-2)
    )
    (net "Net-(D4-Pad2)"
      (pins R6-2 D4-2)
    )
    (net "Net-(D7-Pad2)"
      (pins R10-1 D7-2)
    )
    (net "Net-(D9-Pad1)"
      (pins R7-2 D9-1)
    )
    (net "Net-(J1-PadT)"
      (pins R3-1 J1-T)
    )
    (net "Net-(J2-PadT)"
      (pins R5-1 J2-T)
    )
    (net "Net-(J4-PadT)"
      (pins R8-1 J4-T)
    )
    (net "Net-(J5-Pad16)"
      (pins J5-16)
    )
    (net "Net-(J5-Pad14)"
      (pins J5-14)
    )
    (net "Net-(J5-Pad2)"
      (pins J5-2)
    )
    (net "Net-(J5-Pad15)"
      (pins J5-15)
    )
    (net "Net-(J5-Pad13)"
      (pins J5-13)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1)
    )
    (net "Net-(R1-Pad2)"
      (pins RV1-2 R1-2)
    )
    (net "Net-(R2-Pad2)"
      (pins RV2-2 R2-2)
    )
    (net "Net-(SW1-Pad3)"
      (pins SW1-3)
    )
    (net "Net-(J5-Pad12)"
      (pins J5-12)
    )
    (net "Net-(J5-Pad11)"
      (pins J5-11)
    )
    (class kicad_default "" 12V 5V GND "Net-(A1-Pad1)" "Net-(A1-Pad10)" "Net-(A1-Pad11)"
      "Net-(A1-Pad12)" "Net-(A1-Pad13)" "Net-(A1-Pad14)" "Net-(A1-Pad15)"
      "Net-(A1-Pad16)" "Net-(A1-Pad17)" "Net-(A1-Pad18)" "Net-(A1-Pad19)"
      "Net-(A1-Pad2)" "Net-(A1-Pad20)" "Net-(A1-Pad21)" "Net-(A1-Pad22)" "Net-(A1-Pad23)"
      "Net-(A1-Pad24)" "Net-(A1-Pad25)" "Net-(A1-Pad26)" "Net-(A1-Pad28)"
      "Net-(A1-Pad29)" "Net-(A1-Pad3)" "Net-(A1-Pad5)" "Net-(A1-Pad6)" "Net-(A1-Pad7)"
      "Net-(A1-Pad8)" "Net-(A1-Pad9)" "Net-(D1-Pad2)" "Net-(D4-Pad2)" "Net-(D7-Pad2)"
      "Net-(D9-Pad1)" "Net-(J1-PadT)" "Net-(J2-PadT)" "Net-(J4-PadT)" "Net-(J5-Pad1)"
      "Net-(J5-Pad11)" "Net-(J5-Pad12)" "Net-(J5-Pad13)" "Net-(J5-Pad14)"
      "Net-(J5-Pad15)" "Net-(J5-Pad16)" "Net-(J5-Pad2)" "Net-(R1-Pad2)" "Net-(R2-Pad2)"
      "Net-(SW1-Pad3)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
