<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a77
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9552.83 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6828.79 --|
|-- Mem Ch  2: Reads (MB/s):    71.23 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    32.42 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    71.23 --||-- NODE 1 Mem Read (MB/s) :  9552.83 --|
|-- NODE 0 Mem Write(MB/s) :    32.42 --||-- NODE 1 Mem Write(MB/s) :  6828.79 --|
|-- NODE 0 P. Write (T/s):      31146 --||-- NODE 1 P. Write (T/s):     166272 --|
|-- NODE 0 Memory (MB/s):      103.65 --||-- NODE 1 Memory (MB/s):    16381.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9624.06                --|
            |--                System Write Throughput(MB/s):       6861.21                --|
            |--               System Memory Throughput(MB/s):      16485.27                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6bac
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     214 K        75 K  5716 K    10 M     66 M     0     660  
 1      57 M         0      19 M   147 M    362 K     0     705 K
-----------------------------------------------------------------------
 *      57 M        75 K    25 M   157 M     66 M     0     706 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 177.79        
Core2: 26.96        Core3: 159.68        
Core4: 24.87        Core5: 176.41        
Core6: 27.92        Core7: 129.16        
Core8: 13.99        Core9: 101.54        
Core10: 30.46        Core11: 208.46        
Core12: 28.68        Core13: 215.82        
Core14: 19.64        Core15: 213.49        
Core16: 28.47        Core17: 213.11        
Core18: 29.42        Core19: 134.25        
Core20: 28.91        Core21: 118.63        
Core22: 28.58        Core23: 130.04        
Core24: 32.18        Core25: 117.15        
Core26: 32.19        Core27: 203.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 172.21
DDR read Latency(ns)
Socket0: 38818.99
Socket1: 299.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.71        Core1: 177.67        
Core2: 34.47        Core3: 159.96        
Core4: 28.02        Core5: 175.19        
Core6: 13.29        Core7: 125.36        
Core8: 18.95        Core9: 93.58        
Core10: 22.59        Core11: 201.08        
Core12: 27.33        Core13: 214.91        
Core14: 25.60        Core15: 211.29        
Core16: 28.88        Core17: 213.07        
Core18: 29.54        Core19: 133.40        
Core20: 29.42        Core21: 116.06        
Core22: 28.88        Core23: 128.07        
Core24: 32.10        Core25: 120.07        
Core26: 32.00        Core27: 200.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.20
Socket1: 170.30
DDR read Latency(ns)
Socket0: 38541.14
Socket1: 306.34
irq_total: 179068.690345807
cpu_total: 46.06
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 1.26
cpu_3: 100.00
cpu_4: 1.06
cpu_5: 100.00
cpu_6: 2.06
cpu_7: 94.48
cpu_8: 1.93
cpu_9: 26.33
cpu_10: 1.86
cpu_11: 100.00
cpu_12: 1.33
cpu_13: 100.00
cpu_14: 1.86
cpu_15: 100.00
cpu_16: 1.33
cpu_17: 100.00
cpu_18: 1.06
cpu_19: 85.64
cpu_20: 0.66
cpu_21: 92.22
cpu_22: 0.53
cpu_23: 91.95
cpu_24: 0.73
cpu_25: 81.65
cpu_26: 0.53
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 193299
enp130s0f1_tx_packets_phy: 205753
enp4s0f0_tx_packets_phy: 39068
enp4s0f1_tx_packets_phy: 43562
Total_tx_packets_phy: 481682
enp130s0f0_rx_bytes_phy: 1865763
enp130s0f1_rx_bytes_phy: 2486860
enp4s0f0_rx_bytes_phy: 2162398011
enp4s0f1_rx_bytes_phy: 1950752248
Total_rx_bytes_phy: 4117502882
enp130s0f0_tx_bytes_phy: 1742863048
enp130s0f1_tx_bytes_phy: 1855164100
enp4s0f0_tx_bytes_phy: 2592522
enp4s0f1_tx_bytes_phy: 2875140
Total_tx_bytes_phy: 3603494810
enp130s0f0_rx_packets_phy: 26653
enp130s0f1_rx_packets_phy: 35526
enp4s0f0_rx_packets_phy: 242773
enp4s0f1_rx_packets_phy: 218610
Total_rx_packets_phy: 523562
enp130s0f0_rx_bytes: 1759156
enp130s0f1_rx_bytes: 2344719
enp4s0f0_rx_bytes: 2149957356
enp4s0f1_rx_bytes: 1939030240
Total_rx_bytes: 4093091471
enp130s0f0_tx_packets: 193300
enp130s0f1_tx_packets: 205752
enp4s0f0_tx_packets: 15353
enp4s0f1_tx_packets: 14497
Total_tx_packets: 428902
enp130s0f0_rx_packets: 26653
enp130s0f1_rx_packets: 35526
enp4s0f0_rx_packets: 242770
enp4s0f1_rx_packets: 218607
Total_rx_packets: 523556
enp130s0f0_tx_bytes: 1742098127
enp130s0f1_tx_bytes: 1854335047
enp4s0f0_tx_bytes: 1013347
enp4s0f1_tx_bytes: 956992
Total_tx_bytes: 3598403513


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.52        Core1: 178.99        
Core2: 31.94        Core3: 162.18        
Core4: 32.43        Core5: 176.99        
Core6: 17.00        Core7: 125.74        
Core8: 13.83        Core9: 99.38        
Core10: 22.58        Core11: 205.95        
Core12: 23.17        Core13: 214.82        
Core14: 26.29        Core15: 212.57        
Core16: 29.93        Core17: 216.38        
Core18: 29.70        Core19: 129.31        
Core20: 29.60        Core21: 117.85        
Core22: 27.75        Core23: 134.00        
Core24: 27.12        Core25: 119.31        
Core26: 29.49        Core27: 201.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.63
Socket1: 172.12
DDR read Latency(ns)
Socket0: 37665.50
Socket1: 307.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.17        Core1: 175.73        
Core2: 32.08        Core3: 160.36        
Core4: 29.60        Core5: 175.11        
Core6: 13.94        Core7: 128.31        
Core8: 16.45        Core9: 98.08        
Core10: 28.33        Core11: 205.65        
Core12: 30.64        Core13: 214.26        
Core14: 28.96        Core15: 212.71        
Core16: 28.32        Core17: 213.74        
Core18: 34.26        Core19: 133.75        
Core20: 29.57        Core21: 117.03        
Core22: 30.89        Core23: 127.52        
Core24: 31.79        Core25: 119.95        
Core26: 31.64        Core27: 201.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 171.28
DDR read Latency(ns)
Socket0: 40439.16
Socket1: 308.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 176.17        
Core2: 36.72        Core3: 157.89        
Core4: 28.76        Core5: 174.91        
Core6: 20.24        Core7: 126.81        
Core8: 31.96        Core9: 90.97        
Core10: 28.18        Core11: 205.71        
Core12: 35.08        Core13: 214.11        
Core14: 29.16        Core15: 211.81        
Core16: 26.09        Core17: 214.74        
Core18: 26.54        Core19: 131.60        
Core20: 28.40        Core21: 117.68        
Core22: 28.84        Core23: 123.65        
Core24: 32.23        Core25: 114.17        
Core26: 30.89        Core27: 196.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.15
Socket1: 169.48
DDR read Latency(ns)
Socket0: 39096.70
Socket1: 306.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.68        Core1: 177.22        
Core2: 32.20        Core3: 159.89        
Core4: 30.69        Core5: 171.89        
Core6: 13.66        Core7: 127.82        
Core8: 25.78        Core9: 93.96        
Core10: 28.70        Core11: 207.78        
Core12: 24.95        Core13: 214.83        
Core14: 24.46        Core15: 211.24        
Core16: 30.25        Core17: 212.64        
Core18: 32.04        Core19: 131.10        
Core20: 29.50        Core21: 113.68        
Core22: 28.35        Core23: 132.03        
Core24: 32.51        Core25: 112.51        
Core26: 30.20        Core27: 202.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 170.41
DDR read Latency(ns)
Socket0: 39914.66
Socket1: 304.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28179
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6016 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14458470450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14458490254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7229251076; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7229251076; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7229363716; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7229363716; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024427812; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4329916; Consumed Joules: 264.28; Watts: 43.93; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 697011; Consumed DRAM Joules: 10.66; DRAM Watts: 1.77
S1P0; QPIClocks: 14458465498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14458468750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7229335017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7229335017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7229246004; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7229246004; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6016996290; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7165125; Consumed Joules: 437.32; Watts: 72.69; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1731478; Consumed DRAM Joules: 26.49; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f48
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     108 K    797 K    0.86    0.11    0.00    0.02     1064        0        3     70
   1    1     0.07   0.05   1.20    1.20      31 M     38 M    0.19    0.27    0.05    0.06     3304     3231       11     55
   2    0     0.01   0.43   0.01    0.60     180 K   1448 K    0.88    0.08    0.00    0.02      840        3        2     69
   3    1     0.09   0.08   1.20    1.20      27 M     35 M    0.21    0.30    0.03    0.04     1400     2537       39     55
   4    0     0.01   0.44   0.01    0.60     129 K   1215 K    0.89    0.08    0.00    0.02     1232        2        3     70
   5    1     0.06   0.05   1.20    1.20      31 M     38 M    0.19    0.27    0.05    0.07      952     4067        0     55
   6    0     0.00   0.48   0.01    0.60      80 K    795 K    0.90    0.12    0.00    0.02      784        8        1     69
   7    1     0.07   0.06   1.12    1.20      24 M     32 M    0.24    0.30    0.03    0.05     3472     3375        9     55
   8    0     0.00   0.52   0.00    0.60      26 K    272 K    0.90    0.20    0.00    0.01     1904        4        0     68
   9    1     0.08   0.31   0.27    0.73    2159 K   3878 K    0.44    0.44    0.00    0.00      336      153       11     56
  10    0     0.00   0.58   0.00    0.60      31 K    275 K    0.88    0.18    0.00    0.01      672        2        1     68
  11    1     0.06   0.05   1.20    1.20      33 M     40 M    0.16    0.27    0.06    0.07     1960     2441       10     54
  12    0     0.00   0.52   0.00    0.60      14 K    125 K    0.89    0.22    0.00    0.01      224        0        0     70
  13    1     0.03   0.03   1.20    1.20      37 M     43 M    0.15    0.20    0.12    0.14     3024     2772        4     54
  14    0     0.00   0.29   0.00    0.60      11 K    119 K    0.90    0.20    0.00    0.01     1176        2        1     69
  15    1     0.03   0.03   1.20    1.20      36 M     43 M    0.15    0.21    0.11    0.13     2296     2766        0     54
  16    0     0.00   0.42   0.00    0.60      14 K    160 K    0.91    0.25    0.00    0.01      616        1        0     69
  17    1     0.04   0.03   1.20    1.20      36 M     43 M    0.16    0.20    0.09    0.11     2576     2864        2     55
  18    0     0.03   1.45   0.02    0.98      38 K    406 K    0.90    0.54    0.00    0.00     4648        7        1     70
  19    1     0.04   0.04   1.04    1.20      23 M     30 M    0.23    0.26    0.05    0.07     2912     3012        5     56
  20    0     0.08   1.62   0.05    1.03      59 K    896 K    0.93    0.59    0.00    0.00     7840        9        4     67
  21    1     0.06   0.06   1.11    1.20      23 M     32 M    0.26    0.31    0.04    0.05     4592     3456        1     55
  22    0     0.02   1.17   0.01    0.69      86 K    772 K    0.89    0.22    0.00    0.00     3472        6        1     70
  23    1     0.07   0.06   1.12    1.20      23 M     31 M    0.24    0.31    0.04    0.05     2520     3228       15     55
  24    0     0.00   0.63   0.01    0.60      47 K    432 K    0.89    0.23    0.00    0.01      224        1        1     70
  25    1     0.04   0.04   0.99    1.20      22 M     29 M    0.22    0.28    0.06    0.08     3584     3209        1     55
  26    0     0.00   0.59   0.01    0.60      53 K    424 K    0.88    0.25    0.00    0.01     1848        2        2     70
  27    1     0.07   0.06   1.20    1.20      32 M     39 M    0.17    0.25    0.05    0.06     2352     2317        6     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.74     882 K   8143 K    0.89    0.27    0.00    0.00    26544       47       19     61
 SKT    1     0.06   0.05   1.09    1.19     387 M    481 M    0.19    0.26    0.05    0.06    35280    39428      114     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.55    1.18     388 M    489 M    0.21    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 9869 M ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.72 %

 C1 core residency: 6.20 %; C3 core residency: 0.36 %; C6 core residency: 46.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1     6477 M   6481 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.15     220.01       8.83         204.47
 SKT   1    48.36    34.55     370.14      22.30         637.43
---------------------------------------------------------------------------------------------------------------
       *    48.70    34.70     590.15      31.13         639.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7124
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9517.72 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6880.37 --|
|-- Mem Ch  2: Reads (MB/s):    83.61 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    37.45 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    83.61 --||-- NODE 1 Mem Read (MB/s) :  9517.72 --|
|-- NODE 0 Mem Write(MB/s) :    37.45 --||-- NODE 1 Mem Write(MB/s) :  6880.37 --|
|-- NODE 0 P. Write (T/s):      31205 --||-- NODE 1 P. Write (T/s):     165766 --|
|-- NODE 0 Memory (MB/s):      121.06 --||-- NODE 1 Memory (MB/s):    16398.09 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9601.33                --|
            |--                System Write Throughput(MB/s):       6917.82                --|
            |--               System Memory Throughput(MB/s):      16519.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 725a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     212 K        88 K  3632 K  2949 K     70 M     0    2328  
 1      59 M        12      18 M   167 M    323 K     0     870 K
-----------------------------------------------------------------------
 *      59 M        88 K    21 M   170 M     70 M     0     873 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.92        Core1: 162.38        
Core2: 31.62        Core3: 160.49        
Core4: 28.56        Core5: 166.31        
Core6: 25.90        Core7: 117.49        
Core8: 24.54        Core9: 106.47        
Core10: 26.76        Core11: 211.04        
Core12: 27.52        Core13: 204.88        
Core14: 26.52        Core15: 206.97        
Core16: 26.25        Core17: 193.53        
Core18: 28.10        Core19: 115.37        
Core20: 33.97        Core21: 98.41        
Core22: 28.91        Core23: 104.96        
Core24: 25.44        Core25: 98.03        
Core26: 12.72        Core27: 208.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.18
Socket1: 160.01
DDR read Latency(ns)
Socket0: 28953.74
Socket1: 299.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.34        Core1: 168.17        
Core2: 31.59        Core3: 170.73        
Core4: 33.99        Core5: 171.88        
Core6: 20.93        Core7: 119.79        
Core8: 34.72        Core9: 112.74        
Core10: 27.17        Core11: 215.35        
Core12: 29.68        Core13: 206.82        
Core14: 29.02        Core15: 210.52        
Core16: 27.08        Core17: 195.77        
Core18: 28.29        Core19: 129.19        
Core20: 30.97        Core21: 105.68        
Core22: 37.22        Core23: 109.81        
Core24: 29.17        Core25: 107.34        
Core26: 33.91        Core27: 212.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 166.58
DDR read Latency(ns)
Socket0: 32928.82
Socket1: 304.38
irq_total: 180488.025072759
cpu_total: 45.30
cpu_0: 3.06
cpu_1: 100.00
cpu_2: 1.66
cpu_3: 100.00
cpu_4: 1.46
cpu_5: 100.00
cpu_6: 1.13
cpu_7: 79.59
cpu_8: 1.26
cpu_9: 16.16
cpu_10: 1.20
cpu_11: 99.60
cpu_12: 0.80
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 99.87
cpu_16: 1.13
cpu_17: 100.00
cpu_18: 0.60
cpu_19: 89.36
cpu_20: 0.53
cpu_21: 83.05
cpu_22: 0.93
cpu_23: 91.49
cpu_24: 2.13
cpu_25: 91.16
cpu_26: 1.53
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 1960269
enp130s0f1_rx_bytes_phy: 1986176
enp4s0f0_rx_bytes_phy: 2273034826
enp4s0f1_rx_bytes_phy: 2095071813
Total_rx_bytes_phy: 4372053084
enp130s0f0_tx_bytes_phy: 1874837067
enp130s0f1_tx_bytes_phy: 1957814488
enp4s0f0_tx_bytes_phy: 2871647
enp4s0f1_tx_bytes_phy: 3048536
Total_tx_bytes_phy: 3838571738
enp130s0f0_rx_packets_phy: 28003
enp130s0f1_rx_packets_phy: 28373
enp4s0f0_rx_packets_phy: 254721
enp4s0f1_rx_packets_phy: 234118
Total_rx_packets_phy: 545215
enp130s0f0_rx_bytes: 1848368
enp130s0f1_rx_bytes: 1872715
enp4s0f0_rx_bytes: 2259792031
enp4s0f1_rx_bytes: 2083399276
Total_rx_bytes: 4346912390
enp130s0f0_tx_packets_phy: 208021
enp130s0f1_tx_packets_phy: 217152
enp4s0f0_tx_packets_phy: 43333
enp4s0f1_tx_packets_phy: 46404
Total_tx_packets_phy: 514910
enp130s0f0_tx_bytes: 1873859760
enp130s0f1_tx_bytes: 1957015997
enp4s0f0_tx_bytes: 1081528
enp4s0f1_tx_bytes: 864080
Total_tx_bytes: 3832821365
enp130s0f0_tx_packets: 208005
enp130s0f1_tx_packets: 217159
enp4s0f0_tx_packets: 16386
enp4s0f1_tx_packets: 13090
Total_tx_packets: 454640
enp130s0f0_rx_packets: 28005
enp130s0f1_rx_packets: 28374
enp4s0f0_rx_packets: 254732
enp4s0f1_rx_packets: 234136
Total_rx_packets: 545247


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.05        Core1: 166.34        
Core2: 28.26        Core3: 166.01        
Core4: 24.40        Core5: 166.24        
Core6: 18.32        Core7: 118.18        
Core8: 24.93        Core9: 112.45        
Core10: 27.31        Core11: 213.97        
Core12: 27.40        Core13: 206.70        
Core14: 26.72        Core15: 208.26        
Core16: 21.00        Core17: 197.81        
Core18: 28.87        Core19: 125.22        
Core20: 31.47        Core21: 102.48        
Core22: 31.08        Core23: 109.94        
Core24: 32.86        Core25: 106.40        
Core26: 31.73        Core27: 211.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 165.12
DDR read Latency(ns)
Socket0: 32199.08
Socket1: 310.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 165.72        
Core2: 28.54        Core3: 169.05        
Core4: 23.76        Core5: 166.04        
Core6: 37.13        Core7: 122.95        
Core8: 27.07        Core9: 110.00        
Core10: 27.73        Core11: 214.09        
Core12: 27.51        Core13: 207.92        
Core14: 26.88        Core15: 208.69        
Core16: 27.35        Core17: 196.01        
Core18: 28.73        Core19: 130.26        
Core20: 30.04        Core21: 103.23        
Core22: 28.82        Core23: 107.35        
Core24: 34.29        Core25: 105.64        
Core26: 12.28        Core27: 211.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.61
Socket1: 165.45
DDR read Latency(ns)
Socket0: 32535.64
Socket1: 305.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.34        Core1: 167.65        
Core2: 26.76        Core3: 169.77        
Core4: 29.13        Core5: 168.48        
Core6: 24.92        Core7: 122.26        
Core8: 30.41        Core9: 110.14        
Core10: 28.84        Core11: 214.55        
Core12: 27.87        Core13: 208.89        
Core14: 28.26        Core15: 210.23        
Core16: 28.84        Core17: 200.34        
Core18: 30.19        Core19: 122.53        
Core20: 33.21        Core21: 105.71        
Core22: 31.57        Core23: 111.42        
Core24: 13.49        Core25: 106.10        
Core26: 16.92        Core27: 211.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 166.60
DDR read Latency(ns)
Socket0: 33359.05
Socket1: 306.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.52        Core1: 170.76        
Core2: 25.72        Core3: 169.90        
Core4: 24.24        Core5: 168.75        
Core6: 32.95        Core7: 120.58        
Core8: 27.26        Core9: 113.28        
Core10: 27.31        Core11: 215.27        
Core12: 26.46        Core13: 205.82        
Core14: 27.77        Core15: 209.90        
Core16: 28.15        Core17: 194.61        
Core18: 31.34        Core19: 135.02        
Core20: 34.15        Core21: 111.25        
Core22: 28.91        Core23: 120.32        
Core24: 16.68        Core25: 103.30        
Core26: 21.98        Core27: 212.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 168.04
DDR read Latency(ns)
Socket0: 33568.37
Socket1: 305.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29930
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461687850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461716886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230867560; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230867560; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7231002168; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7231002168; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025822215; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4343775; Consumed Joules: 265.12; Watts: 44.11; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704136; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14461812686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14461820602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7231044307; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7231044307; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230943306; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230943306; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6024068841; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7157617; Consumed Joules: 436.87; Watts: 72.69; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1732045; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7620
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.13   0.03    0.83     144 K   1187 K    0.88    0.30    0.00    0.00     7056       15        3     70
   1    1     0.07   0.05   1.20    1.20      31 M     39 M    0.20    0.30    0.05    0.06     4648     3170        6     55
   2    0     0.03   1.19   0.03    0.85     143 K   1243 K    0.88    0.31    0.00    0.00     5600       11        1     69
   3    1     0.09   0.07   1.20    1.20      28 M     36 M    0.21    0.31    0.03    0.04     2576     2594       32     56
   4    0     0.00   0.48   0.01    0.60      46 K    431 K    0.89    0.17    0.00    0.01      560        2        0     70
   5    1     0.09   0.07   1.20    1.20      30 M     37 M    0.20    0.30    0.03    0.04     3024     3379        9     55
   6    0     0.01   0.63   0.01    0.61      48 K    427 K    0.89    0.29    0.00    0.01      504       24        0     69
   7    1     0.04   0.04   0.98    1.20      22 M     29 M    0.24    0.28    0.06    0.07     2128     3227        4     55
   8    0     0.00   0.56   0.01    0.60      26 K    237 K    0.89    0.28    0.00    0.01      336        0        1     68
   9    1     0.05   0.32   0.14    0.60    1318 K   2316 K    0.43    0.36    0.00    0.01       56      141        6     56
  10    0     0.00   0.61   0.01    0.60      37 K    240 K    0.85    0.30    0.00    0.01      840        7        3     67
  11    1     0.03   0.02   1.20    1.20      38 M     44 M    0.14    0.18    0.14    0.16     2128     2574        0     55
  12    0     0.00   0.38   0.00    0.60      15 K    162 K    0.91    0.25    0.00    0.01      280        1        0     70
  13    1     0.05   0.04   1.20    1.20      36 M     43 M    0.16    0.23    0.08    0.09     1456     2572        7     54
  14    0     0.00   0.64   0.01    0.60      47 K    210 K    0.77    0.34    0.00    0.01     1736        7        1     69
  15    1     0.04   0.03   1.20    1.20      37 M     43 M    0.15    0.21    0.10    0.12     2240     2470        1     55
  16    0     0.00   0.27   0.00    0.60    9505      108 K    0.91    0.15    0.00    0.02      504        0        0     70
  17    1     0.08   0.07   1.20    1.20      33 M     39 M    0.17    0.28    0.04    0.05      896     2129       74     55
  18    0     0.00   0.29   0.00    0.60      11 K    138 K    0.91    0.17    0.00    0.02      392        2        0     70
  19    1     0.07   0.06   1.09    1.20      24 M     31 M    0.24    0.30    0.04    0.05     3640     3050        8     56
  20    0     0.00   0.39   0.00    0.60      13 K    143 K    0.91    0.25    0.00    0.01      280        1        0     70
  21    1     0.04   0.04   1.01    1.20      22 M     30 M    0.26    0.31    0.05    0.07     1848     3427        2     56
  22    0     0.00   0.32   0.00    0.60      12 K    149 K    0.91    0.22    0.00    0.01      336        0        0     70
  23    1     0.07   0.06   1.10    1.20      23 M     31 M    0.26    0.35    0.03    0.04     3976     3108      121     56
  24    0     0.03   1.06   0.03    0.79     213 K   1964 K    0.89    0.22    0.00    0.01     6328       14        2     70
  25    1     0.07   0.06   1.09    1.20      23 M     30 M    0.24    0.31    0.03    0.04     4200     3227        9     55
  26    0     0.03   1.24   0.03    0.81     118 K   1099 K    0.89    0.33    0.00    0.00     4368       11        2     70
  27    1     0.03   0.03   1.20    1.20      37 M     43 M    0.15    0.21    0.11    0.13     2632     2627        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.74     890 K   7743 K    0.88    0.27    0.00    0.01    29120       95       13     61
 SKT    1     0.06   0.05   1.07    1.19     389 M    484 M    0.20    0.27    0.05    0.06    35448    37695      280     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.18     390 M    492 M    0.21    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 9600 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.85 %

 C1 core residency: 7.57 %; C3 core residency: 0.60 %; C6 core residency: 45.98 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1     6545 M   6546 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.41     0.19     220.49       8.94         207.05
 SKT   1    47.63    34.40     365.20      22.02         641.74
---------------------------------------------------------------------------------------------------------------
       *    48.04    34.58     585.69      30.97         641.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 77fb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9250.44 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6930.06 --|
|-- Mem Ch  2: Reads (MB/s):    82.53 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    36.39 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    82.53 --||-- NODE 1 Mem Read (MB/s) :  9250.44 --|
|-- NODE 0 Mem Write(MB/s) :    36.39 --||-- NODE 1 Mem Write(MB/s) :  6930.06 --|
|-- NODE 0 P. Write (T/s):      31179 --||-- NODE 1 P. Write (T/s):     151329 --|
|-- NODE 0 Memory (MB/s):      118.91 --||-- NODE 1 Memory (MB/s):    16180.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9332.97                --|
            |--                System Write Throughput(MB/s):       6966.44                --|
            |--               System Memory Throughput(MB/s):      16299.41                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7932
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     216 K       103 K  2887 K  1482 K     65 M   144     600  
 1      71 M         0      20 M   157 M    342 K     0     728 K
-----------------------------------------------------------------------
 *      71 M       103 K    23 M   158 M     65 M   144     729 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.85        Core1: 142.90        
Core2: 24.95        Core3: 143.23        
Core4: 32.64        Core5: 142.83        
Core6: 27.88        Core7: 95.25        
Core8: 32.63        Core9: 107.05        
Core10: 32.12        Core11: 187.26        
Core12: 37.15        Core13: 231.95        
Core14: 31.14        Core15: 173.67        
Core16: 31.88        Core17: 184.90        
Core18: 23.58        Core19: 101.02        
Core20: 33.25        Core21: 96.83        
Core22: 35.28        Core23: 89.42        
Core24: 16.84        Core25: 86.45        
Core26: 29.16        Core27: 219.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 144.00
DDR read Latency(ns)
Socket0: 32710.70
Socket1: 281.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.89        Core1: 140.47        
Core2: 31.70        Core3: 144.17        
Core4: 28.61        Core5: 135.71        
Core6: 32.71        Core7: 94.07        
Core8: 38.96        Core9: 112.07        
Core10: 37.16        Core11: 179.60        
Core12: 44.09        Core13: 234.64        
Core14: 31.22        Core15: 161.88        
Core16: 32.63        Core17: 178.84        
Core18: 33.59        Core19: 96.95        
Core20: 34.86        Core21: 89.37        
Core22: 30.32        Core23: 90.74        
Core24: 19.64        Core25: 80.88        
Core26: 29.11        Core27: 232.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.13
Socket1: 139.75
DDR read Latency(ns)
Socket0: 34713.11
Socket1: 280.57
irq_total: 168359.531564257
cpu_total: 42.50
cpu_0: 2.13
cpu_1: 99.93
cpu_2: 1.79
cpu_3: 100.00
cpu_4: 1.53
cpu_5: 100.00
cpu_6: 1.33
cpu_7: 91.83
cpu_8: 0.73
cpu_9: 18.47
cpu_10: 0.86
cpu_11: 75.68
cpu_12: 1.00
cpu_13: 77.08
cpu_14: 0.80
cpu_15: 81.33
cpu_16: 0.66
cpu_17: 98.87
cpu_18: 0.60
cpu_19: 99.87
cpu_20: 0.47
cpu_21: 90.96
cpu_22: 0.33
cpu_23: 78.07
cpu_24: 2.59
cpu_25: 78.14
cpu_26: 2.13
cpu_27: 82.86
enp130s0f0_tx_packets: 253217
enp130s0f1_tx_packets: 253628
enp4s0f0_tx_packets: 21122
enp4s0f1_tx_packets: 5081
Total_tx_packets: 533048
enp130s0f0_rx_packets_phy: 28450
enp130s0f1_rx_packets_phy: 28292
enp4s0f0_rx_packets_phy: 254398
enp4s0f1_rx_packets_phy: 206904
Total_rx_packets_phy: 518044
enp130s0f0_tx_packets_phy: 253212
enp130s0f1_tx_packets_phy: 253620
enp4s0f0_tx_packets_phy: 53142
enp4s0f1_tx_packets_phy: 38380
Total_tx_packets_phy: 598354
enp130s0f0_rx_bytes: 1877797
enp130s0f1_rx_bytes: 1867563
enp4s0f0_rx_bytes: 2280738827
enp4s0f1_rx_bytes: 1857583858
Total_rx_bytes: 4142068045
enp130s0f0_rx_bytes_phy: 1991515
enp130s0f1_rx_bytes_phy: 1980442
enp4s0f0_rx_bytes_phy: 2293456209
enp4s0f1_rx_bytes_phy: 1865763874
Total_rx_bytes_phy: 4163192040
enp130s0f0_tx_bytes_phy: 2283009277
enp130s0f1_tx_bytes_phy: 2286150717
enp4s0f0_tx_bytes_phy: 3527803
enp4s0f1_tx_bytes_phy: 2486865
Total_tx_bytes_phy: 4575174662
enp130s0f0_tx_bytes: 2282041288
enp130s0f1_tx_bytes: 2285205726
enp4s0f0_tx_bytes: 1394116
enp4s0f1_tx_bytes: 335411
Total_tx_bytes: 4568976541
enp130s0f0_rx_packets: 28451
enp130s0f1_rx_packets: 28296
enp4s0f0_rx_packets: 254475
enp4s0f1_rx_packets: 206909
Total_rx_packets: 518131


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.97        Core1: 137.06        
Core2: 30.49        Core3: 140.50        
Core4: 28.03        Core5: 134.38        
Core6: 30.33        Core7: 94.78        
Core8: 28.32        Core9: 98.63        
Core10: 29.54        Core11: 178.01        
Core12: 31.22        Core13: 232.40        
Core14: 37.70        Core15: 160.83        
Core16: 33.43        Core17: 178.23        
Core18: 31.06        Core19: 96.15        
Core20: 37.65        Core21: 91.70        
Core22: 36.70        Core23: 85.91        
Core24: 36.70        Core25: 79.48        
Core26: 32.73        Core27: 229.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.14
Socket1: 137.95
DDR read Latency(ns)
Socket0: 33985.22
Socket1: 280.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.81        Core1: 144.09        
Core2: 34.47        Core3: 147.27        
Core4: 27.15        Core5: 140.94        
Core6: 29.94        Core7: 98.82        
Core8: 29.65        Core9: 101.67        
Core10: 34.91        Core11: 188.36        
Core12: 34.87        Core13: 230.21        
Core14: 33.93        Core15: 170.45        
Core16: 33.52        Core17: 185.63        
Core18: 34.48        Core19: 101.32        
Core20: 36.44        Core21: 97.67        
Core22: 38.71        Core23: 94.35        
Core24: 34.26        Core25: 85.10        
Core26: 15.95        Core27: 218.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 144.77
DDR read Latency(ns)
Socket0: 35263.37
Socket1: 287.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.85        Core1: 137.12        
Core2: 35.39        Core3: 144.51        
Core4: 14.84        Core5: 138.51        
Core6: 34.01        Core7: 95.36        
Core8: 20.79        Core9: 99.78        
Core10: 30.64        Core11: 181.22        
Core12: 29.88        Core13: 232.88        
Core14: 23.50        Core15: 164.00        
Core16: 30.03        Core17: 179.82        
Core18: 34.24        Core19: 95.10        
Core20: 34.44        Core21: 90.49        
Core22: 38.56        Core23: 90.61        
Core24: 33.76        Core25: 82.49        
Core26: 28.77        Core27: 224.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 140.09
DDR read Latency(ns)
Socket0: 32903.73
Socket1: 281.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.87        Core1: 138.85        
Core2: 38.48        Core3: 143.75        
Core4: 28.72        Core5: 135.30        
Core6: 14.69        Core7: 94.14        
Core8: 33.92        Core9: 115.31        
Core10: 27.68        Core11: 181.35        
Core12: 31.34        Core13: 234.45        
Core14: 19.10        Core15: 162.78        
Core16: 30.66        Core17: 178.51        
Core18: 32.07        Core19: 96.37        
Core20: 31.37        Core21: 95.57        
Core22: 33.35        Core23: 87.26        
Core24: 30.73        Core25: 81.10        
Core26: 29.61        Core27: 232.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.50
Socket1: 140.01
DDR read Latency(ns)
Socket0: 33310.13
Socket1: 281.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31641
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14444518610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14444526498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7222269064; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7222269064; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7222376372; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7222376372; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6018595812; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4348059; Consumed Joules: 265.38; Watts: 44.16; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 698479; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14444475518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14444480794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7222339631; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7222339631; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7222252664; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7222252664; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011115657; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7017492; Consumed Joules: 428.31; Watts: 71.27; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1735540; Consumed DRAM Joules: 26.55; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7cce
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   1.34   0.07    0.96     278 K   1705 K    0.84    0.50    0.00    0.00    15232       33        3     70
   1    1     0.05   0.04   1.20    1.20      40 M     49 M    0.19    0.26    0.08    0.09     4032     2872        5     55
   2    0     0.02   1.26   0.01    0.68      77 K    513 K    0.85    0.31    0.00    0.00     2296        3        1     68
   3    1     0.07   0.06   1.20    1.20      35 M     45 M    0.21    0.29    0.05    0.06     3360     4251       32     55
   4    0     0.00   0.60   0.01    0.60      41 K    276 K    0.85    0.30    0.00    0.01      896        3        0     69
   5    1     0.07   0.06   1.20    1.20      38 M     47 M    0.19    0.28    0.06    0.07     2352     2915        3     56
   6    0     0.00   0.52   0.01    0.60      38 K    283 K    0.86    0.28    0.00    0.01     1512       11        1     69
   7    1     0.10   0.09   1.10    1.20      26 M     35 M    0.25    0.33    0.03    0.04     2632     2933       11     55
   8    0     0.01   0.48   0.01    0.60     128 K    952 K    0.87    0.14    0.00    0.02      504        5       10     68
   9    1     0.07   0.39   0.17    0.64    1929 K   3253 K    0.41    0.30    0.00    0.00      112       87       26     57
  10    0     0.01   0.80   0.01    0.64     142 K   1021 K    0.86    0.14    0.00    0.01      560        4       16     68
  11    1     0.06   0.07   0.89    1.20      30 M     35 M    0.15    0.19    0.05    0.05      448      535       18     55
  12    0     0.00   0.50   0.01    0.60      69 K    500 K    0.86    0.19    0.00    0.01     1008        4        2     69
  13    1     0.04   0.05   0.94    1.20      25 M     31 M    0.20    0.26    0.06    0.07     1176     3727        7     55
  14    0     0.00   0.47   0.01    0.60      43 K    335 K    0.87    0.20    0.00    0.01      728        1        3     69
  15    1     0.07   0.07   0.98    1.20      30 M     38 M    0.19    0.26    0.04    0.05      448      320       19     54
  16    0     0.00   0.35   0.00    0.60      11 K    124 K    0.91    0.23    0.00    0.01      392        1        0     69
  17    1     0.03   0.02   1.19    1.20      46 M     53 M    0.13    0.17    0.18    0.21     3920     5203        1     55
  18    0     0.00   0.62   0.00    0.60      52 K    202 K    0.74    0.25    0.00    0.01     1792        3        2     70
  19    1     0.14   0.11   1.20    1.20      28 M     39 M    0.28    0.35    0.02    0.03     4032     2752       21     56
  20    0     0.00   0.27   0.00    0.60      13 K    128 K    0.90    0.14    0.00    0.02      112        0        0     70
  21    1     0.09   0.09   1.10    1.20      26 M     36 M    0.27    0.31    0.03    0.04     4760     3009        4     55
  22    0     0.00   0.32   0.00    0.60      31 K    295 K    0.90    0.13    0.00    0.02      560        1        2     70
  23    1     0.05   0.06   0.95    1.20      23 M     32 M    0.26    0.32    0.05    0.06     3808     2921        3     56
  24    0     0.00   0.44   0.00    0.60      22 K    208 K    0.89    0.22    0.00    0.01      392        1        0     71
  25    1     0.05   0.05   0.96    1.20      24 M     33 M    0.26    0.33    0.05    0.07     3304     2872        0     56
  26    0     0.00   0.35   0.00    0.60      10 K    127 K    0.91    0.20    0.00    0.01     1568        2        1     70
  27    1     0.06   0.06   0.98    1.20      25 M     32 M    0.21    0.29    0.05    0.06     1400     3893        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.74     961 K   6677 K    0.86    0.30    0.00    0.00    27552       72       40     61
 SKT    1     0.07   0.07   1.00    1.19     403 M    512 M    0.21    0.28    0.04    0.05    35784    38290      151     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.08   0.51    1.18     404 M    518 M    0.22    0.28    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  142 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.84 %

 C1 core residency: 8.89 %; C3 core residency: 0.59 %; C6 core residency: 47.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.08 => corresponds to 1.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1     6220 M   6256 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.42     0.18     223.59       9.06         200.88
 SKT   1    46.17    34.79     360.07      22.15         542.99
---------------------------------------------------------------------------------------------------------------
       *    46.59    34.97     583.66      31.21         541.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7eb1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9549.40 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6850.38 --|
|-- Mem Ch  2: Reads (MB/s):    71.48 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    30.56 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    71.48 --||-- NODE 1 Mem Read (MB/s) :  9549.40 --|
|-- NODE 0 Mem Write(MB/s) :    30.56 --||-- NODE 1 Mem Write(MB/s) :  6850.38 --|
|-- NODE 0 P. Write (T/s):      31181 --||-- NODE 1 P. Write (T/s):     165321 --|
|-- NODE 0 Memory (MB/s):      102.04 --||-- NODE 1 Memory (MB/s):    16399.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9620.87                --|
            |--                System Write Throughput(MB/s):       6880.94                --|
            |--               System Memory Throughput(MB/s):      16501.81                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7fe6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     189 K        85 K  9032 K  3719 K     69 M     0    1116  
 1      63 M       108      18 M   157 M    335 K     0     831 K
-----------------------------------------------------------------------
 *      64 M        86 K    27 M   160 M     69 M     0     832 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.93        Core1: 171.28        
Core2: 28.67        Core3: 175.16        
Core4: 30.43        Core5: 167.35        
Core6: 13.62        Core7: 132.26        
Core8: 25.89        Core9: 105.04        
Core10: 17.63        Core11: 197.72        
Core12: 23.31        Core13: 205.84        
Core14: 29.97        Core15: 210.90        
Core16: 29.73        Core17: 218.04        
Core18: 30.29        Core19: 129.33        
Core20: 23.34        Core21: 109.30        
Core22: 27.54        Core23: 120.18        
Core24: 22.15        Core25: 106.19        
Core26: 29.06        Core27: 201.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.08
Socket1: 168.45
DDR read Latency(ns)
Socket0: 35254.25
Socket1: 301.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 169.60        
Core2: 31.55        Core3: 175.70        
Core4: 29.63        Core5: 166.91        
Core6: 17.12        Core7: 131.90        
Core8: 22.59        Core9: 103.35        
Core10: 22.14        Core11: 201.12        
Core12: 13.00        Core13: 211.21        
Core14: 23.63        Core15: 211.82        
Core16: 23.54        Core17: 218.52        
Core18: 24.40        Core19: 124.00        
Core20: 26.42        Core21: 108.00        
Core22: 32.39        Core23: 125.50        
Core24: 31.11        Core25: 111.01        
Core26: 28.80        Core27: 200.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 169.30
DDR read Latency(ns)
Socket0: 38108.60
Socket1: 307.45
irq_total: 176151.977248117
cpu_total: 45.18
cpu_0: 1.86
cpu_1: 100.00
cpu_2: 1.33
cpu_3: 100.00
cpu_4: 1.86
cpu_5: 100.00
cpu_6: 1.60
cpu_7: 79.31
cpu_8: 1.13
cpu_9: 23.75
cpu_10: 2.06
cpu_11: 100.00
cpu_12: 1.46
cpu_13: 100.00
cpu_14: 0.53
cpu_15: 100.00
cpu_16: 0.93
cpu_17: 99.93
cpu_18: 0.67
cpu_19: 81.30
cpu_20: 0.80
cpu_21: 84.36
cpu_22: 0.73
cpu_23: 97.21
cpu_24: 0.60
cpu_25: 82.83
cpu_26: 0.80
cpu_27: 100.00
enp130s0f0_tx_packets: 203609
enp130s0f1_tx_packets: 210275
enp4s0f0_tx_packets: 15542
enp4s0f1_tx_packets: 13934
Total_tx_packets: 443360
enp130s0f0_tx_packets_phy: 203601
enp130s0f1_tx_packets_phy: 210273
enp4s0f0_tx_packets_phy: 42540
enp4s0f1_tx_packets_phy: 42292
Total_tx_packets_phy: 498706
enp130s0f0_rx_packets: 28244
enp130s0f1_rx_packets: 26332
enp4s0f0_rx_packets: 263444
enp4s0f1_rx_packets: 213434
Total_rx_packets: 531454
enp130s0f0_rx_bytes: 1864164
enp130s0f1_rx_bytes: 1737966
enp4s0f0_rx_bytes: 2337883313
enp4s0f1_rx_bytes: 1892788018
Total_rx_bytes: 4234273461
enp130s0f0_tx_bytes_phy: 1835366166
enp130s0f1_tx_bytes_phy: 1895954370
enp4s0f0_tx_bytes_phy: 2815870
enp4s0f1_tx_bytes_phy: 2790404
Total_tx_bytes_phy: 3736926810
enp130s0f0_tx_bytes: 1834628727
enp130s0f1_tx_bytes: 1895124664
enp4s0f0_tx_bytes: 1025830
enp4s0f1_tx_bytes: 919789
Total_tx_bytes: 3731699010
enp130s0f0_rx_packets_phy: 28243
enp130s0f1_rx_packets_phy: 26334
enp4s0f0_rx_packets_phy: 263443
enp4s0f1_rx_packets_phy: 213441
Total_rx_packets_phy: 531461
enp130s0f0_rx_bytes_phy: 1977027
enp130s0f1_rx_bytes_phy: 1843409
enp4s0f0_rx_bytes_phy: 2351700525
enp4s0f1_rx_bytes_phy: 1904052908
Total_rx_bytes_phy: 4259573869


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.46        Core1: 174.98        
Core2: 29.08        Core3: 174.73        
Core4: 28.99        Core5: 168.95        
Core6: 21.09        Core7: 129.79        
Core8: 11.88        Core9: 106.80        
Core10: 13.48        Core11: 199.96        
Core12: 16.94        Core13: 206.23        
Core14: 30.09        Core15: 211.57        
Core16: 22.46        Core17: 219.12        
Core18: 24.87        Core19: 132.05        
Core20: 25.13        Core21: 110.46        
Core22: 34.72        Core23: 128.40        
Core24: 29.49        Core25: 110.20        
Core26: 27.31        Core27: 202.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.62
Socket1: 170.44
DDR read Latency(ns)
Socket0: 37670.19
Socket1: 304.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.16        Core1: 168.77        
Core2: 30.07        Core3: 173.66        
Core4: 28.42        Core5: 166.90        
Core6: 29.02        Core7: 127.44        
Core8: 34.87        Core9: 101.94        
Core10: 13.05        Core11: 199.01        
Core12: 20.21        Core13: 204.58        
Core14: 20.64        Core15: 210.70        
Core16: 23.77        Core17: 217.85        
Core18: 20.82        Core19: 123.55        
Core20: 27.77        Core21: 106.63        
Core22: 35.27        Core23: 123.36        
Core24: 30.37        Core25: 104.46        
Core26: 26.41        Core27: 197.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 167.00
DDR read Latency(ns)
Socket0: 37785.56
Socket1: 308.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.29        Core1: 171.65        
Core2: 30.92        Core3: 176.76        
Core4: 29.16        Core5: 167.80        
Core6: 28.66        Core7: 132.51        
Core8: 28.72        Core9: 105.97        
Core10: 16.02        Core11: 198.71        
Core12: 26.04        Core13: 205.59        
Core14: 23.35        Core15: 211.44        
Core16: 25.74        Core17: 218.67        
Core18: 35.09        Core19: 129.15        
Core20: 27.66        Core21: 107.86        
Core22: 34.72        Core23: 122.45        
Core24: 34.22        Core25: 108.25        
Core26: 35.21        Core27: 202.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 169.11
DDR read Latency(ns)
Socket0: 40034.82
Socket1: 308.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.99        Core1: 171.50        
Core2: 32.41        Core3: 177.14        
Core4: 30.89        Core5: 167.27        
Core6: 28.45        Core7: 129.05        
Core8: 13.96        Core9: 105.33        
Core10: 30.54        Core11: 198.31        
Core12: 27.19        Core13: 209.07        
Core14: 24.30        Core15: 211.93        
Core16: 31.69        Core17: 218.67        
Core18: 25.79        Core19: 130.42        
Core20: 28.08        Core21: 108.61        
Core22: 32.43        Core23: 122.76        
Core24: 33.05        Core25: 106.94        
Core26: 27.27        Core27: 205.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.86
Socket1: 169.22
DDR read Latency(ns)
Socket0: 38927.22
Socket1: 307.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 904
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14444609038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14444633034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7222326478; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7222326478; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7222439320; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7222439320; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6018690504; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4329925; Consumed Joules: 264.28; Watts: 43.95; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 696856; Consumed DRAM Joules: 10.66; DRAM Watts: 1.77
S1P0; QPIClocks: 14444691758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14444707758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7222481177; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7222481177; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7222377594; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7222377594; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015675708; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7096871; Consumed Joules: 433.16; Watts: 72.04; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1733530; Consumed DRAM Joules: 26.52; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.17   0.03    0.83     133 K   1002 K    0.87    0.34    0.00    0.00     4592        6        2     69
   1    1     0.08   0.07   1.20    1.20      30 M     37 M    0.19    0.31    0.04    0.04     2072     3148       24     55
   2    0     0.01   0.99   0.01    0.69      65 K    483 K    0.87    0.24    0.00    0.00     1792        4        1     69
   3    1     0.06   0.05   1.20    1.20      31 M     39 M    0.20    0.27    0.05    0.07     4088     3056       20     55
   4    0     0.00   0.38   0.00    0.60      20 K    192 K    0.89    0.18    0.00    0.01      504        4        0     70
   5    1     0.07   0.06   1.20    1.20      30 M     38 M    0.20    0.30    0.04    0.05     2688     3585        6     56
   6    0     0.03   1.47   0.02    0.99      44 K    447 K    0.90    0.52    0.00    0.00     6104       14        1     69
   7    1     0.04   0.04   0.97    1.20      22 M     28 M    0.23    0.27    0.06    0.07     1848     3256        5     56
   8    0     0.03   1.47   0.02    0.98      45 K    439 K    0.90    0.53    0.00    0.00     6216       10        1     68
   9    1     0.08   0.35   0.22    0.66    2158 K   3624 K    0.40    0.40    0.00    0.00       56      145       13     56
  10    0     0.03   1.45   0.02    0.96      53 K    488 K    0.89    0.52    0.00    0.00     4704       13        1     68
  11    1     0.07   0.06   1.20    1.20      33 M     40 M    0.18    0.27    0.05    0.06     2184     2280        9     54
  12    0     0.01   0.39   0.02    0.90      44 K    367 K    0.88    0.29    0.00    0.00      448        1        0     69
  13    1     0.06   0.05   1.20    1.20      35 M     42 M    0.16    0.23    0.06    0.08     2016     2204       10     54
  14    0     0.00   0.45   0.01    0.60      87 K    789 K    0.89    0.13    0.00    0.02      224        1        1     69
  15    1     0.03   0.03   1.20    1.20      37 M     44 M    0.15    0.21    0.11    0.13     1624     2525       13     54
  16    0     0.01   0.45   0.02    0.60     201 K   1811 K    0.89    0.12    0.00    0.02      728        7        3     69
  17    1     0.02   0.02   1.20    1.20      39 M     45 M    0.14    0.17    0.16    0.19     2464     3088       45     55
  18    0     0.00   0.45   0.01    0.60      87 K    865 K    0.90    0.09    0.00    0.02      168        3        1     70
  19    1     0.04   0.04   0.97    1.20      22 M     29 M    0.23    0.26    0.06    0.07     2352     3001        4     56
  20    0     0.00   0.69   0.00    0.60      26 K    239 K    0.89    0.23    0.00    0.01     1064        3        0     70
  21    1     0.04   0.04   1.02    1.20      22 M     30 M    0.25    0.30    0.05    0.07     5600     3337        3     56
  22    0     0.00   0.46   0.01    0.60      68 K    583 K    0.88    0.12    0.00    0.02      448        2        1     70
  23    1     0.09   0.08   1.18    1.20      24 M     32 M    0.24    0.35    0.03    0.03     3864     3245       79     56
  24    0     0.00   0.46   0.00    0.61      50 K    260 K    0.81    0.20    0.00    0.01      840        3        1     70
  25    1     0.04   0.04   1.00    1.20      22 M     30 M    0.24    0.30    0.06    0.07     3192     3298        1     56
  26    0     0.00   0.50   0.00    0.60      20 K    205 K    0.90    0.30    0.00    0.01      504        1        0     69
  27    1     0.07   0.06   1.20    1.20      33 M     39 M    0.17    0.28    0.05    0.06     1960     2187       11     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.94   0.01    0.77     950 K   8178 K    0.88    0.28    0.00    0.00    28336       72       12     61
 SKT    1     0.06   0.05   1.07    1.19     388 M    482 M    0.19    0.27    0.05    0.06    36008    38355      243     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.18     389 M    490 M    0.21    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 9758 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.82 %

 C1 core residency: 7.33 %; C3 core residency: 0.58 %; C6 core residency: 46.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1     6521 M   6535 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.37     0.15     221.50       8.94         211.54
 SKT   1    47.94    34.37     364.32      22.15         640.24
---------------------------------------------------------------------------------------------------------------
       *    48.31    34.53     585.82      31.09         639.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9394.97 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6887.57 --|
|-- Mem Ch  2: Reads (MB/s):    66.47 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    30.86 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    66.47 --||-- NODE 1 Mem Read (MB/s) :  9394.97 --|
|-- NODE 0 Mem Write(MB/s) :    30.86 --||-- NODE 1 Mem Write(MB/s) :  6887.57 --|
|-- NODE 0 P. Write (T/s):      31164 --||-- NODE 1 P. Write (T/s):     157133 --|
|-- NODE 0 Memory (MB/s):       97.32 --||-- NODE 1 Memory (MB/s):    16282.53 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9461.43                --|
            |--                System Write Throughput(MB/s):       6918.42                --|
            |--               System Memory Throughput(MB/s):      16379.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 800
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     232 K       128 K  2181 K  1160 K     66 M     0     816  
 1      64 M        12      16 M   145 M    293 K     0     657 K
-----------------------------------------------------------------------
 *      65 M       128 K    18 M   146 M     67 M     0     658 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.96        Core1: 158.88        
Core2: 26.66        Core3: 155.00        
Core4: 27.52        Core5: 163.01        
Core6: 28.46        Core7: 113.00        
Core8: 31.48        Core9: 107.65        
Core10: 33.45        Core11: 204.54        
Core12: 30.04        Core13: 192.87        
Core14: 30.84        Core15: 218.58        
Core16: 26.26        Core17: 207.52        
Core18: 22.05        Core19: 111.71        
Core20: 31.95        Core21: 105.30        
Core22: 27.17        Core23: 109.68        
Core24: 25.29        Core25: 105.39        
Core26: 13.07        Core27: 189.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 159.34
DDR read Latency(ns)
Socket0: 36855.84
Socket1: 304.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.04        Core1: 157.71        
Core2: 38.44        Core3: 156.94        
Core4: 39.00        Core5: 162.49        
Core6: 40.73        Core7: 112.63        
Core8: 37.81        Core9: 112.84        
Core10: 34.09        Core11: 206.56        
Core12: 33.96        Core13: 197.20        
Core14: 30.22        Core15: 216.36        
Core16: 30.39        Core17: 209.10        
Core18: 31.48        Core19: 111.72        
Core20: 29.18        Core21: 109.94        
Core22: 29.52        Core23: 114.42        
Core24: 27.90        Core25: 101.32        
Core26: 32.57        Core27: 195.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.50
Socket1: 160.83
DDR read Latency(ns)
Socket0: 40983.34
Socket1: 302.26
irq_total: 138058.028616333
cpu_total: 42.76
cpu_0: 1.60
cpu_1: 100.00
cpu_2: 1.06
cpu_3: 100.00
cpu_4: 0.53
cpu_5: 100.00
cpu_6: 0.66
cpu_7: 91.16
cpu_8: 0.53
cpu_9: 14.16
cpu_10: 0.66
cpu_11: 89.89
cpu_12: 0.80
cpu_13: 91.22
cpu_14: 1.33
cpu_15: 80.98
cpu_16: 1.40
cpu_17: 95.68
cpu_18: 1.60
cpu_19: 76.20
cpu_20: 2.19
cpu_21: 80.59
cpu_22: 1.53
cpu_23: 75.13
cpu_24: 1.33
cpu_25: 86.10
cpu_26: 1.20
cpu_27: 99.93
enp130s0f0_rx_packets_phy: 29475
enp130s0f1_rx_packets_phy: 25941
enp4s0f0_rx_packets_phy: 253128
enp4s0f1_rx_packets_phy: 206563
Total_rx_packets_phy: 515107
enp130s0f0_tx_bytes: 1900879145
enp130s0f1_tx_bytes: 1923989533
enp4s0f0_tx_bytes: 471146
enp4s0f1_tx_bytes: 726328
Total_tx_bytes: 3826066152
enp130s0f0_rx_packets: 29477
enp130s0f1_rx_packets: 25937
enp4s0f0_rx_packets: 253131
enp4s0f1_rx_packets: 206565
Total_rx_packets: 515110
enp130s0f0_tx_bytes_phy: 1901707241
enp130s0f1_tx_bytes_phy: 1924841110
enp4s0f0_tx_bytes_phy: 2560979
enp4s0f1_tx_bytes_phy: 2908962
Total_tx_bytes_phy: 3832018292
enp130s0f0_tx_packets_phy: 210913
enp130s0f1_tx_packets_phy: 213493
enp4s0f0_tx_packets_phy: 39346
enp4s0f1_tx_packets_phy: 44420
Total_tx_packets_phy: 508172
enp130s0f0_rx_bytes_phy: 2063266
enp130s0f1_rx_bytes_phy: 1815905
enp4s0f0_rx_bytes_phy: 2280322081
enp4s0f1_rx_bytes_phy: 1862119883
Total_rx_bytes_phy: 4146321135
enp130s0f0_rx_bytes: 1945506
enp130s0f1_rx_bytes: 1711902
enp4s0f0_rx_bytes: 2268256758
enp4s0f1_rx_bytes: 1852802784
Total_rx_bytes: 4124716950
enp130s0f0_tx_packets: 210914
enp130s0f1_tx_packets: 213493
enp4s0f0_tx_packets: 7138
enp4s0f1_tx_packets: 11004
Total_tx_packets: 442549


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.17        Core1: 155.65        
Core2: 28.36        Core3: 150.37        
Core4: 29.78        Core5: 158.69        
Core6: 30.48        Core7: 117.18        
Core8: 30.00        Core9: 117.88        
Core10: 30.76        Core11: 200.92        
Core12: 30.34        Core13: 188.55        
Core14: 30.87        Core15: 217.70        
Core16: 31.39        Core17: 203.80        
Core18: 30.95        Core19: 107.68        
Core20: 19.47        Core21: 101.54        
Core22: 27.23        Core23: 107.56        
Core24: 22.78        Core25: 100.54        
Core26: 14.25        Core27: 180.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.54
Socket1: 155.79
DDR read Latency(ns)
Socket0: 37408.83
Socket1: 303.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 156.65        
Core2: 31.44        Core3: 154.24        
Core4: 26.00        Core5: 162.75        
Core6: 32.17        Core7: 114.25        
Core8: 27.38        Core9: 115.74        
Core10: 31.66        Core11: 204.02        
Core12: 28.40        Core13: 192.62        
Core14: 29.91        Core15: 216.93        
Core16: 15.61        Core17: 207.20        
Core18: 32.20        Core19: 110.61        
Core20: 28.98        Core21: 108.90        
Core22: 31.47        Core23: 110.50        
Core24: 25.82        Core25: 103.46        
Core26: 17.91        Core27: 189.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.47
Socket1: 159.35
DDR read Latency(ns)
Socket0: 38273.48
Socket1: 302.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.24        Core1: 157.82        
Core2: 32.62        Core3: 153.89        
Core4: 33.44        Core5: 159.20        
Core6: 26.96        Core7: 109.22        
Core8: 34.08        Core9: 114.87        
Core10: 33.25        Core11: 201.24        
Core12: 33.69        Core13: 188.65        
Core14: 24.75        Core15: 217.07        
Core16: 22.37        Core17: 205.07        
Core18: 29.51        Core19: 108.31        
Core20: 29.38        Core21: 102.09        
Core22: 15.31        Core23: 109.45        
Core24: 29.75        Core25: 99.59        
Core26: 24.72        Core27: 187.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.29
Socket1: 156.23
DDR read Latency(ns)
Socket0: 40165.75
Socket1: 305.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.16        Core1: 159.17        
Core2: 29.23        Core3: 154.56        
Core4: 29.38        Core5: 161.99        
Core6: 31.20        Core7: 116.93        
Core8: 38.11        Core9: 118.63        
Core10: 30.59        Core11: 203.94        
Core12: 13.85        Core13: 189.94        
Core14: 26.99        Core15: 216.04        
Core16: 30.08        Core17: 207.52        
Core18: 26.14        Core19: 112.13        
Core20: 30.23        Core21: 105.28        
Core22: 18.52        Core23: 108.45        
Core24: 29.75        Core25: 100.41        
Core26: 24.47        Core27: 194.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.03
Socket1: 159.22
DDR read Latency(ns)
Socket0: 39620.99
Socket1: 302.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2692
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14459063942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14459085726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7229550963; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7229550963; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7229712262; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7229712262; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6024705457; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4345742; Consumed Joules: 265.24; Watts: 44.13; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 700938; Consumed DRAM Joules: 10.72; DRAM Watts: 1.78
S1P0; QPIClocks: 14459111266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14459126978; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7229697965; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7229697965; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7229590828; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7229590828; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014146064; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6985536; Consumed Joules: 426.36; Watts: 70.93; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1740391; Consumed DRAM Joules: 26.63; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: bb9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.75   0.02    0.78     162 K   1034 K    0.84    0.29    0.00    0.01     4200       12        1     69
   1    1     0.09   0.07   1.20    1.20      32 M     40 M    0.19    0.25    0.04    0.05     1680     2521       16     56
   2    0     0.00   0.59   0.01    0.60      72 K    455 K    0.84    0.24    0.00    0.01      896        1        0     69
   3    1     0.11   0.09   1.20    1.20      28 M     36 M    0.21    0.31    0.03    0.03     2016     2588       24     55
   4    0     0.02   1.58   0.01    0.73      45 K    253 K    0.82    0.40    0.00    0.00     1344        2        2     70
   5    1     0.05   0.04   1.20    1.20      34 M     42 M    0.19    0.26    0.07    0.09     3920     3657        0     56
   6    0     0.00   0.70   0.01    0.60      41 K    220 K    0.81    0.29    0.00    0.01     1960       13        0     69
   7    1     0.10   0.09   1.12    1.20      24 M     32 M    0.26    0.32    0.02    0.03     2576     3300      117     55
   8    0     0.00   0.39   0.00    0.60      15 K    113 K    0.86    0.19    0.00    0.01      504        1        0     68
   9    1     0.05   0.36   0.13    0.64    1468 K   2388 K    0.39    0.23    0.00    0.01      504      134       13     56
  10    0     0.00   0.41   0.00    0.60      15 K    136 K    0.88    0.24    0.00    0.01      672        2        0     68
  11    1     0.03   0.03   1.11    1.20      36 M     43 M    0.15    0.18    0.12    0.14     1680     2307       15     54
  12    0     0.00   0.33   0.00    0.60    9475       98 K    0.90    0.19    0.00    0.01      560        1        0     69
  13    1     0.06   0.05   1.12    1.20      32 M     40 M    0.18    0.23    0.05    0.07     1680     2223        9     55
  14    0     0.00   0.46   0.00    0.60      12 K    129 K    0.90    0.27    0.00    0.01      504        1        1     69
  15    1     0.07   0.07   1.03    1.20      28 M     34 M    0.18    0.23    0.04    0.05     1624     1049        7     54
  16    0     0.07   1.52   0.05    1.07      82 K    820 K    0.90    0.60    0.00    0.00    11424       19        2     69
  17    1     0.02   0.02   1.16    1.20      39 M     46 M    0.14    0.16    0.16    0.19     2800     2558        2     55
  18    0     0.01   0.78   0.01    0.62     145 K   1199 K    0.88    0.11    0.00    0.01      728        1        3     69
  19    1     0.04   0.04   0.93    1.20      21 M     28 M    0.24    0.29    0.06    0.08     2744     2918        3     57
  20    0     0.00   0.48   0.01    0.60      88 K    727 K    0.88    0.12    0.00    0.02      616        1        1     70
  21    1     0.05   0.05   0.98    1.20      22 M     30 M    0.26    0.32    0.04    0.06     3976     3042       15     55
  22    0     0.00   0.46   0.01    0.60     103 K    906 K    0.89    0.09    0.00    0.02     2072        3        2     70
  23    1     0.04   0.04   0.92    1.20      21 M     28 M    0.25    0.29    0.05    0.07     4200     2958        6     56
  24    0     0.00   0.67   0.01    0.60      44 K    358 K    0.88    0.24    0.00    0.01     1064        3        2     70
  25    1     0.07   0.07   1.06    1.20      23 M     31 M    0.26    0.35    0.03    0.05     4088     3202       10     56
  26    0     0.01   1.22   0.01    0.71      38 K    276 K    0.86    0.34    0.00    0.00     1512        2        1     69
  27    1     0.06   0.05   1.20    1.20      35 M     42 M    0.17    0.25    0.06    0.07     2520     1666       11     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.00   0.01    0.74     879 K   6731 K    0.87    0.29    0.00    0.00    28056       62       12     61
 SKT    1     0.06   0.06   1.03    1.19     383 M    479 M    0.20    0.26    0.05    0.06    36008    34123      248     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.52    1.18     384 M    486 M    0.21    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 9877 M ; Active cycles:  145 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.79 %

 C1 core residency: 8.85 %; C3 core residency: 1.14 %; C6 core residency: 46.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.70 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1     6378 M   6367 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.35     0.16     221.46       8.92         201.73
 SKT   1    47.17    34.51     359.67      22.13         619.76
---------------------------------------------------------------------------------------------------------------
       *    47.52    34.66     581.13      31.04         619.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d9e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9161.31 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6948.07 --|
|-- Mem Ch  2: Reads (MB/s):    94.80 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    42.39 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    94.80 --||-- NODE 1 Mem Read (MB/s) :  9161.31 --|
|-- NODE 0 Mem Write(MB/s) :    42.39 --||-- NODE 1 Mem Write(MB/s) :  6948.07 --|
|-- NODE 0 P. Write (T/s):      31179 --||-- NODE 1 P. Write (T/s):     148580 --|
|-- NODE 0 Memory (MB/s):      137.19 --||-- NODE 1 Memory (MB/s):    16109.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9256.11                --|
            |--                System Write Throughput(MB/s):       6990.46                --|
            |--               System Memory Throughput(MB/s):      16246.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: edc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     270 K       117 K  2923 K  2266 K     70 M     0     804  
 1      68 M        12      22 M   167 M    463 K     0     779 K
-----------------------------------------------------------------------
 *      68 M       117 K    25 M   170 M     71 M     0     780 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.36        Core1: 132.11        
Core2: 31.40        Core3: 125.22        
Core4: 28.93        Core5: 122.48        
Core6: 25.33        Core7: 84.90        
Core8: 32.27        Core9: 103.93        
Core10: 31.00        Core11: 165.71        
Core12: 30.13        Core13: 168.42        
Core14: 36.27        Core15: 196.03        
Core16: 30.75        Core17: 190.27        
Core18: 32.20        Core19: 80.50        
Core20: 28.73        Core21: 83.02        
Core22: 16.03        Core23: 84.93        
Core24: 20.05        Core25: 65.56        
Core26: 28.72        Core27: 217.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 127.80
DDR read Latency(ns)
Socket0: 27355.13
Socket1: 263.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.31        Core1: 132.38        
Core2: 30.60        Core3: 123.53        
Core4: 25.87        Core5: 121.06        
Core6: 29.76        Core7: 78.41        
Core8: 31.98        Core9: 99.71        
Core10: 30.28        Core11: 165.32        
Core12: 30.37        Core13: 166.03        
Core14: 32.26        Core15: 196.92        
Core16: 34.65        Core17: 180.25        
Core18: 31.78        Core19: 80.17        
Core20: 32.85        Core21: 79.02        
Core22: 21.88        Core23: 83.04        
Core24: 25.69        Core25: 64.22        
Core26: 15.17        Core27: 210.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.68
Socket1: 125.16
DDR read Latency(ns)
Socket0: 26980.96
Socket1: 265.80
irq_total: 186987.997527369
cpu_total: 41.79
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 1.86
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 1.00
cpu_7: 77.59
cpu_8: 1.33
cpu_9: 10.11
cpu_10: 0.93
cpu_11: 86.44
cpu_12: 0.53
cpu_13: 93.42
cpu_14: 0.47
cpu_15: 66.16
cpu_16: 0.80
cpu_17: 87.23
cpu_18: 0.40
cpu_19: 82.18
cpu_20: 0.80
cpu_21: 99.27
cpu_22: 2.13
cpu_23: 83.71
cpu_24: 1.86
cpu_25: 85.64
cpu_26: 2.19
cpu_27: 81.32
enp130s0f0_rx_bytes: 2160261
enp130s0f1_rx_bytes: 2105739
enp4s0f0_rx_bytes: 2281043943
enp4s0f1_rx_bytes: 1871235395
Total_rx_bytes: 4156545338
enp130s0f0_tx_bytes: 2284253286
enp130s0f1_tx_bytes: 2453078802
enp4s0f0_tx_bytes: 1275503
enp4s0f1_tx_bytes: 870248
Total_tx_bytes: 4739477839
enp130s0f0_rx_bytes_phy: 2291251
enp130s0f1_rx_bytes_phy: 2233071
enp4s0f0_rx_bytes_phy: 2293686509
enp4s0f1_rx_bytes_phy: 1880559732
Total_rx_bytes_phy: 4178770563
enp130s0f0_tx_packets_phy: 253624
enp130s0f1_tx_packets_phy: 272188
enp4s0f0_tx_packets_phy: 51303
enp4s0f1_tx_packets_phy: 46645
Total_tx_packets_phy: 623760
enp130s0f0_rx_packets: 32731
enp130s0f1_rx_packets: 31905
enp4s0f0_rx_packets: 254525
enp4s0f1_rx_packets: 208554
Total_rx_packets: 527715
enp130s0f0_tx_packets: 253613
enp130s0f1_tx_packets: 272171
enp4s0f0_tx_packets: 19325
enp4s0f1_tx_packets: 13185
Total_tx_packets: 558294
enp130s0f0_tx_bytes_phy: 2285362824
enp130s0f1_tx_bytes_phy: 2454323038
enp4s0f0_tx_bytes_phy: 3399420
enp4s0f1_tx_bytes_phy: 3064441
Total_tx_bytes_phy: 4746149723
enp130s0f0_rx_packets_phy: 32732
enp130s0f1_rx_packets_phy: 31901
enp4s0f0_rx_packets_phy: 254544
enp4s0f1_rx_packets_phy: 208555
Total_rx_packets_phy: 527732


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.19        Core1: 143.56        
Core2: 29.02        Core3: 143.57        
Core4: 30.54        Core5: 135.85        
Core6: 34.47        Core7: 97.22        
Core8: 40.52        Core9: 110.49        
Core10: 31.66        Core11: 183.33        
Core12: 29.88        Core13: 180.97        
Core14: 22.31        Core15: 203.17        
Core16: 30.91        Core17: 196.06        
Core18: 32.11        Core19: 92.59        
Core20: 31.66        Core21: 91.19        
Core22: 38.57        Core23: 93.56        
Core24: 29.77        Core25: 79.72        
Core26: 27.84        Core27: 210.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 141.20
DDR read Latency(ns)
Socket0: 30653.05
Socket1: 285.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.09        Core1: 136.71        
Core2: 35.97        Core3: 130.32        
Core4: 26.01        Core5: 130.62        
Core6: 30.39        Core7: 86.56        
Core8: 32.07        Core9: 104.24        
Core10: 29.76        Core11: 169.30        
Core12: 33.09        Core13: 171.22        
Core14: 36.51        Core15: 192.72        
Core16: 31.54        Core17: 192.55        
Core18: 32.74        Core19: 84.05        
Core20: 33.32        Core21: 85.24        
Core22: 34.17        Core23: 85.83        
Core24: 14.76        Core25: 67.05        
Core26: 24.55        Core27: 221.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.62
Socket1: 131.23
DDR read Latency(ns)
Socket0: 29574.47
Socket1: 268.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.49        Core1: 137.46        
Core2: 29.82        Core3: 130.51        
Core4: 15.33        Core5: 127.28        
Core6: 26.21        Core7: 87.04        
Core8: 27.71        Core9: 83.66        
Core10: 31.34        Core11: 166.94        
Core12: 27.36        Core13: 170.47        
Core14: 31.24        Core15: 195.36        
Core16: 30.59        Core17: 193.42        
Core18: 31.08        Core19: 84.77        
Core20: 33.81        Core21: 86.75        
Core22: 33.10        Core23: 91.17        
Core24: 21.10        Core25: 69.93        
Core26: 29.65        Core27: 220.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 132.03
DDR read Latency(ns)
Socket0: 29335.80
Socket1: 271.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.41        Core1: 133.13        
Core2: 15.46        Core3: 127.95        
Core4: 17.27        Core5: 122.37        
Core6: 27.15        Core7: 82.70        
Core8: 30.62        Core9: 101.32        
Core10: 32.29        Core11: 166.67        
Core12: 29.27        Core13: 167.18        
Core14: 26.49        Core15: 198.79        
Core16: 35.45        Core17: 190.76        
Core18: 36.88        Core19: 79.37        
Core20: 29.31        Core21: 80.75        
Core22: 32.95        Core23: 85.91        
Core24: 31.02        Core25: 65.32        
Core26: 33.00        Core27: 219.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.97
Socket1: 127.65
DDR read Latency(ns)
Socket0: 27880.65
Socket1: 265.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4459
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6012 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14439299910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14439313134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7219663910; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7219663910; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7219774923; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7219774923; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016449753; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4350618; Consumed Joules: 265.54; Watts: 44.17; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 705010; Consumed DRAM Joules: 10.79; DRAM Watts: 1.79
S1P0; QPIClocks: 14439289658; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14439294870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7219761391; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7219761391; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7219664014; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7219664014; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012037311; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7066831; Consumed Joules: 431.33; Watts: 71.74; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1734043; Consumed DRAM Joules: 26.53; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12a2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     147 K    866 K    0.83    0.11    0.00    0.02     3584        1        2     70
   1    1     0.08   0.07   1.20    1.20      38 M     47 M    0.20    0.27    0.04    0.06     3696     3342       13     56
   2    0     0.00   0.64   0.01    0.60      73 K    400 K    0.82    0.26    0.00    0.01     2912        2        2     69
   3    1     0.09   0.07   1.20    1.20      37 M     46 M    0.21    0.30    0.04    0.05     3472     2755       49     55
   4    0     0.00   0.58   0.00    0.60      17 K    173 K    0.90    0.31    0.00    0.01      672        2        0     70
   5    1     0.08   0.06   1.20    1.20      39 M     48 M    0.19    0.29    0.05    0.06     4368     3190        5     56
   6    0     0.00   0.50   0.00    0.60      47 K    387 K    0.88    0.15    0.00    0.02      560        6        0     69
   7    1     0.05   0.06   0.95    1.20      24 M     33 M    0.27    0.32    0.05    0.06     3976     2973       21     55
   8    0     0.01   0.43   0.01    0.60     187 K   1519 K    0.88    0.09    0.00    0.02      336        2        1     68
   9    1     0.04   0.38   0.12    0.62     947 K   1808 K    0.48    0.19    0.00    0.00      112      149       11     56
  10    0     0.01   0.43   0.01    0.60     164 K   1319 K    0.88    0.10    0.00    0.02      336        2        3     67
  11    1     0.06   0.06   1.03    1.20      37 M     44 M    0.15    0.19    0.06    0.08      616     1557        3     55
  12    0     0.01   1.07   0.01    0.62      77 K    562 K    0.86    0.20    0.00    0.01     1736        2        2     69
  13    1     0.04   0.03   1.14    1.20      45 M     52 M    0.14    0.19    0.12    0.14     1008     3763        2     54
  14    0     0.00   0.48   0.00    0.60      44 K    375 K    0.88    0.17    0.00    0.02      448        0        1     69
  15    1     0.06   0.07   0.82    1.20      23 M     29 M    0.20    0.29    0.04    0.05      392     1617        1     55
  16    0     0.00   0.48   0.00    0.60      24 K    188 K    0.87    0.22    0.00    0.01      448        1        1     69
  17    1     0.08   0.07   1.06    1.20      30 M     38 M    0.21    0.29    0.04    0.05     1176     3203       13     56
  18    0     0.01   1.02   0.01    0.63      33 K    233 K    0.86    0.23    0.00    0.00     1008        2        0     70
  19    1     0.07   0.07   1.00    1.20      24 M     34 M    0.28    0.35    0.03    0.05     3864     2912        2     56
  20    0     0.01   1.64   0.01    0.81      35 K    221 K    0.84    0.38    0.00    0.00     1232        2        1     70
  21    1     0.15   0.12   1.19    1.20      27 M     40 M    0.32    0.41    0.02    0.03     5264     2975       16     55
  22    0     0.02   1.16   0.01    0.94      48 K    356 K    0.86    0.52    0.00    0.00     6328       15        1     70
  23    1     0.08   0.08   1.01    1.20      25 M     34 M    0.26    0.32    0.03    0.04     3808     2944      115     56
  24    0     0.06   1.54   0.04    0.99      79 K    719 K    0.89    0.57    0.00    0.00     4424        7        5     70
  25    1     0.09   0.08   1.05    1.20      24 M     35 M    0.30    0.38    0.03    0.04     3136     3142       31     56
  26    0     0.01   0.88   0.01    0.92      41 K    360 K    0.88    0.52    0.00    0.00     2464        7        0     70
  27    1     0.05   0.05   0.99    1.20      27 M     34 M    0.20    0.29    0.05    0.06     1120     3087        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.96   0.01    0.73    1024 K   7685 K    0.87    0.27    0.00    0.01    26488       51       18     61
 SKT    1     0.07   0.07   1.00    1.19     407 M    523 M    0.22    0.30    0.04    0.05    36008    37609      283     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.08   0.50    1.18     408 M    530 M    0.23    0.30    0.03    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:  141 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.56 %

 C1 core residency: 10.36 %; C3 core residency: 0.59 %; C6 core residency: 46.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.08 => corresponds to 2.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.04 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1     6247 M   6263 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.48     0.20     222.61       8.93         196.91
 SKT   1    45.73    34.84     362.27      22.10         532.24
---------------------------------------------------------------------------------------------------------------
       *    46.21    35.04     584.89      31.04         530.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 149b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9327.61 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6879.63 --|
|-- Mem Ch  2: Reads (MB/s):    85.71 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    36.47 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    85.71 --||-- NODE 1 Mem Read (MB/s) :  9327.61 --|
|-- NODE 0 Mem Write(MB/s) :    36.47 --||-- NODE 1 Mem Write(MB/s) :  6879.63 --|
|-- NODE 0 P. Write (T/s):      31180 --||-- NODE 1 P. Write (T/s):     171531 --|
|-- NODE 0 Memory (MB/s):      122.18 --||-- NODE 1 Memory (MB/s):    16207.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9413.32                --|
            |--                System Write Throughput(MB/s):       6916.10                --|
            |--               System Memory Throughput(MB/s):      16329.42                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15d4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     241 K       162 K  5315 K  7826 K     65 M   372     432  
 1      65 M         0      19 M   168 M    352 K     0     638 K
-----------------------------------------------------------------------
 *      66 M       162 K    25 M   176 M     65 M   372     638 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.39        Core1: 139.26        
Core2: 27.18        Core3: 141.68        
Core4: 26.49        Core5: 139.28        
Core6: 31.99        Core7: 95.85        
Core8: 29.65        Core9: 82.72        
Core10: 31.53        Core11: 190.93        
Core12: 28.42        Core13: 192.75        
Core14: 25.54        Core15: 179.11        
Core16: 27.60        Core17: 208.92        
Core18: 31.77        Core19: 92.26        
Core20: 22.51        Core21: 117.62        
Core22: 34.65        Core23: 94.82        
Core24: 29.32        Core25: 88.99        
Core26: 14.20        Core27: 196.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.61
Socket1: 145.35
DDR read Latency(ns)
Socket0: 30484.56
Socket1: 292.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.25        Core1: 139.75        
Core2: 13.27        Core3: 138.24        
Core4: 27.84        Core5: 138.10        
Core6: 26.42        Core7: 98.24        
Core8: 33.23        Core9: 81.74        
Core10: 32.45        Core11: 192.80        
Core12: 30.49        Core13: 192.81        
Core14: 25.20        Core15: 179.84        
Core16: 22.54        Core17: 205.80        
Core18: 26.70        Core19: 91.00        
Core20: 31.63        Core21: 113.61        
Core22: 27.98        Core23: 92.52        
Core24: 17.70        Core25: 83.30        
Core26: 26.19        Core27: 193.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 143.47
DDR read Latency(ns)
Socket0: 32410.26
Socket1: 297.10
irq_total: 142088.888647662
cpu_total: 40.29
cpu_0: 2.26
cpu_1: 100.00
cpu_2: 1.59
cpu_3: 100.00
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 1.53
cpu_7: 76.74
cpu_8: 1.53
cpu_9: 19.27
cpu_10: 1.00
cpu_11: 65.65
cpu_12: 1.20
cpu_13: 80.53
cpu_14: 0.86
cpu_15: 77.94
cpu_16: 0.66
cpu_17: 81.40
cpu_18: 0.47
cpu_19: 71.23
cpu_20: 0.47
cpu_21: 100.00
cpu_22: 0.53
cpu_23: 74.42
cpu_24: 1.20
cpu_25: 78.74
cpu_26: 1.59
cpu_27: 86.64
enp130s0f0_tx_packets_phy: 232448
enp130s0f1_tx_packets_phy: 241545
enp4s0f0_tx_packets_phy: 51102
enp4s0f1_tx_packets_phy: 44279
Total_tx_packets_phy: 569374
enp130s0f0_tx_bytes_phy: 2095110143
enp130s0f1_tx_bytes_phy: 2178166101
enp4s0f0_tx_bytes_phy: 3383972
enp4s0f1_tx_bytes_phy: 2896359
Total_tx_bytes_phy: 4279556575
enp130s0f0_rx_packets: 28564
enp130s0f1_rx_packets: 33151
enp4s0f0_rx_packets: 254123
enp4s0f1_rx_packets: 210093
Total_rx_packets: 525931
enp130s0f0_tx_packets: 232445
enp130s0f1_tx_packets: 241546
enp4s0f0_tx_packets: 18905
enp4s0f1_tx_packets: 10408
Total_tx_packets: 503304
enp130s0f0_rx_packets_phy: 28564
enp130s0f1_rx_packets_phy: 33150
enp4s0f0_rx_packets_phy: 254086
enp4s0f1_rx_packets_phy: 210072
Total_rx_packets_phy: 525872
enp130s0f0_rx_bytes: 1885237
enp130s0f1_rx_bytes: 2188002
enp4s0f0_rx_bytes: 2284924799
enp4s0f1_rx_bytes: 1885907862
Total_rx_bytes: 4174905900
enp130s0f0_rx_bytes_phy: 1999526
enp130s0f1_rx_bytes_phy: 2320543
enp4s0f0_rx_bytes_phy: 2290741088
enp4s0f1_rx_bytes_phy: 1894365538
Total_rx_bytes_phy: 4189426695
enp130s0f0_tx_bytes: 2094150334
enp130s0f1_tx_bytes: 2177213106
enp4s0f0_tx_bytes: 1247765
enp4s0f1_tx_bytes: 686989
Total_tx_bytes: 4273298194


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.59        Core1: 137.57        
Core2: 28.69        Core3: 139.24        
Core4: 24.91        Core5: 135.71        
Core6: 20.12        Core7: 98.27        
Core8: 34.12        Core9: 87.53        
Core10: 31.50        Core11: 197.78        
Core12: 28.86        Core13: 191.92        
Core14: 25.61        Core15: 178.74        
Core16: 25.01        Core17: 205.44        
Core18: 20.96        Core19: 86.78        
Core20: 26.76        Core21: 115.09        
Core22: 24.50        Core23: 95.04        
Core24: 25.09        Core25: 83.93        
Core26: 15.25        Core27: 192.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.16
Socket1: 143.06
DDR read Latency(ns)
Socket0: 28730.60
Socket1: 296.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.24        Core1: 139.81        
Core2: 39.06        Core3: 139.18        
Core4: 39.86        Core5: 139.52        
Core6: 39.02        Core7: 99.54        
Core8: 35.46        Core9: 81.78        
Core10: 33.56        Core11: 193.82        
Core12: 32.84        Core13: 192.62        
Core14: 32.38        Core15: 181.26        
Core16: 28.67        Core17: 207.63        
Core18: 32.05        Core19: 92.68        
Core20: 29.72        Core21: 117.31        
Core22: 27.96        Core23: 95.00        
Core24: 34.61        Core25: 89.75        
Core26: 27.93        Core27: 194.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 145.76
DDR read Latency(ns)
Socket0: 33767.48
Socket1: 299.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.93        Core1: 130.94        
Core2: 31.35        Core3: 128.94        
Core4: 14.06        Core5: 131.98        
Core6: 29.01        Core7: 91.79        
Core8: 26.12        Core9: 75.86        
Core10: 30.60        Core11: 192.98        
Core12: 29.86        Core13: 185.40        
Core14: 33.53        Core15: 173.80        
Core16: 32.86        Core17: 201.21        
Core18: 38.96        Core19: 84.55        
Core20: 31.46        Core21: 108.54        
Core22: 29.90        Core23: 86.24        
Core24: 25.77        Core25: 79.76        
Core26: 38.22        Core27: 186.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.40
Socket1: 136.37
DDR read Latency(ns)
Socket0: 31525.39
Socket1: 291.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.90        Core1: 135.28        
Core2: 25.12        Core3: 135.59        
Core4: 26.32        Core5: 135.54        
Core6: 35.40        Core7: 97.79        
Core8: 33.55        Core9: 81.21        
Core10: 28.13        Core11: 193.46        
Core12: 32.55        Core13: 190.21        
Core14: 30.67        Core15: 176.86        
Core16: 31.28        Core17: 206.31        
Core18: 33.54        Core19: 88.77        
Core20: 39.81        Core21: 113.87        
Core22: 37.24        Core23: 91.91        
Core24: 21.13        Core25: 85.16        
Core26: 28.11        Core27: 193.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 142.03
DDR read Latency(ns)
Socket0: 32152.95
Socket1: 296.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6220
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461820710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461843550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230935664; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230935664; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7231078172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7231078172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025887901; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4349231; Consumed Joules: 265.46; Watts: 44.15; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704230; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14461998570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14462013886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7231124141; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7231124141; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7231027018; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7231027018; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6018512652; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6942596; Consumed Joules: 423.74; Watts: 70.47; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1728954; Consumed DRAM Joules: 26.45; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1982
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.37   0.01    0.60     188 K    946 K    0.80    0.09    0.00    0.02     4088        2        0     70
   1    1     0.05   0.04   1.20    1.20      40 M     50 M    0.20    0.26    0.08    0.10     5096     2174        2     56
   2    0     0.00   0.48   0.00    0.60      31 K    206 K    0.85    0.21    0.00    0.01     1176        2        0     69
   3    1     0.12   0.10   1.20    1.20      34 M     43 M    0.21    0.27    0.03    0.04     2744     1754       24     56
   4    0     0.06   1.58   0.04    0.99      77 K    680 K    0.89    0.57    0.00    0.00     5432       21        1     70
   5    1     0.06   0.05   1.20    1.20      39 M     49 M    0.21    0.27    0.07    0.09     5656     2642        3     56
   6    0     0.03   1.10   0.03    1.02     111 K    664 K    0.83    0.55    0.00    0.00     6720       39        4     69
   7    1     0.08   0.08   0.94    1.20      23 M     31 M    0.26    0.33    0.03    0.04     2744     2064       12     56
   8    0     0.00   0.76   0.00    0.60      24 K    192 K    0.87    0.36    0.00    0.01      616        1        0     68
   9    1     0.07   0.38   0.17    0.61    1696 K   3147 K    0.46    0.45    0.00    0.00      112      120        9     57
  10    0     0.00   0.69   0.00    0.60      20 K    182 K    0.89    0.35    0.00    0.01     1120        6        0     67
  11    1     0.05   0.06   0.82    1.20      25 M     32 M    0.20    0.24    0.05    0.06      504      555        1     55
  12    0     0.00   0.67   0.00    0.60      36 K    175 K    0.79    0.33    0.00    0.01      952        5        1     69
  13    1     0.04   0.05   0.98    1.20      34 M     41 M    0.17    0.21    0.08    0.09     1008     1256        9     55
  14    0     0.02   1.75   0.01    0.75      39 K    243 K    0.84    0.43    0.00    0.00      560        3        1     69
  15    1     0.06   0.06   0.95    1.20      32 M     39 M    0.19    0.22    0.05    0.07      840     1040        5     55
  16    0     0.00   0.85   0.00    0.60      25 K    137 K    0.81    0.28    0.00    0.01     1176        4        0     69
  17    1     0.03   0.03   0.98    1.20      36 M     44 M    0.18    0.14    0.11    0.13      392       22        0     56
  18    0     0.00   0.67   0.00    0.60      19 K    129 K    0.85    0.30    0.00    0.01      392        1        0     69
  19    1     0.06   0.06   0.88    1.20      21 M     30 M    0.28    0.33    0.04    0.05     3752     2129        6     57
  20    0     0.00   0.41   0.01    0.60     139 K    988 K    0.86    0.08    0.00    0.02      448        1        1     69
  21    1     0.21   0.17   1.20    1.20      23 M     33 M    0.29    0.29    0.01    0.02     3920     1699        8     56
  22    0     0.00   0.42   0.01    0.60      96 K    705 K    0.86    0.10    0.00    0.02     1512        2        2     70
  23    1     0.07   0.08   0.90    1.20      22 M     29 M    0.26    0.30    0.03    0.04     4312     2010      105     57
  24    0     0.01   1.05   0.01    0.66      70 K    459 K    0.85    0.17    0.00    0.01      896        3        1     70
  25    1     0.09   0.10   0.96    1.20      22 M     32 M    0.30    0.35    0.02    0.03     3920     1973        0     56
  26    0     0.00   1.06   0.00    0.64      31 K    256 K    0.88    0.14    0.00    0.01     2016        4        0     69
  27    1     0.05   0.05   1.05    1.20      37 M     46 M    0.18    0.20    0.07    0.09      336       61        0     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.76     912 K   5966 K    0.85    0.32    0.00    0.00    27104       94       10     61
 SKT    1     0.07   0.08   0.96    1.19     395 M    507 M    0.22    0.26    0.04    0.05    35336    19499      184     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.09   0.48    1.18     396 M    513 M    0.23    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:  136 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.12 %

 C1 core residency: 10.60 %; C3 core residency: 0.81 %; C6 core residency: 47.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.17 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1     6355 M   6352 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.44     0.18     221.01       8.95         223.40
 SKT   1    46.67    34.49     354.75      22.03         579.98
---------------------------------------------------------------------------------------------------------------
       *    47.10    34.67     575.77      30.98         579.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b5e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9424.32 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6881.56 --|
|-- Mem Ch  2: Reads (MB/s):    79.02 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    35.93 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    79.02 --||-- NODE 1 Mem Read (MB/s) :  9424.32 --|
|-- NODE 0 Mem Write(MB/s) :    35.93 --||-- NODE 1 Mem Write(MB/s) :  6881.56 --|
|-- NODE 0 P. Write (T/s):      31144 --||-- NODE 1 P. Write (T/s):     168477 --|
|-- NODE 0 Memory (MB/s):      114.95 --||-- NODE 1 Memory (MB/s):    16305.89 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9503.34                --|
            |--                System Write Throughput(MB/s):       6917.49                --|
            |--               System Memory Throughput(MB/s):      16420.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c93
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     218 K       110 K  5485 K  1676 K     68 M     0    1068  
 1      60 M       132      17 M   150 M    395 K     0     728 K
-----------------------------------------------------------------------
 *      61 M       110 K    23 M   152 M     69 M     0     729 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.37        Core1: 160.31        
Core2: 27.84        Core3: 173.84        
Core4: 34.12        Core5: 167.82        
Core6: 24.84        Core7: 118.54        
Core8: 26.82        Core9: 104.79        
Core10: 28.48        Core11: 190.77        
Core12: 28.67        Core13: 212.29        
Core14: 28.30        Core15: 195.10        
Core16: 31.09        Core17: 213.53        
Core18: 33.52        Core19: 108.67        
Core20: 20.66        Core21: 91.94        
Core22: 22.07        Core23: 114.23        
Core24: 36.82        Core25: 112.87        
Core26: 36.25        Core27: 205.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.33
Socket1: 160.98
DDR read Latency(ns)
Socket0: 36311.08
Socket1: 300.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.85        Core1: 140.38        
Core2: 13.73        Core3: 146.91        
Core4: 29.57        Core5: 142.20        
Core6: 31.26        Core7: 95.51        
Core8: 21.50        Core9: 86.44        
Core10: 30.70        Core11: 163.88        
Core12: 30.26        Core13: 212.36        
Core14: 31.17        Core15: 174.95        
Core16: 27.25        Core17: 200.41        
Core18: 35.28        Core19: 92.37        
Core20: 15.08        Core21: 71.26        
Core22: 21.54        Core23: 90.86        
Core24: 22.49        Core25: 93.34        
Core26: 25.43        Core27: 196.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.07
Socket1: 139.34
DDR read Latency(ns)
Socket0: 31665.61
Socket1: 282.30
irq_total: 168702.155104831
cpu_total: 44.31
cpu_0: 1.66
cpu_1: 100.00
cpu_2: 3.12
cpu_3: 100.00
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 1.00
cpu_7: 76.33
cpu_8: 1.46
cpu_9: 17.09
cpu_10: 1.06
cpu_11: 100.00
cpu_12: 1.00
cpu_13: 90.56
cpu_14: 0.73
cpu_15: 98.87
cpu_16: 0.80
cpu_17: 90.62
cpu_18: 0.66
cpu_19: 77.46
cpu_20: 0.60
cpu_21: 79.92
cpu_22: 0.60
cpu_23: 95.68
cpu_24: 0.60
cpu_25: 99.93
cpu_26: 2.86
cpu_27: 97.27
enp130s0f0_rx_packets: 30067
enp130s0f1_rx_packets: 28402
enp4s0f0_rx_packets: 276093
enp4s0f1_rx_packets: 202855
Total_rx_packets: 537417
enp130s0f0_rx_packets_phy: 30071
enp130s0f1_rx_packets_phy: 28404
enp4s0f0_rx_packets_phy: 276111
enp4s0f1_rx_packets_phy: 202862
Total_rx_packets_phy: 537448
enp130s0f0_rx_bytes_phy: 2105021
enp130s0f1_rx_bytes_phy: 1988340
enp4s0f0_rx_bytes_phy: 2484520878
enp4s0f1_rx_bytes_phy: 1815690405
Total_rx_bytes_phy: 4304304644
enp130s0f0_tx_packets_phy: 229261
enp130s0f1_tx_packets_phy: 247342
enp4s0f0_tx_packets_phy: 48043
enp4s0f1_tx_packets_phy: 41020
Total_tx_packets_phy: 565666
enp130s0f0_rx_bytes: 1984471
enp130s0f1_rx_bytes: 1874576
enp4s0f0_rx_bytes: 2471073275
enp4s0f1_rx_bytes: 1807575554
Total_rx_bytes: 4282507876
enp130s0f0_tx_bytes_phy: 2066048948
enp130s0f1_tx_bytes_phy: 2230149016
enp4s0f0_tx_bytes_phy: 3169828
enp4s0f1_tx_bytes_phy: 2697077
Total_tx_bytes_phy: 4302064869
enp130s0f0_tx_packets: 229266
enp130s0f1_tx_packets: 247358
enp4s0f0_tx_packets: 15844
enp4s0f1_tx_packets: 11951
Total_tx_packets: 504419
enp130s0f0_tx_bytes: 2065177432
enp130s0f1_tx_bytes: 2229299407
enp4s0f0_tx_bytes: 1045750
enp4s0f1_tx_bytes: 788856
Total_tx_bytes: 4296311445


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.28        Core1: 152.94        
Core2: 20.36        Core3: 158.44        
Core4: 26.19        Core5: 152.15        
Core6: 27.28        Core7: 107.20        
Core8: 22.19        Core9: 97.42        
Core10: 31.51        Core11: 168.79        
Core12: 29.70        Core13: 202.53        
Core14: 26.24        Core15: 185.05        
Core16: 27.66        Core17: 212.77        
Core18: 26.56        Core19: 100.60        
Core20: 30.72        Core21: 80.97        
Core22: 32.81        Core23: 98.59        
Core24: 32.10        Core25: 100.15        
Core26: 14.54        Core27: 196.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.05
Socket1: 148.31
DDR read Latency(ns)
Socket0: 33969.10
Socket1: 297.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.47        Core1: 146.41        
Core2: 31.65        Core3: 156.46        
Core4: 13.61        Core5: 151.27        
Core6: 21.72        Core7: 100.06        
Core8: 24.17        Core9: 95.64        
Core10: 22.39        Core11: 171.73        
Core12: 30.46        Core13: 203.27        
Core14: 30.79        Core15: 181.66        
Core16: 27.54        Core17: 218.70        
Core18: 30.87        Core19: 100.39        
Core20: 32.60        Core21: 80.79        
Core22: 29.29        Core23: 99.64        
Core24: 31.46        Core25: 102.46        
Core26: 21.59        Core27: 197.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.52
Socket1: 148.11
DDR read Latency(ns)
Socket0: 32419.71
Socket1: 299.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.73        Core1: 139.96        
Core2: 31.39        Core3: 146.67        
Core4: 18.58        Core5: 143.46        
Core6: 23.90        Core7: 97.29        
Core8: 25.37        Core9: 87.41        
Core10: 25.84        Core11: 158.87        
Core12: 22.99        Core13: 211.03        
Core14: 32.53        Core15: 169.31        
Core16: 30.86        Core17: 202.44        
Core18: 32.14        Core19: 94.67        
Core20: 33.00        Core21: 71.63        
Core22: 34.45        Core23: 91.56        
Core24: 31.57        Core25: 93.04        
Core26: 14.81        Core27: 190.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 138.68
DDR read Latency(ns)
Socket0: 31729.31
Socket1: 286.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.32        Core1: 131.36        
Core2: 30.15        Core3: 137.13        
Core4: 27.42        Core5: 133.12        
Core6: 33.76        Core7: 86.76        
Core8: 29.53        Core9: 79.91        
Core10: 35.16        Core11: 144.80        
Core12: 37.77        Core13: 205.22        
Core14: 39.72        Core15: 168.99        
Core16: 34.31        Core17: 192.07        
Core18: 33.07        Core19: 81.83        
Core20: 39.21        Core21: 64.10        
Core22: 34.30        Core23: 79.11        
Core24: 32.64        Core25: 83.18        
Core26: 19.77        Core27: 192.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.02
Socket1: 127.89
DDR read Latency(ns)
Socket0: 31185.45
Socket1: 269.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7954
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418913102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418926650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209470784; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209470784; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209593257; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209593257; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007935378; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4329554; Consumed Joules: 264.26; Watts: 44.00; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 698410; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14418923658; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418931462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209574832; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209574832; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209494500; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209494500; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009149875; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7117976; Consumed Joules: 434.45; Watts: 72.34; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1728431; Consumed DRAM Joules: 26.44; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 204c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.73   0.01    0.65     155 K    946 K    0.84    0.13    0.00    0.01     2408        8        2     69
   1    1     0.05   0.05   1.20    1.20      34 M     43 M    0.19    0.27    0.06    0.08     4144     3704        0     56
   2    0     0.00   0.54   0.01    0.60      55 K    360 K    0.85    0.20    0.00    0.01      392        1        0     69
   3    1     0.08   0.07   1.20    1.20      32 M     41 M    0.20    0.27    0.04    0.05     3080     2698       35     55
   4    0     0.02   1.77   0.01    0.70      28 K    234 K    0.88    0.40    0.00    0.00      728        1        1     70
   5    1     0.07   0.06   1.20    1.20      33 M     42 M    0.20    0.27    0.05    0.06     5432     3615        2     56
   6    0     0.00   0.71   0.00    0.60      26 K    168 K    0.84    0.26    0.00    0.01     1456        8        1     69
   7    1     0.04   0.04   0.91    1.20      21 M     29 M    0.25    0.30    0.05    0.07     2800     3114        3     56
   8    0     0.00   0.44   0.00    0.60    9860      102 K    0.90    0.20    0.00    0.01      280        1        0     68
   9    1     0.06   0.36   0.16    0.62    1544 K   2830 K    0.45    0.36    0.00    0.00      224      144       35     57
  10    0     0.03   1.57   0.02    0.99      31 K    423 K    0.93    0.53    0.00    0.00     5600        4        1     68
  11    1     0.10   0.08   1.20    1.20      33 M     40 M    0.18    0.28    0.03    0.04      728     1536       19     54
  12    0     0.00   0.76   0.00    0.60      28 K    216 K    0.87    0.34    0.00    0.01      616        1        1     69
  13    1     0.04   0.03   1.07    1.20      34 M     40 M    0.16    0.21    0.09    0.11     1400     2036       30     54
  14    0     0.00   0.59   0.00    0.60      15 K    149 K    0.90    0.30    0.00    0.01      224        0        0     69
  15    1     0.08   0.07   1.20    1.20      36 M     43 M    0.16    0.24    0.05    0.05     1344     1800      102     55
  16    0     0.04   1.43   0.03    1.04      48 K    559 K    0.91    0.59    0.00    0.00     4648        8        1     69
  17    1     0.03   0.02   1.12    1.20      38 M     44 M    0.15    0.17    0.15    0.17     1792     2417        3     55
  18    0     0.02   1.05   0.01    0.94      49 K    404 K    0.88    0.50    0.00    0.00     4816        9        0     70
  19    1     0.04   0.05   0.94    1.20      21 M     29 M    0.26    0.30    0.05    0.07     3248     2944        4     56
  20    0     0.01   0.42   0.02    0.60     190 K   1764 K    0.89    0.07    0.00    0.03      448        4        3     70
  21    1     0.05   0.05   0.97    1.20      21 M     30 M    0.28    0.35    0.04    0.06     4032     3182        2     56
  22    0     0.00   0.44   0.01    0.60     128 K    903 K    0.86    0.10    0.00    0.02     2800        6        2     70
  23    1     0.10   0.09   1.14    1.20      24 M     34 M    0.29    0.35    0.02    0.03     3304     2843      122     56
  24    0     0.00   0.49   0.01    0.60      82 K    688 K    0.88    0.13    0.00    0.02      784        1        1     70
  25    1     0.15   0.13   1.20    1.20      25 M     35 M    0.27    0.31    0.02    0.02     2688     2843      124     55
  26    0     0.00   0.99   0.00    0.60      30 K    218 K    0.86    0.32    0.00    0.00     1680        3        1     69
  27    1     0.04   0.04   1.17    1.20      38 M     45 M    0.16    0.22    0.09    0.11     2184     1979        0     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.02   0.01    0.75     881 K   7141 K    0.88    0.28    0.00    0.00    26880       55       13     62
 SKT    1     0.07   0.06   1.05    1.19     399 M    503 M    0.21    0.27    0.04    0.05    36400    34855      481     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.53    1.18     399 M    510 M    0.22    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.80 %

 C1 core residency: 7.96 %; C3 core residency: 0.79 %; C6 core residency: 46.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.96 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1     6446 M   6459 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   50 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.40     0.19     221.65       8.98         213.89
 SKT   1    47.31    34.48     363.36      22.11         621.62
---------------------------------------------------------------------------------------------------------------
       *    47.71    34.67     585.00      31.10         621.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2228
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9223.47 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6955.70 --|
|-- Mem Ch  2: Reads (MB/s):    92.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    41.03 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    92.13 --||-- NODE 1 Mem Read (MB/s) :  9223.47 --|
|-- NODE 0 Mem Write(MB/s) :    41.03 --||-- NODE 1 Mem Write(MB/s) :  6955.70 --|
|-- NODE 0 P. Write (T/s):      31178 --||-- NODE 1 P. Write (T/s):     153508 --|
|-- NODE 0 Memory (MB/s):      133.16 --||-- NODE 1 Memory (MB/s):    16179.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9315.59                --|
            |--                System Write Throughput(MB/s):       6996.73                --|
            |--               System Memory Throughput(MB/s):      16312.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2362
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     275 K       106 K  3059 K  1661 K     66 M     0    1920  
 1      89 M        24      20 M   186 M    333 K    36     917 K
-----------------------------------------------------------------------
 *      89 M       106 K    23 M   188 M     66 M    36     918 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.66        Core1: 140.05        
Core2: 33.09        Core3: 136.47        
Core4: 32.18        Core5: 137.64        
Core6: 28.43        Core7: 95.58        
Core8: 31.27        Core9: 109.14        
Core10: 33.71        Core11: 182.89        
Core12: 32.44        Core13: 225.42        
Core14: 33.88        Core15: 169.28        
Core16: 27.04        Core17: 229.77        
Core18: 13.60        Core19: 81.26        
Core20: 20.29        Core21: 93.37        
Core22: 24.69        Core23: 101.84        
Core24: 27.17        Core25: 78.96        
Core26: 26.15        Core27: 151.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.24
Socket1: 139.04
DDR read Latency(ns)
Socket0: 29349.68
Socket1: 277.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.27        Core1: 134.52        
Core2: 32.16        Core3: 134.48        
Core4: 32.27        Core5: 133.71        
Core6: 32.87        Core7: 94.64        
Core8: 28.96        Core9: 111.23        
Core10: 34.08        Core11: 180.03        
Core12: 35.22        Core13: 224.89        
Core14: 37.20        Core15: 167.84        
Core16: 37.06        Core17: 231.35        
Core18: 17.97        Core19: 85.52        
Core20: 29.14        Core21: 90.97        
Core22: 28.68        Core23: 96.81        
Core24: 29.40        Core25: 73.98        
Core26: 26.34        Core27: 152.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.18
Socket1: 136.65
DDR read Latency(ns)
Socket0: 31136.61
Socket1: 279.29
irq_total: 190134.359037081
cpu_total: 43.18
cpu_0: 2.06
cpu_1: 100.00
cpu_2: 0.93
cpu_3: 100.00
cpu_4: 1.06
cpu_5: 100.00
cpu_6: 0.47
cpu_7: 79.99
cpu_8: 0.66
cpu_9: 9.31
cpu_10: 0.33
cpu_11: 71.81
cpu_12: 0.47
cpu_13: 95.21
cpu_14: 0.93
cpu_15: 79.99
cpu_16: 1.20
cpu_17: 92.82
cpu_18: 2.39
cpu_19: 80.19
cpu_20: 1.86
cpu_21: 99.93
cpu_22: 1.66
cpu_23: 91.42
cpu_24: 0.80
cpu_25: 91.76
cpu_26: 1.73
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 266898
enp130s0f1_tx_packets_phy: 279918
enp4s0f0_tx_packets_phy: 54764
enp4s0f1_tx_packets_phy: 43366
Total_tx_packets_phy: 644946
enp130s0f0_rx_packets_phy: 30715
enp130s0f1_rx_packets_phy: 30848
enp4s0f0_rx_packets_phy: 258585
enp4s0f1_rx_packets_phy: 213128
Total_rx_packets_phy: 533276
enp130s0f0_tx_bytes: 2403937924
enp130s0f1_tx_bytes: 2522509540
enp4s0f0_tx_bytes: 1480054
enp4s0f1_tx_bytes: 610674
Total_tx_bytes: 4928538192
enp130s0f0_rx_packets: 30713
enp130s0f1_rx_packets: 30849
enp4s0f0_rx_packets: 258633
enp4s0f1_rx_packets: 213115
Total_rx_packets: 533310
enp130s0f0_rx_bytes_phy: 2150119
enp130s0f1_rx_bytes_phy: 2159417
enp4s0f0_rx_bytes_phy: 2327698056
enp4s0f1_rx_bytes_phy: 1921921542
Total_rx_bytes_phy: 4253929134
enp130s0f0_tx_bytes_phy: 2405078683
enp130s0f1_tx_bytes_phy: 2523607647
enp4s0f0_tx_bytes_phy: 3639406
enp4s0f1_tx_bytes_phy: 2831008
Total_tx_bytes_phy: 4935156744
enp130s0f0_tx_packets: 266890
enp130s0f1_tx_packets: 279920
enp4s0f0_tx_packets: 22425
enp4s0f1_tx_packets: 9252
Total_tx_packets: 578487
enp130s0f0_rx_bytes: 2027097
enp130s0f1_rx_bytes: 2036070
enp4s0f0_rx_bytes: 2314437223
enp4s0f1_rx_bytes: 1913084549
Total_rx_bytes: 4231584939


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.56        Core1: 141.82        
Core2: 31.59        Core3: 139.72        
Core4: 32.09        Core5: 137.23        
Core6: 31.39        Core7: 96.96        
Core8: 33.81        Core9: 112.74        
Core10: 37.17        Core11: 182.08        
Core12: 24.09        Core13: 225.81        
Core14: 31.01        Core15: 168.28        
Core16: 28.49        Core17: 228.59        
Core18: 26.91        Core19: 83.08        
Core20: 15.38        Core21: 93.06        
Core22: 26.56        Core23: 102.04        
Core24: 32.90        Core25: 80.02        
Core26: 27.72        Core27: 148.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.08
Socket1: 139.41
DDR read Latency(ns)
Socket0: 30027.88
Socket1: 283.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.21        Core1: 136.10        
Core2: 31.82        Core3: 135.87        
Core4: 33.92        Core5: 134.09        
Core6: 30.49        Core7: 93.12        
Core8: 29.18        Core9: 113.62        
Core10: 33.51        Core11: 180.85        
Core12: 37.69        Core13: 229.69        
Core14: 33.29        Core15: 167.96        
Core16: 36.17        Core17: 231.92        
Core18: 29.76        Core19: 83.67        
Core20: 15.69        Core21: 88.16        
Core22: 23.69        Core23: 101.27        
Core24: 29.78        Core25: 76.24        
Core26: 26.59        Core27: 149.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 136.96
DDR read Latency(ns)
Socket0: 30268.63
Socket1: 279.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.14        Core1: 136.67        
Core2: 31.68        Core3: 134.73        
Core4: 31.53        Core5: 132.32        
Core6: 32.67        Core7: 94.20        
Core8: 29.15        Core9: 108.61        
Core10: 33.68        Core11: 178.12        
Core12: 33.60        Core13: 227.33        
Core14: 32.72        Core15: 165.12        
Core16: 33.73        Core17: 232.01        
Core18: 14.05        Core19: 83.32        
Core20: 17.87        Core21: 86.77        
Core22: 28.49        Core23: 92.63        
Core24: 22.80        Core25: 72.99        
Core26: 25.09        Core27: 146.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.20
Socket1: 134.66
DDR read Latency(ns)
Socket0: 29888.81
Socket1: 277.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.15        Core1: 135.85        
Core2: 30.01        Core3: 131.47        
Core4: 28.55        Core5: 133.28        
Core6: 30.63        Core7: 91.09        
Core8: 30.48        Core9: 110.09        
Core10: 30.93        Core11: 177.51        
Core12: 36.32        Core13: 225.50        
Core14: 34.95        Core15: 165.42        
Core16: 29.49        Core17: 232.42        
Core18: 18.29        Core19: 81.19        
Core20: 27.14        Core21: 88.83        
Core22: 29.48        Core23: 91.31        
Core24: 15.80        Core25: 74.76        
Core26: 28.36        Core27: 143.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 134.12
DDR read Latency(ns)
Socket0: 28566.76
Socket1: 275.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9676
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14455426822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14455441762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7227729055; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7227729055; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227858503; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227858503; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023184891; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4369992; Consumed Joules: 266.72; Watts: 44.38; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703805; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14455464242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14455473774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227851653; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227851653; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7227754720; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7227754720; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010096718; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7109961; Consumed Joules: 433.96; Watts: 72.21; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1732018; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2701
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.50   0.01    0.60     162 K    908 K    0.82    0.16    0.00    0.01     1792        3        0     70
   1    1     0.07   0.06   1.20    1.20      39 M     49 M    0.20    0.28    0.06    0.07     2352     2793        3     55
   2    0     0.00   0.60   0.01    0.60      47 K    300 K    0.84    0.24    0.00    0.01     1344        4        1     69
   3    1     0.11   0.09   1.20    1.20      35 M     44 M    0.21    0.31    0.03    0.04     2968     3082       27     55
   4    0     0.01   1.33   0.01    0.74      38 K    240 K    0.84    0.37    0.00    0.00      728        1        1     69
   5    1     0.06   0.05   1.20    1.20      39 M     50 M    0.20    0.28    0.07    0.09     2800     2997        0     56
   6    0     0.00   0.62   0.00    0.60      21 K    153 K    0.86    0.27    0.00    0.01      448        7        0     69
   7    1     0.05   0.05   0.97    1.20      25 M     34 M    0.26    0.32    0.05    0.07     4312     3070        7     55
   8    0     0.00   0.79   0.00    0.60      27 K    140 K    0.81    0.25    0.00    0.01     1568        4        0     68
   9    1     0.04   0.36   0.11    0.61     902 K   1827 K    0.51    0.19    0.00    0.00       56      164       10     57
  10    0     0.00   0.43   0.00    0.60      27 K    131 K    0.79    0.19    0.00    0.01     1288        3        0     68
  11    1     0.04   0.04   0.88    1.20      31 M     37 M    0.16    0.19    0.09    0.11      672      811        1     55
  12    0     0.01   0.41   0.01    0.60     194 K   1352 K    0.86    0.12    0.00    0.03     2016        7        1     69
  13    1     0.04   0.03   1.14    1.20      35 M     42 M    0.17    0.23    0.10    0.12     2296     5334        3     54
  14    0     0.00   0.39   0.01    0.60      56 K    495 K    0.88    0.12    0.00    0.02      392        2        0     69
  15    1     0.07   0.07   0.98    1.20      32 M     39 M    0.18    0.25    0.05    0.06      392      788        7     55
  16    0     0.00   0.43   0.01    0.60     119 K    924 K    0.87    0.11    0.00    0.02      392        3        1     69
  17    1     0.03   0.03   1.12    1.20      36 M     43 M    0.16    0.18    0.12    0.14     3360     4955        2     55
  18    0     0.02   1.60   0.01    0.80      68 K    450 K    0.85    0.27    0.00    0.00     2408        4        2     70
  19    1     0.06   0.06   0.97    1.20      24 M     34 M    0.28    0.35    0.04    0.06     3472     2992        3     56
  20    0     0.03   1.30   0.02    0.98      83 K    634 K    0.87    0.42    0.00    0.00     3976       11        1     70
  21    1     0.14   0.11   1.20    1.20      28 M     39 M    0.28    0.38    0.02    0.03     4368     3045       18     56
  22    0     0.02   1.22   0.02    0.94      61 K    489 K    0.87    0.46    0.00    0.00     4144       10        1     70
  23    1     0.11   0.10   1.09    1.20      26 M     35 M    0.26    0.31    0.02    0.03     3752     2709      119     55
  24    0     0.02   1.26   0.02    0.95      55 K    410 K    0.86    0.52    0.00    0.00     2576        9        1     70
  25    1     0.09   0.08   1.11    1.20      24 M     35 M    0.30    0.40    0.03    0.04     3416     2947       94     55
  26    0     0.02   1.16   0.02    0.95      56 K    418 K    0.86    0.51    0.00    0.00     4312       10        0     70
  27    1     0.11   0.09   1.20    1.20      37 M     47 M    0.20    0.29    0.04    0.04     1960     3172      134     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.76    1021 K   7050 K    0.86    0.29    0.00    0.00    27384       78        8     61
 SKT    1     0.07   0.07   1.03    1.19     418 M    534 M    0.22    0.29    0.04    0.05    36176    38859      428     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.08   0.52    1.18     419 M    541 M    0.23    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:  145 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.71 %

 C1 core residency: 8.94 %; C3 core residency: 0.63 %; C6 core residency: 46.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.08 => corresponds to 1.97 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.02 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1     6309 M   6336 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   49 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.48     0.22     222.45       8.95         194.51
 SKT   1    46.05    34.98     365.49      22.15         534.68
---------------------------------------------------------------------------------------------------------------
       *    46.53    35.20     587.94      31.10         534.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28d7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9346.61 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6892.51 --|
|-- Mem Ch  2: Reads (MB/s):    81.06 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    36.56 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    81.06 --||-- NODE 1 Mem Read (MB/s) :  9346.61 --|
|-- NODE 0 Mem Write(MB/s) :    36.56 --||-- NODE 1 Mem Write(MB/s) :  6892.51 --|
|-- NODE 0 P. Write (T/s):      31175 --||-- NODE 1 P. Write (T/s):     158250 --|
|-- NODE 0 Memory (MB/s):      117.62 --||-- NODE 1 Memory (MB/s):    16239.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9427.67                --|
            |--                System Write Throughput(MB/s):       6929.07                --|
            |--               System Memory Throughput(MB/s):      16356.74                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a0e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     193 K       102 K  2879 K  2635 K     64 M     0     828  
 1      62 M        12      18 M   158 M    324 K     0     731 K
-----------------------------------------------------------------------
 *      62 M       102 K    21 M   161 M     64 M     0     732 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.27        Core1: 132.03        
Core2: 34.35        Core3: 150.62        
Core4: 32.33        Core5: 151.36        
Core6: 29.12        Core7: 102.17        
Core8: 25.06        Core9: 102.92        
Core10: 29.62        Core11: 232.51        
Core12: 32.75        Core13: 184.47        
Core14: 22.24        Core15: 189.08        
Core16: 34.02        Core17: 196.23        
Core18: 32.64        Core19: 110.27        
Core20: 15.20        Core21: 93.75        
Core22: 26.89        Core23: 105.77        
Core24: 28.12        Core25: 89.06        
Core26: 30.95        Core27: 178.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 147.53
DDR read Latency(ns)
Socket0: 32614.20
Socket1: 296.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.83        Core1: 132.53        
Core2: 33.36        Core3: 151.15        
Core4: 29.68        Core5: 151.45        
Core6: 30.81        Core7: 98.66        
Core8: 29.77        Core9: 101.78        
Core10: 30.99        Core11: 234.72        
Core12: 38.91        Core13: 184.08        
Core14: 34.49        Core15: 189.03        
Core16: 33.88        Core17: 197.58        
Core18: 29.37        Core19: 108.67        
Core20: 15.73        Core21: 93.83        
Core22: 24.40        Core23: 105.24        
Core24: 24.53        Core25: 93.38        
Core26: 31.01        Core27: 178.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 147.48
DDR read Latency(ns)
Socket0: 34288.57
Socket1: 296.41
irq_total: 148475.434606681
cpu_total: 41.76
cpu_0: 2.13
cpu_1: 100.00
cpu_2: 1.40
cpu_3: 100.00
cpu_4: 1.33
cpu_5: 100.00
cpu_6: 0.66
cpu_7: 92.49
cpu_8: 0.66
cpu_9: 7.45
cpu_10: 0.33
cpu_11: 63.23
cpu_12: 0.33
cpu_13: 90.23
cpu_14: 0.40
cpu_15: 96.21
cpu_16: 0.73
cpu_17: 81.58
cpu_18: 1.80
cpu_19: 73.01
cpu_20: 2.66
cpu_21: 93.55
cpu_22: 1.53
cpu_23: 78.12
cpu_24: 0.80
cpu_25: 77.26
cpu_26: 1.46
cpu_27: 99.87
enp130s0f0_rx_bytes_phy: 2194324
enp130s0f1_rx_bytes_phy: 1825396
enp4s0f0_rx_bytes_phy: 2199297500
enp4s0f1_rx_bytes_phy: 1832573834
Total_rx_bytes_phy: 4035891054
enp130s0f0_rx_bytes: 2068755
enp130s0f1_rx_bytes: 1720995
enp4s0f0_rx_bytes: 2190035244
enp4s0f1_rx_bytes: 1822687405
Total_rx_bytes: 4016512399
enp130s0f0_tx_bytes: 2006071726
enp130s0f1_tx_bytes: 1978545470
enp4s0f0_tx_bytes: 541590
enp4s0f1_tx_bytes: 916962
Total_tx_bytes: 3986075748
enp130s0f0_tx_bytes_phy: 2006983734
enp130s0f1_tx_bytes_phy: 1979414529
enp4s0f0_tx_bytes_phy: 2594318
enp4s0f1_tx_bytes_phy: 3077958
Total_tx_bytes_phy: 3992070539
enp130s0f0_tx_packets: 222621
enp130s0f1_tx_packets: 219510
enp4s0f0_tx_packets: 8205
enp4s0f1_tx_packets: 13893
Total_tx_packets: 464229
enp130s0f0_rx_packets: 31344
enp130s0f1_rx_packets: 26075
enp4s0f0_rx_packets: 244238
enp4s0f1_rx_packets: 203247
Total_rx_packets: 504904
enp130s0f0_rx_packets_phy: 31347
enp130s0f1_rx_packets_phy: 26077
enp4s0f0_rx_packets_phy: 244241
enp4s0f1_rx_packets_phy: 203241
Total_rx_packets_phy: 504906
enp130s0f0_tx_packets_phy: 222624
enp130s0f1_tx_packets_phy: 219509
enp4s0f0_tx_packets_phy: 39766
enp4s0f1_tx_packets_phy: 46790
Total_tx_packets_phy: 528689


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.61        Core1: 131.44        
Core2: 31.98        Core3: 150.92        
Core4: 35.49        Core5: 152.01        
Core6: 35.58        Core7: 102.64        
Core8: 36.97        Core9: 104.38        
Core10: 29.12        Core11: 234.41        
Core12: 33.84        Core13: 183.31        
Core14: 36.89        Core15: 189.00        
Core16: 38.98        Core17: 194.96        
Core18: 31.85        Core19: 107.91        
Core20: 23.30        Core21: 98.25        
Core22: 26.61        Core23: 104.67        
Core24: 26.05        Core25: 91.73        
Core26: 33.70        Core27: 178.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.41
Socket1: 147.79
DDR read Latency(ns)
Socket0: 32869.14
Socket1: 300.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.27        Core1: 130.33        
Core2: 33.93        Core3: 148.30        
Core4: 34.61        Core5: 149.48        
Core6: 26.60        Core7: 99.41        
Core8: 32.11        Core9: 112.16        
Core10: 34.54        Core11: 233.08        
Core12: 36.91        Core13: 182.45        
Core14: 32.76        Core15: 187.83        
Core16: 32.12        Core17: 194.80        
Core18: 24.83        Core19: 108.64        
Core20: 37.21        Core21: 93.64        
Core22: 25.76        Core23: 104.87        
Core24: 26.17        Core25: 91.97        
Core26: 14.24        Core27: 176.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.49
Socket1: 146.07
DDR read Latency(ns)
Socket0: 34195.30
Socket1: 299.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.74        Core1: 132.90        
Core2: 30.33        Core3: 149.66        
Core4: 25.58        Core5: 150.71        
Core6: 28.01        Core7: 101.10        
Core8: 29.23        Core9: 113.49        
Core10: 30.73        Core11: 233.94        
Core12: 36.69        Core13: 183.48        
Core14: 38.22        Core15: 188.13        
Core16: 33.49        Core17: 194.36        
Core18: 29.08        Core19: 107.71        
Core20: 33.10        Core21: 93.12        
Core22: 33.93        Core23: 101.13        
Core24: 14.13        Core25: 89.88        
Core26: 19.43        Core27: 177.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.29
Socket1: 146.21
DDR read Latency(ns)
Socket0: 32301.75
Socket1: 295.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.76        Core1: 131.80        
Core2: 33.24        Core3: 149.31        
Core4: 29.41        Core5: 152.13        
Core6: 33.88        Core7: 104.03        
Core8: 22.94        Core9: 111.89        
Core10: 28.63        Core11: 233.62        
Core12: 31.25        Core13: 182.15        
Core14: 27.56        Core15: 188.41        
Core16: 37.12        Core17: 195.47        
Core18: 36.14        Core19: 107.97        
Core20: 29.98        Core21: 94.61        
Core22: 33.60        Core23: 103.82        
Core24: 14.77        Core25: 90.41        
Core26: 25.14        Core27: 178.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 147.00
DDR read Latency(ns)
Socket0: 32542.60
Socket1: 299.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11388
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425371098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425385082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212697052; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212697052; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212828870; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212828870; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010589522; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4340326; Consumed Joules: 264.91; Watts: 44.09; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 700705; Consumed DRAM Joules: 10.72; DRAM Watts: 1.78
S1P0; QPIClocks: 14425262458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425265566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212737963; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212737963; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212645598; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212645598; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012355815; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6965171; Consumed Joules: 425.12; Watts: 70.75; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1734932; Consumed DRAM Joules: 26.54; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2db1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.09   0.03    0.82     192 K   1126 K    0.83    0.33    0.00    0.00     5712       12        1     69
   1    1     0.14   0.12   1.20    1.20      30 M     41 M    0.25    0.27    0.02    0.03     2072     2770       50     56
   2    0     0.00   0.68   0.01    0.60      53 K    356 K    0.85    0.30    0.00    0.01      560        3        0     69
   3    1     0.11   0.09   1.20    1.20      32 M     39 M    0.20    0.27    0.03    0.04     1624     2156       41     56
   4    0     0.00   0.53   0.00    0.60      23 K    173 K    0.86    0.27    0.00    0.01      616        0        1     69
   5    1     0.05   0.04   1.20    1.20      35 M     44 M    0.20    0.27    0.07    0.08     3528     3977       14     55
   6    0     0.00   0.52   0.00    0.60      24 K    182 K    0.86    0.28    0.00    0.01     1904        8        1     69
   7    1     0.10   0.09   1.13    1.20      24 M     34 M    0.28    0.36    0.02    0.03     4648     3174      126     55
   8    0     0.00   0.63   0.00    0.60      31 K    168 K    0.81    0.30    0.00    0.01      952        2        1     68
   9    1     0.02   0.31   0.07    0.60     617 K   1300 K    0.53    0.16    0.00    0.01        0      103        6     57
  10    0     0.00   0.72   0.00    0.60      25 K    147 K    0.83    0.26    0.00    0.01     1288        4        1     67
  11    1     0.04   0.05   0.79    1.20      21 M     26 M    0.20    0.27    0.05    0.07     1736     2410       19     55
  12    0     0.00   0.35   0.00    0.60    8794       67 K    0.87    0.15    0.00    0.02      448        0        0     69
  13    1     0.05   0.05   1.10    1.20      36 M     44 M    0.17    0.22    0.07    0.09      336     1407        8     55
  14    0     0.00   0.41   0.01    0.60      87 K    695 K    0.87    0.13    0.00    0.02      336        1        2     69
  15    1     0.04   0.03   1.15    1.20      40 M     48 M    0.15    0.20    0.11    0.13     2520     2224       10     55
  16    0     0.00   0.40   0.01    0.60     142 K   1114 K    0.87    0.11    0.00    0.02      560        3        0     69
  17    1     0.03   0.03   0.99    1.20      35 M     41 M    0.15    0.16    0.13    0.16      728     1530        1     55
  18    0     0.00   0.46   0.01    0.60      81 K    644 K    0.87    0.11    0.00    0.02      672        2        0     69
  19    1     0.04   0.05   0.90    1.20      22 M     29 M    0.24    0.29    0.05    0.07     3472     2723       18     56
  20    0     0.02   1.62   0.01    0.70      63 K    485 K    0.87    0.24    0.00    0.00     2464        6        0     70
  21    1     0.11   0.09   1.13    1.20      24 M     34 M    0.28    0.33    0.02    0.03     4592     3129        3     56
  22    0     0.01   1.55   0.01    0.70      67 K    307 K    0.78    0.35    0.00    0.00     2968        6        1     70
  23    1     0.06   0.06   0.95    1.20      22 M     30 M    0.26    0.30    0.04    0.05     3752     2803        2     56
  24    0     0.05   1.38   0.03    1.03      86 K    765 K    0.89    0.53    0.00    0.00     6552       18        1     70
  25    1     0.04   0.05   0.93    1.20      23 M     30 M    0.25    0.31    0.05    0.07     4480     3029        0     56
  26    0     0.01   0.87   0.01    0.89      60 K    441 K    0.86    0.50    0.00    0.00     3584       11        0     70
  27    1     0.09   0.08   1.20    1.20      37 M     45 M    0.16    0.21    0.04    0.05     1120      976        5     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.01   0.01    0.75     949 K   6676 K    0.86    0.31    0.00    0.00    28616       76        9     61
 SKT    1     0.07   0.07   0.99    1.19     388 M    491 M    0.21    0.26    0.04    0.05    34608    32411      303     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.08   0.50    1.19     389 M    498 M    0.22    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  140 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.35 %

 C1 core residency: 9.54 %; C3 core residency: 0.60 %; C6 core residency: 47.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.08 => corresponds to 1.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.96 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1     6300 M   6282 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   48 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.41     0.19     221.15       8.91         189.33
 SKT   1    46.76    34.48     356.03      22.09         587.36
---------------------------------------------------------------------------------------------------------------
       *    47.17    34.67     577.18      31.00         586.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
