time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
28,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
28,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
29,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
29,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
30,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']","[None, None]"
30,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
31,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['1', None]","[None, None]"
31,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', None]","['2', None]"
32,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","['2', None]"
32,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","['2', None]"
33,3 added to ready queue,enqueue,3,,['3'],[],"['1', None]","['2', None]"
33,4 added to ready queue,enqueue,4,,"['3', '4']",[],"['1', None]","['2', None]"
33,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '4', '2']",[],"['1', None]","[None, None]"
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '2']",[],"['1', '3']","[None, None]"
34,5 added to ready queue,enqueue,5,,"['4', '2', '5']",[],"['1', '3']","[None, None]"
34,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '2', '5', '1']",[],"[None, '3']","[None, None]"
34,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '5', '1']",[],"['4', '3']","[None, None]"
35,6 added to ready queue,enqueue,6,,"['2', '5', '1', '6']",[],"['4', '3']","[None, None]"
35,7 added to ready queue,enqueue,7,,"['2', '5', '1', '6', '7']",[],"['4', '3']","[None, None]"
35,8 added to ready queue,enqueue,8,,"['2', '5', '1', '6', '7', '8']",[],"['4', '3']","[None, None]"
35,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '5', '1', '6', '7', '8', '3']",[],"['4', None]","[None, None]"
35,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '1', '6', '7', '8', '3']",[],"['4', '2']","[None, None]"
36,9 added to ready queue,enqueue,9,,"['5', '1', '6', '7', '8', '3', '9']",[],"['4', '2']","[None, None]"
36,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '1', '6', '7', '8', '3', '9', '4']",[],"[None, '2']","[None, None]"
36,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '6', '7', '8', '3', '9', '4']",[],"['5', '2']","[None, None]"
37,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '6', '7', '8', '3', '9', '4', '2']",[],"['5', None]","[None, None]"
37,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '7', '8', '3', '9', '4', '2']",[],"['5', '1']","[None, None]"
38,10 added to ready queue,enqueue,10,,"['6', '7', '8', '3', '9', '4', '2', '10']",[],"['5', '1']","[None, None]"
38,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '7', '8', '3', '9', '4', '2', '10', '5']",[],"[None, '1']","[None, None]"
38,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['6', '7', '8', '3', '9', '4', '2', '10', '5']",['1'],"[None, None]","[None, None]"
38,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '8', '3', '9', '4', '2', '10', '5']",['1'],"['6', None]","[None, None]"
38,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '3', '9', '4', '2', '10', '5']",['1'],"['6', '7']","[None, None]"
38,1 dispatched to IO0,dispatch_io,1,IO0,"['8', '3', '9', '4', '2', '10', '5']",[],"['6', '7']","['1', None]"
40,11 added to ready queue,enqueue,11,,"['8', '3', '9', '4', '2', '10', '5', '11']",[],"['6', '7']","['1', None]"
40,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '3', '9', '4', '2', '10', '5', '11', '6']",[],"[None, '7']","['1', None]"
40,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '3', '9', '4', '2', '10', '5', '11', '6', '7']",[],"[None, None]","['1', None]"
40,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '4', '2', '10', '5', '11', '6', '7']",[],"['8', None]","['1', None]"
40,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '4', '2', '10', '5', '11', '6', '7']",[],"['8', '3']","['1', None]"
42,12 added to ready queue,enqueue,12,,"['9', '4', '2', '10', '5', '11', '6', '7', '12']",[],"['8', '3']","['1', None]"
42,13 added to ready queue,enqueue,13,,"['9', '4', '2', '10', '5', '11', '6', '7', '12', '13']",[],"['8', '3']","['1', None]"
42,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '4', '2', '10', '5', '11', '6', '7', '12', '13', '8']",[],"[None, '3']","['1', None]"
42,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['9', '4', '2', '10', '5', '11', '6', '7', '12', '13', '8', '3']",[],"[None, None]","['1', None]"
42,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '2', '10', '5', '11', '6', '7', '12', '13', '8', '3']",[],"['9', None]","['1', None]"
42,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '10', '5', '11', '6', '7', '12', '13', '8', '3']",[],"['9', '4']","['1', None]"
43,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['2', '10', '5', '11', '6', '7', '12', '13', '8', '3']",['4'],"['9', None]","['1', None]"
43,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '5', '11', '6', '7', '12', '13', '8', '3']",['4'],"['9', '2']","['1', None]"
43,4 dispatched to IO1,dispatch_io,4,IO1,"['10', '5', '11', '6', '7', '12', '13', '8', '3']",[],"['9', '2']","['1', '4']"
44,14 added to ready queue,enqueue,14,,"['10', '5', '11', '6', '7', '12', '13', '8', '3', '14']",[],"['9', '2']","['1', '4']"
44,15 added to ready queue,enqueue,15,,"['10', '5', '11', '6', '7', '12', '13', '8', '3', '14', '15']",[],"['9', '2']","['1', '4']"
44,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['10', '5', '11', '6', '7', '12', '13', '8', '3', '14', '15']",['9'],"[None, '2']","['1', '4']"
44,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['10', '5', '11', '6', '7', '12', '13', '8', '3', '14', '15']","['9', '2']","[None, None]","['1', '4']"
44,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '11', '6', '7', '12', '13', '8', '3', '14', '15']","['9', '2']","['10', None]","['1', '4']"
44,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '6', '7', '12', '13', '8', '3', '14', '15']","['9', '2']","['10', '5']","['1', '4']"
46,16 added to ready queue,enqueue,16,,"['11', '6', '7', '12', '13', '8', '3', '14', '15', '16']","['9', '2']","['10', '5']","['1', '4']"
46,17 added to ready queue,enqueue,17,,"['11', '6', '7', '12', '13', '8', '3', '14', '15', '16', '17']","['9', '2']","['10', '5']","['1', '4']"
46,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['11', '6', '7', '12', '13', '8', '3', '14', '15', '16', '17', '10']","['9', '2']","[None, '5']","['1', '4']"
46,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['11', '6', '7', '12', '13', '8', '3', '14', '15', '16', '17', '10']","['9', '2', '5']","[None, None]","['1', '4']"
46,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['6', '7', '12', '13', '8', '3', '14', '15', '16', '17', '10']","['9', '2', '5']","['11', None]","['1', '4']"
46,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '12', '13', '8', '3', '14', '15', '16', '17', '10']","['9', '2', '5']","['11', '6']","['1', '4']"
47,18 added to ready queue,enqueue,18,,"['7', '12', '13', '8', '3', '14', '15', '16', '17', '10', '18']","['9', '2', '5']","['11', '6']","['1', '4']"
47,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['7', '12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6']","['9', '2', '5']","['11', None]","['1', '4']"
47,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6']","['9', '2', '5']","['11', '7']","['1', '4']"
48,19 added to ready queue,enqueue,19,,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19']","['9', '2', '5']","['11', '7']","['1', '4']"
48,20 added to ready queue,enqueue,20,,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20']","['9', '2', '5']","['11', '7']","['1', '4']"
48,21 added to ready queue,enqueue,21,,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21']","['9', '2', '5']","['11', '7']","['1', '4']"
48,22 added to ready queue,enqueue,22,,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22']","['9', '2', '5']","['11', '7']","['1', '4']"
48,23 added to ready queue,enqueue,23,,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23']","['9', '2', '5']","['11', '7']","['1', '4']"
48,24 added to ready queue,enqueue,24,,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24']","['9', '2', '5']","['11', '7']","['1', '4']"
48,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11']","['9', '2', '5']","[None, '7']","['1', '4']"
48,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['12', '13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11']","['9', '2', '5', '7']","[None, None]","['1', '4']"
48,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11']","['9', '2', '5', '7']","['12', None]","['1', '4']"
48,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11']","['9', '2', '5', '7']","['12', '13']","['1', '4']"
49,25 added to ready queue,enqueue,25,,"['8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25']","['9', '2', '5', '7']","['12', '13']","['1', '4']"
49,26 added to ready queue,enqueue,26,,"['8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26']","['9', '2', '5', '7']","['12', '13']","['1', '4']"
49,27 added to ready queue,enqueue,27,,"['8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27']","['9', '2', '5', '7']","['12', '13']","['1', '4']"
50,28 added to ready queue,enqueue,28,,"['8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28']","['9', '2', '5', '7']","['12', '13']","['1', '4']"
50,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12']","['9', '2', '5', '7']","[None, '13']","['1', '4']"
50,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13']","['9', '2', '5', '7']","[None, None]","['1', '4']"
50,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13']","['9', '2', '5', '7']","['8', None]","['1', '4']"
50,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
51,29 added to ready queue,enqueue,29,,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
51,30 added to ready queue,enqueue,30,,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
51,31 added to ready queue,enqueue,31,,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
52,32 added to ready queue,enqueue,32,,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
52,33 added to ready queue,enqueue,33,,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
52,34 added to ready queue,enqueue,34,,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
52,35 added to ready queue,enqueue,35,,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35']","['9', '2', '5', '7']","['8', '3']","['1', '4']"
52,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8']","['9', '2', '5', '7']","[None, '3']","['1', '4']"
52,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3']","['9', '2', '5', '7']","[None, None]","['1', '4']"
52,1 finished I/O → ready queue,io_to_ready,1,IO0,"['14', '15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1']","['9', '2', '5', '7']","[None, None]","[None, '4']"
52,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1']","['9', '2', '5', '7']","['14', None]","[None, '4']"
52,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1']","['9', '2', '5', '7']","['14', '15']","[None, '4']"
52,9 dispatched to IO0,dispatch_io,9,IO0,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1']","['2', '5', '7']","['14', '15']","['9', '4']"
53,36 added to ready queue,enqueue,36,,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36']","['2', '5', '7']","['14', '15']","['9', '4']"
53,37 added to ready queue,enqueue,37,,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37']","['2', '5', '7']","['14', '15']","['9', '4']"
53,38 added to ready queue,enqueue,38,,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38']","['2', '5', '7']","['14', '15']","['9', '4']"
53,39 added to ready queue,enqueue,39,,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39']","['2', '5', '7']","['14', '15']","['9', '4']"
54,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14']","['2', '5', '7']","[None, '15']","['9', '4']"
54,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15']","['2', '5', '7']","[None, None]","['9', '4']"
54,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15']","['2', '5', '7']","['16', None]","['9', '4']"
54,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15']","['2', '5', '7']","['16', '17']","['9', '4']"
55,9 finished I/O → ready queue,io_to_ready,9,IO0,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9']","['2', '5', '7']","['16', '17']","[None, '4']"
55,2 dispatched to IO0,dispatch_io,2,IO0,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9']","['5', '7']","['16', '17']","['2', '4']"
56,40 added to ready queue,enqueue,40,,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40']","['5', '7']","['16', '17']","['2', '4']"
56,41 added to ready queue,enqueue,41,,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41']","['5', '7']","['16', '17']","['2', '4']"
56,42 added to ready queue,enqueue,42,,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42']","['5', '7']","['16', '17']","['2', '4']"
56,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42']","['5', '7', '16']","[None, '17']","['2', '4']"
56,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17']","['5', '7', '16']","[None, None]","['2', '4']"
56,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17']","['5', '7', '16']","['10', None]","['2', '4']"
56,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17']","['5', '7', '16']","['10', '18']","['2', '4']"
57,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2']","['5', '7', '16']","['10', '18']","[None, '4']"
57,5 dispatched to IO0,dispatch_io,5,IO0,"['6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2']","['7', '16']","['10', '18']","['5', '4']"
58,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10']","['7', '16']","[None, '18']","['5', '4']"
58,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['6', '19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18']","['7', '16']","[None, None]","['5', '4']"
58,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['19', '20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18']","['7', '16']","['6', None]","['5', '4']"
58,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18']","['7', '16']","['6', '19']","['5', '4']"
59,43 added to ready queue,enqueue,43,,"['20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43']","['7', '16']","['6', '19']","['5', '4']"
59,5 finished I/O → ready queue,io_to_ready,5,IO0,"['20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5']","['7', '16']","['6', '19']","[None, '4']"
59,7 dispatched to IO0,dispatch_io,7,IO0,"['20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5']",['16'],"['6', '19']","['7', '4']"
60,44 added to ready queue,enqueue,44,,"['20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44']",['16'],"['6', '19']","['7', '4']"
60,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44']","['16', '6']","[None, '19']","['7', '4']"
60,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['20', '21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19']","['16', '6']","[None, None]","['7', '4']"
60,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19']","['16', '6']","['20', None]","['7', '4']"
60,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19']","['16', '6']","['20', '21']","['7', '4']"
61,45 added to ready queue,enqueue,45,,"['22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45']","['16', '6']","['20', '21']","['7', '4']"
61,7 finished I/O → ready queue,io_to_ready,7,IO0,"['22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7']","['16', '6']","['20', '21']","[None, '4']"
61,16 dispatched to IO0,dispatch_io,16,IO0,"['22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7']",['6'],"['20', '21']","['16', '4']"
62,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7']","['6', '20']","[None, '21']","['16', '4']"
62,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21']","['6', '20']","[None, None]","['16', '4']"
62,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21']","['6', '20']","['22', None]","['16', '4']"
62,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21']","['6', '20']","['22', '23']","['16', '4']"
64,46 added to ready queue,enqueue,46,,"['24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46']","['6', '20']","['22', '23']","['16', '4']"
64,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22']","['6', '20']","[None, '23']","['16', '4']"
64,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23']","['6', '20']","[None, None]","['16', '4']"
64,4 finished I/O → ready queue,io_to_ready,4,IO1,"['24', '11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4']","['6', '20']","[None, None]","['16', None]"
64,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4']","['6', '20']","['24', None]","['16', None]"
64,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4']","['6', '20']","['24', '11']","['16', None]"
64,6 dispatched to IO1,dispatch_io,6,IO1,"['25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4']",['20'],"['24', '11']","['16', '6']"
66,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24']",['20'],"[None, '11']","['16', '6']"
66,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24']","['20', '11']","[None, None]","['16', '6']"
66,16 finished I/O → ready queue,io_to_ready,16,IO0,"['25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16']","['20', '11']","[None, None]","[None, '6']"
66,6 finished I/O → ready queue,io_to_ready,6,IO1,"['25', '26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6']","['20', '11']","[None, None]","[None, None]"
66,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['26', '27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6']","['20', '11']","['25', None]","[None, None]"
66,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6']","['20', '11']","['25', '26']","[None, None]"
66,20 dispatched to IO0,dispatch_io,20,IO0,"['27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6']",['11'],"['25', '26']","['20', None]"
66,11 dispatched to IO1,dispatch_io,11,IO1,"['27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6']",[],"['25', '26']","['20', '11']"
67,47 added to ready queue,enqueue,47,,"['27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47']",[],"['25', '26']","['20', '11']"
68,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25']",[],"[None, '26']","['20', '11']"
68,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['27', '28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26']",[],"[None, None]","['20', '11']"
68,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['28', '12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26']",[],"['27', None]","['20', '11']"
68,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26']",[],"['27', '28']","['20', '11']"
69,48 added to ready queue,enqueue,48,,"['12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48']",[],"['27', '28']","['20', '11']"
70,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48']",['27'],"[None, '28']","['20', '11']"
70,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28']",['27'],"[None, None]","['20', '11']"
70,20 finished I/O → ready queue,io_to_ready,20,IO0,"['12', '13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20']",['27'],"[None, None]","[None, '11']"
70,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20']",['27'],"['12', None]","[None, '11']"
70,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20']",['27'],"['12', '13']","[None, '11']"
70,27 dispatched to IO0,dispatch_io,27,IO0,"['29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20']",[],"['12', '13']","['27', '11']"
71,49 added to ready queue,enqueue,49,,"['29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49']",[],"['12', '13']","['27', '11']"
72,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12']",[],"[None, '13']","['27', '11']"
72,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['29', '30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12']",['13'],"[None, None]","['27', '11']"
72,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['30', '31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12']",['13'],"['29', None]","['27', '11']"
72,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12']",['13'],"['29', '30']","['27', '11']"
73,50 added to ready queue,enqueue,50,,"['31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50']",['13'],"['29', '30']","['27', '11']"
73,11 finished I/O → ready queue,io_to_ready,11,IO1,"['31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11']",['13'],"['29', '30']","['27', None]"
73,13 dispatched to IO1,dispatch_io,13,IO1,"['31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11']",[],"['29', '30']","['27', '13']"
74,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29']",[],"[None, '30']","['27', '13']"
74,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['31', '32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30']",[],"[None, None]","['27', '13']"
74,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['32', '33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30']",[],"['31', None]","['27', '13']"
74,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30']",[],"['31', '32']","['27', '13']"
76,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31']",[],"[None, '32']","['27', '13']"
76,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['33', '34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32']",[],"[None, None]","['27', '13']"
76,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['34', '35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32']",[],"['33', None]","['27', '13']"
76,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32']",[],"['33', '34']","['27', '13']"
78,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33']",[],"[None, '34']","['27', '13']"
78,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34']",[],"[None, None]","['27', '13']"
78,13 finished I/O → ready queue,io_to_ready,13,IO1,"['35', '8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13']",[],"[None, None]","['27', None]"
78,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['8', '3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13']",[],"['35', None]","['27', None]"
78,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13']",[],"['35', '8']","['27', None]"
79,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['3', '1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13']",['8'],"['35', None]","['27', None]"
79,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13']",['8'],"['35', '3']","['27', None]"
79,8 dispatched to IO1,dispatch_io,8,IO1,"['1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13']",[],"['35', '3']","['27', '8']"
80,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35']",[],"[None, '3']","['27', '8']"
80,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35']",['3'],"[None, None]","['27', '8']"
80,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['36', '37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35']",['3'],"['1', None]","['27', '8']"
80,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35']",['3'],"['1', '36']","['27', '8']"
82,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1']",['3'],"[None, '36']","['27', '8']"
82,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['37', '38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36']",['3'],"[None, None]","['27', '8']"
82,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['38', '39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36']",['3'],"['37', None]","['27', '8']"
82,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36']",['3'],"['37', '38']","['27', '8']"
84,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37']",['3'],"[None, '38']","['27', '8']"
84,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37']","['3', '38']","[None, None]","['27', '8']"
84,8 finished I/O → ready queue,io_to_ready,8,IO1,"['39', '14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8']","['3', '38']","[None, None]","['27', None]"
84,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['14', '15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8']","['3', '38']","['39', None]","['27', None]"
84,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8']","['3', '38']","['39', '14']","['27', None]"
84,3 dispatched to IO1,dispatch_io,3,IO1,"['15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8']",['38'],"['39', '14']","['27', '3']"
86,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39']",['38'],"[None, '14']","['27', '3']"
86,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14']",['38'],"[None, None]","['27', '3']"
86,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14']",['38'],"['15', None]","['27', '3']"
86,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14']",['38'],"['15', '9']","['27', '3']"
88,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14']","['38', '15']","[None, '9']","['27', '3']"
88,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9']","['38', '15']","[None, None]","['27', '3']"
88,27 finished I/O → ready queue,io_to_ready,27,IO0,"['40', '41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27']","['38', '15']","[None, None]","[None, '3']"
88,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['41', '42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27']","['38', '15']","['40', None]","[None, '3']"
88,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27']","['38', '15']","['40', '41']","[None, '3']"
88,38 dispatched to IO0,dispatch_io,38,IO0,"['42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27']",['15'],"['40', '41']","['38', '3']"
90,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40']",['15'],"[None, '41']","['38', '3']"
90,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['42', '17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41']",['15'],"[None, None]","['38', '3']"
90,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['17', '2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41']",['15'],"['42', None]","['38', '3']"
90,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41']",['15'],"['42', '17']","['38', '3']"
91,3 finished I/O → ready queue,io_to_ready,3,IO1,"['2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3']",['15'],"['42', '17']","['38', None]"
91,15 dispatched to IO1,dispatch_io,15,IO1,"['2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3']",[],"['42', '17']","['38', '15']"
92,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42']",[],"[None, '17']","['38', '15']"
92,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42']",['17'],"[None, None]","['38', '15']"
92,15 finished I/O → ready queue,io_to_ready,15,IO1,"['2', '10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15']",['17'],"[None, None]","['38', None]"
92,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15']",['17'],"['2', None]","['38', None]"
92,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15']",['17'],"['2', '10']","['38', None]"
92,17 dispatched to IO1,dispatch_io,17,IO1,"['18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15']",[],"['2', '10']","['38', '17']"
93,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['18', '43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15']",['10'],"['2', None]","['38', '17']"
93,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15']",['10'],"['2', '18']","['38', '17']"
94,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2']",['10'],"[None, '18']","['38', '17']"
94,38 finished I/O → ready queue,io_to_ready,38,IO0,"['43', '5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38']",['10'],"[None, '18']","[None, '17']"
94,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38']",['10'],"['43', '18']","[None, '17']"
94,10 dispatched to IO0,dispatch_io,10,IO0,"['5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38']",[],"['43', '18']","['10', '17']"
95,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['5', '44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38']",['18'],"['43', None]","['10', '17']"
95,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38']",['18'],"['43', '5']","['10', '17']"
96,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['44', '19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43']",['18'],"[None, '5']","['10', '17']"
96,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43']",['18'],"['44', '5']","['10', '17']"
97,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5']",['18'],"['44', None]","['10', '17']"
97,10 finished I/O → ready queue,io_to_ready,10,IO0,"['19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10']",['18'],"['44', None]","[None, '17']"
97,17 finished I/O → ready queue,io_to_ready,17,IO1,"['19', '45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17']",['18'],"['44', None]","[None, None]"
97,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17']",['18'],"['44', '19']","[None, None]"
97,18 dispatched to IO0,dispatch_io,18,IO0,"['45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17']",[],"['44', '19']","['18', None]"
98,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['45', '7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44']",[],"[None, '19']","['18', None]"
98,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44']",[],"['45', '19']","['18', None]"
99,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['7', '21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19']",[],"['45', None]","['18', None]"
99,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19']",[],"['45', '7']","['18', None]"
100,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['21', '46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45']",[],"[None, '7']","['18', None]"
100,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45']",[],"['21', '7']","['18', None]"
101,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['46', '22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7']",[],"['21', None]","['18', None]"
101,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7']",[],"['21', '46']","['18', None]"
102,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['22', '23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7']",['21'],"[None, '46']","['18', None]"
102,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7']",['21'],"['22', '46']","['18', None]"
102,21 dispatched to IO1,dispatch_io,21,IO1,"['23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7']",[],"['22', '46']","['18', '21']"
103,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46']",[],"['22', None]","['18', '21']"
103,18 finished I/O → ready queue,io_to_ready,18,IO0,"['23', '4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18']",[],"['22', None]","[None, '21']"
103,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18']",[],"['22', '23']","[None, '21']"
104,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22']",[],"[None, '23']","[None, '21']"
104,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['4', '24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23']",[],"[None, None]","[None, '21']"
104,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['24', '16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23']",[],"['4', None]","[None, '21']"
104,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23']",[],"['4', '24']","[None, '21']"
106,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4']",[],"[None, '24']","[None, '21']"
106,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24']",[],"[None, None]","[None, '21']"
106,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24']",[],"['16', None]","[None, '21']"
106,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24']",[],"['16', '6']","[None, '21']"
108,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16']",[],"[None, '6']","[None, '21']"
108,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['47', '25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6']",[],"[None, None]","[None, '21']"
108,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['25', '26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6']",[],"['47', None]","[None, '21']"
108,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6']",[],"['47', '25']","[None, '21']"
109,21 finished I/O → ready queue,io_to_ready,21,IO1,"['26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21']",[],"['47', '25']","[None, None]"
110,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47']",[],"[None, '25']","[None, None]"
110,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['26', '48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25']",[],"[None, None]","[None, None]"
110,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['48', '28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25']",[],"['26', None]","[None, None]"
110,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25']",[],"['26', '48']","[None, None]"
112,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26']",[],"[None, '48']","[None, None]"
112,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['28', '20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48']",[],"[None, None]","[None, None]"
112,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['20', '49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48']",[],"['28', None]","[None, None]"
112,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48']",[],"['28', '20']","[None, None]"
114,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28']",[],"[None, '20']","[None, None]"
114,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['49', '12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20']",[],"[None, None]","[None, None]"
114,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['12', '50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20']",[],"['49', None]","[None, None]"
114,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20']",[],"['49', '12']","[None, None]"
115,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['50', '11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20']",['12'],"['49', None]","[None, None]"
115,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20']",['12'],"['49', '50']","[None, None]"
115,12 dispatched to IO0,dispatch_io,12,IO0,"['11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20']",[],"['49', '50']","['12', None]"
116,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['11', '29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49']",[],"[None, '50']","['12', None]"
116,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49']",[],"['11', '50']","['12', None]"
117,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['29', '30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50']",[],"['11', None]","['12', None]"
117,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50']",[],"['11', '29']","['12', None]"
118,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11']",[],"[None, '29']","['12', None]"
118,12 finished I/O → ready queue,io_to_ready,12,IO0,"['30', '31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']",[],"[None, '29']","[None, None]"
118,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']",[],"['30', '29']","[None, None]"
119,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']",['30'],"[None, '29']","[None, None]"
119,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['31', '32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']","['30', '29']","[None, None]","[None, None]"
119,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['32', '33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']","['30', '29']","['31', None]","[None, None]"
119,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']","['30', '29']","['31', '32']","[None, None]"
119,30 dispatched to IO0,dispatch_io,30,IO0,"['33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']",['29'],"['31', '32']","['30', None]"
119,29 dispatched to IO1,dispatch_io,29,IO1,"['33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']",[],"['31', '32']","['30', '29']"
120,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['33', '34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']",['32'],"['31', None]","['30', '29']"
120,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12']",['32'],"['31', '33']","['30', '29']"
121,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['34', '13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31']",['32'],"[None, '33']","['30', '29']"
121,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31']",['32'],"['34', '33']","['30', '29']"
122,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['13', '35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33']",['32'],"['34', None]","['30', '29']"
122,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33']",['32'],"['34', '13']","['30', '29']"
123,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['35', '1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34']",['32'],"[None, '13']","['30', '29']"
123,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34']",['32'],"['35', '13']","['30', '29']"
124,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13']",['32'],"['35', None]","['30', '29']"
124,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13']",['32'],"['35', '1']","['30', '29']"
125,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['36', '37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13']","['32', '35']","[None, '1']","['30', '29']"
125,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13']","['32', '35']","['36', '1']","['30', '29']"
126,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1']","['32', '35']","['36', None]","['30', '29']"
126,29 finished I/O → ready queue,io_to_ready,29,IO1,"['37', '8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29']","['32', '35']","['36', None]","['30', None]"
126,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29']","['32', '35']","['36', '37']","['30', None]"
126,32 dispatched to IO1,dispatch_io,32,IO1,"['8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29']",['35'],"['36', '37']","['30', '32']"
127,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['8', '39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36']",['35'],"[None, '37']","['30', '32']"
127,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36']",['35'],"['8', '37']","['30', '32']"
128,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['39', '14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37']",['35'],"['8', None]","['30', '32']"
128,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37']",['35'],"['8', '39']","['30', '32']"
129,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']",['35'],"[None, '39']","['30', '32']"
129,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['14', '9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']","['35', '39']","[None, None]","['30', '32']"
129,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']","['35', '39']","['14', None]","['30', '32']"
129,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']","['35', '39']","['14', '9']","['30', '32']"
130,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']","['35', '39', '14']","[None, '9']","['30', '32']"
130,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['27', '40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']","['35', '39', '14', '9']","[None, None]","['30', '32']"
130,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['40', '41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']","['35', '39', '14', '9']","['27', None]","['30', '32']"
130,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8']","['35', '39', '14', '9']","['27', '40']","['30', '32']"
132,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27']","['35', '39', '14', '9']","[None, '40']","['30', '32']"
132,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27']","['35', '39', '14', '9', '40']","[None, None]","['30', '32']"
132,32 finished I/O → ready queue,io_to_ready,32,IO1,"['41', '3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32']","['35', '39', '14', '9', '40']","[None, None]","['30', None]"
132,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['3', '42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32']","['35', '39', '14', '9', '40']","['41', None]","['30', None]"
132,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32']","['35', '39', '14', '9', '40']","['41', '3']","['30', None]"
132,35 dispatched to IO1,dispatch_io,35,IO1,"['42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32']","['39', '14', '9', '40']","['41', '3']","['30', '35']"
133,41 finished CPU → wait queue,cpu_to_io,41,CPU0,"['42', '15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32']","['39', '14', '9', '40', '41']","[None, '3']","['30', '35']"
133,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32']","['39', '14', '9', '40', '41']","['42', '3']","['30', '35']"
134,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['15', '2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3']","['39', '14', '9', '40', '41']","['42', None]","['30', '35']"
134,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3']","['39', '14', '9', '40', '41']","['42', '15']","['30', '35']"
135,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['2', '38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42']","['39', '14', '9', '40', '41']","[None, '15']","['30', '35']"
135,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42']","['39', '14', '9', '40', '41']","['2', '15']","['30', '35']"
136,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['38', '43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15']","['39', '14', '9', '40', '41']","['2', None]","['30', '35']"
136,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15']","['39', '14', '9', '40', '41']","['2', '38']","['30', '35']"
137,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['43', '5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2']","['39', '14', '9', '40', '41']","[None, '38']","['30', '35']"
137,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2']","['39', '14', '9', '40', '41']","['43', '38']","['30', '35']"
138,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38']","['39', '14', '9', '40', '41']","['43', None]","['30', '35']"
138,30 finished I/O → ready queue,io_to_ready,30,IO0,"['5', '10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30']","['39', '14', '9', '40', '41']","['43', None]","[None, '35']"
138,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30']","['39', '14', '9', '40', '41']","['43', '5']","[None, '35']"
138,39 dispatched to IO0,dispatch_io,39,IO0,"['10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30']","['14', '9', '40', '41']","['43', '5']","['39', '35']"
139,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['10', '17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30']","['14', '9', '40', '41', '43']","[None, '5']","['39', '35']"
139,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30']","['14', '9', '40', '41', '43']","['10', '5']","['39', '35']"
140,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['17', '44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5']","['14', '9', '40', '41', '43']","['10', None]","['39', '35']"
140,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5']","['14', '9', '40', '41', '43']","['10', '17']","['39', '35']"
141,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10']","['14', '9', '40', '41', '43']","[None, '17']","['39', '35']"
141,35 finished I/O → ready queue,io_to_ready,35,IO1,"['44', '19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35']","['14', '9', '40', '41', '43']","[None, '17']","['39', None]"
141,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35']","['14', '9', '40', '41', '43']","['44', '17']","['39', None]"
141,14 dispatched to IO1,dispatch_io,14,IO1,"['19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35']","['9', '40', '41', '43']","['44', '17']","['39', '14']"
142,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35']","['9', '40', '41', '43', '44']","[None, '17']","['39', '14']"
142,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17']","['9', '40', '41', '43', '44']","[None, None]","['39', '14']"
142,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['45', '7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17']","['9', '40', '41', '43', '44']","['19', None]","['39', '14']"
142,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17']","['9', '40', '41', '43', '44']","['19', '45']","['39', '14']"
144,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19']","['9', '40', '41', '43', '44']","[None, '45']","['39', '14']"
144,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['7', '46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45']","['9', '40', '41', '43', '44']","[None, None]","['39', '14']"
144,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['46', '18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45']","['9', '40', '41', '43', '44']","['7', None]","['39', '14']"
144,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45']","['9', '40', '41', '43', '44']","['7', '46']","['39', '14']"
145,39 finished I/O → ready queue,io_to_ready,39,IO0,"['18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39']","['9', '40', '41', '43', '44']","['7', '46']","[None, '14']"
145,9 dispatched to IO0,dispatch_io,9,IO0,"['18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39']","['40', '41', '43', '44']","['7', '46']","['9', '14']"
146,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7']","['40', '41', '43', '44']","[None, '46']","['9', '14']"
146,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['18', '22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46']","['40', '41', '43', '44']","[None, None]","['9', '14']"
146,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46']","['40', '41', '43', '44']","['18', None]","['9', '14']"
146,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46']","['40', '41', '43', '44']","['18', '22']","['9', '14']"
147,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['23', '4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46']","['40', '41', '43', '44', '18']","[None, '22']","['9', '14']"
147,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46']","['40', '41', '43', '44', '18']","['23', '22']","['9', '14']"
148,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['4', '24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22']","['40', '41', '43', '44', '18']","['23', None]","['9', '14']"
148,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22']","['40', '41', '43', '44', '18']","['23', '4']","['9', '14']"
149,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23']","['40', '41', '43', '44', '18']","[None, '4']","['9', '14']"
149,14 finished I/O → ready queue,io_to_ready,14,IO1,"['24', '16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14']","['40', '41', '43', '44', '18']","[None, '4']","['9', None]"
149,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14']","['40', '41', '43', '44', '18']","['24', '4']","['9', None]"
149,40 dispatched to IO1,dispatch_io,40,IO1,"['16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14']","['41', '43', '44', '18']","['24', '4']","['9', '40']"
150,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14']","['41', '43', '44', '18', '24']","[None, '4']","['9', '40']"
150,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4']","['41', '43', '44', '18', '24']","[None, None]","['9', '40']"
150,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9']","['41', '43', '44', '18', '24']","[None, None]","[None, '40']"
150,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9']","['41', '43', '44', '18', '24']","['16', None]","[None, '40']"
150,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9']","['41', '43', '44', '18', '24']","['16', '6']","[None, '40']"
150,41 dispatched to IO0,dispatch_io,41,IO0,"['21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9']","['43', '44', '18', '24']","['16', '6']","['41', '40']"
152,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16']","['43', '44', '18', '24']","[None, '6']","['41', '40']"
152,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16']","['43', '44', '18', '24', '6']","[None, None]","['41', '40']"
152,41 finished I/O → ready queue,io_to_ready,41,IO0,"['21', '47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41']","['43', '44', '18', '24', '6']","[None, None]","[None, '40']"
152,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['47', '25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41']","['43', '44', '18', '24', '6']","['21', None]","[None, '40']"
152,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41']","['43', '44', '18', '24', '6']","['21', '47']","[None, '40']"
152,43 dispatched to IO0,dispatch_io,43,IO0,"['25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41']","['44', '18', '24', '6']","['21', '47']","['43', '40']"
154,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41']","['44', '18', '24', '6', '21']","[None, '47']","['43', '40']"
154,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47']","['44', '18', '24', '6', '21']","[None, None]","['43', '40']"
154,40 finished I/O → ready queue,io_to_ready,40,IO1,"['25', '26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40']","['44', '18', '24', '6', '21']","[None, None]","['43', None]"
154,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['26', '48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40']","['44', '18', '24', '6', '21']","['25', None]","['43', None]"
154,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40']","['44', '18', '24', '6', '21']","['25', '26']","['43', None]"
154,44 dispatched to IO1,dispatch_io,44,IO1,"['48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40']","['18', '24', '6', '21']","['25', '26']","['43', '44']"
155,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40']","['18', '24', '6', '21', '26']","['25', None]","['43', '44']"
155,43 finished I/O → ready queue,io_to_ready,43,IO0,"['48', '28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43']","['18', '24', '6', '21', '26']","['25', None]","[None, '44']"
155,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43']","['18', '24', '6', '21', '26']","['25', '48']","[None, '44']"
155,18 dispatched to IO0,dispatch_io,18,IO0,"['28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43']","['24', '6', '21', '26']","['25', '48']","['18', '44']"
156,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25']","['24', '6', '21', '26']","[None, '48']","['18', '44']"
156,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25']","['24', '6', '21', '26', '48']","[None, None]","['18', '44']"
156,18 finished I/O → ready queue,io_to_ready,18,IO0,"['28', '20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18']","['24', '6', '21', '26', '48']","[None, None]","[None, '44']"
156,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['20', '49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18']","['24', '6', '21', '26', '48']","['28', None]","[None, '44']"
156,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18']","['24', '6', '21', '26', '48']","['28', '20']","[None, '44']"
156,24 dispatched to IO0,dispatch_io,24,IO0,"['49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18']","['6', '21', '26', '48']","['28', '20']","['24', '44']"
158,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28']","['6', '21', '26', '48']","[None, '20']","['24', '44']"
158,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20']","['6', '21', '26', '48']","[None, None]","['24', '44']"
158,44 finished I/O → ready queue,io_to_ready,44,IO1,"['49', '50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44']","['6', '21', '26', '48']","[None, None]","['24', None]"
158,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['50', '11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44']","['6', '21', '26', '48']","['49', None]","['24', None]"
158,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44']","['6', '21', '26', '48']","['49', '50']","['24', None]"
158,6 dispatched to IO1,dispatch_io,6,IO1,"['11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44']","['21', '26', '48']","['49', '50']","['24', '6']"
159,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49']","['21', '26', '48']","[None, '50']","['24', '6']"
159,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['11', '12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49']","['21', '26', '48', '50']","[None, None]","['24', '6']"
159,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49']","['21', '26', '48', '50']","['11', None]","['24', '6']"
159,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49']","['21', '26', '48', '50']","['11', '12']","['24', '6']"
160,24 finished I/O → ready queue,io_to_ready,24,IO0,"['31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24']","['21', '26', '48', '50']","['11', '12']","[None, '6']"
160,21 dispatched to IO0,dispatch_io,21,IO0,"['31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24']","['26', '48', '50']","['11', '12']","['21', '6']"
161,11 finished all bursts,finished,11,CPU0,"['31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24']","['26', '48', '50']","[None, '12']","['21', '6']"
161,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['31', '33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12']","['26', '48', '50']","[None, None]","['21', '6']"
161,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['33', '34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12']","['26', '48', '50']","['31', None]","['21', '6']"
161,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12']","['26', '48', '50']","['31', '33']","['21', '6']"
162,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31']","['26', '48', '50']","[None, '33']","['21', '6']"
162,6 finished I/O → ready queue,io_to_ready,6,IO1,"['34', '13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6']","['26', '48', '50']","[None, '33']","['21', None]"
162,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6']","['26', '48', '50']","['34', '33']","['21', None]"
162,26 dispatched to IO1,dispatch_io,26,IO1,"['13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6']","['48', '50']","['34', '33']","['21', '26']"
163,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['13', '1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33']","['48', '50']","['34', None]","['21', '26']"
163,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33']","['48', '50']","['34', '13']","['21', '26']"
164,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34']","['48', '50']","[None, '13']","['21', '26']"
164,21 finished I/O → ready queue,io_to_ready,21,IO0,"['1', '29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21']","['48', '50']","[None, '13']","[None, '26']"
164,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21']","['48', '50']","['1', '13']","[None, '26']"
164,48 dispatched to IO0,dispatch_io,48,IO0,"['29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21']",['50'],"['1', '13']","['48', '26']"
165,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['29', '36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13']",['50'],"['1', None]","['48', '26']"
165,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13']",['50'],"['1', '29']","['48', '26']"
166,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['36', '37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1']",['50'],"[None, '29']","['48', '26']"
166,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1']",['50'],"['36', '29']","['48', '26']"
167,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1']","['50', '36']","[None, '29']","['48', '26']"
167,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['37', '8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29']","['50', '36']","[None, None]","['48', '26']"
167,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['8', '27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29']","['50', '36']","['37', None]","['48', '26']"
167,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29']","['50', '36']","['37', '8']","['48', '26']"
168,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8']","['50', '36']","['37', None]","['48', '26']"
168,26 finished I/O → ready queue,io_to_ready,26,IO1,"['27', '32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26']","['50', '36']","['37', None]","['48', None]"
168,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26']","['50', '36']","['37', '27']","['48', None]"
168,50 dispatched to IO1,dispatch_io,50,IO1,"['32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26']",['36'],"['37', '27']","['48', '50']"
169,37 finished CPU → wait queue,cpu_to_io,37,CPU0,"['32', '3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26']","['36', '37']","[None, '27']","['48', '50']"
169,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26']","['36', '37']","['32', '27']","['48', '50']"
170,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26']","['36', '37', '27']","['32', None]","['48', '50']"
170,48 finished I/O → ready queue,io_to_ready,48,IO0,"['3', '42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48']","['36', '37', '27']","['32', None]","[None, '50']"
170,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48']","['36', '37', '27']","['32', '3']","[None, '50']"
170,36 dispatched to IO0,dispatch_io,36,IO0,"['42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48']","['37', '27']","['32', '3']","['36', '50']"
171,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32']","['37', '27']","[None, '3']","['36', '50']"
171,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32']","['37', '27', '3']","[None, None]","['36', '50']"
171,50 finished I/O → ready queue,io_to_ready,50,IO1,"['42', '15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50']","['37', '27', '3']","[None, None]","['36', None]"
171,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['15', '2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50']","['37', '27', '3']","['42', None]","['36', None]"
171,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50']","['37', '27', '3']","['42', '15']","['36', None]"
171,37 dispatched to IO1,dispatch_io,37,IO1,"['2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50']","['27', '3']","['42', '15']","['36', '37']"
172,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50']","['27', '3', '42']","[None, '15']","['36', '37']"
172,36 finished I/O → ready queue,io_to_ready,36,IO0,"['2', '38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['27', '3', '42']","[None, '15']","[None, '37']"
172,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['27', '3', '42']","['2', '15']","[None, '37']"
172,27 dispatched to IO0,dispatch_io,27,IO0,"['38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['3', '42']","['2', '15']","['27', '37']"
173,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['3', '42', '2']","[None, '15']","['27', '37']"
173,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['38', '30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['3', '42', '2', '15']","[None, None]","['27', '37']"
173,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['30', '5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['3', '42', '2', '15']","['38', None]","['27', '37']"
173,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['3', '42', '2', '15']","['38', '30']","['27', '37']"
175,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36']","['3', '42', '2', '15', '38']","[None, '30']","['27', '37']"
175,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['5', '10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30']","['3', '42', '2', '15', '38']","[None, None]","['27', '37']"
175,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30']","['3', '42', '2', '15', '38']","['5', None]","['27', '37']"
175,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30']","['3', '42', '2', '15', '38']","['5', '10']","['27', '37']"
176,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30']","['3', '42', '2', '15', '38', '5']","[None, '10']","['27', '37']"
176,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['35', '17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30']","['3', '42', '2', '15', '38', '5', '10']","[None, None]","['27', '37']"
176,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['17', '19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30']","['3', '42', '2', '15', '38', '5', '10']","['35', None]","['27', '37']"
176,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30']","['3', '42', '2', '15', '38', '5', '10']","['35', '17']","['27', '37']"
178,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35']","['3', '42', '2', '15', '38', '5', '10']","[None, '17']","['27', '37']"
178,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17']","['3', '42', '2', '15', '38', '5', '10']","[None, None]","['27', '37']"
178,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['45', '39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17']","['3', '42', '2', '15', '38', '5', '10']","['19', None]","['27', '37']"
178,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17']","['3', '42', '2', '15', '38', '5', '10']","['19', '45']","['27', '37']"
179,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['39', '7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17']","['3', '42', '2', '15', '38', '5', '10', '45']","['19', None]","['27', '37']"
179,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17']","['3', '42', '2', '15', '38', '5', '10', '45']","['19', '39']","['27', '37']"
180,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['7', '46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17']","['3', '42', '2', '15', '38', '5', '10', '45', '19']","[None, '39']","['27', '37']"
180,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17']","['3', '42', '2', '15', '38', '5', '10', '45', '19']","['7', '39']","['27', '37']"
181,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['46', '22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39']","['3', '42', '2', '15', '38', '5', '10', '45', '19']","['7', None]","['27', '37']"
181,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39']","['3', '42', '2', '15', '38', '5', '10', '45', '19']","['7', '46']","['27', '37']"
182,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['22', '23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7']","[None, '46']","['27', '37']"
182,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7']","['22', '46']","['27', '37']"
183,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['23', '14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7']","['22', None]","['27', '37']"
183,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7']","['22', '23']","['27', '37']"
184,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['14', '4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22']","[None, '23']","['27', '37']"
184,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22']","['14', '23']","['27', '37']"
185,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14']","[None, '23']","['27', '37']"
185,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['4', '9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, None]","['27', '37']"
185,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['4', None]","['27', '37']"
185,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['4', '9']","['27', '37']"
187,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, '9']","['27', '37']"
187,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, None]","['27', '37']"
187,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['41', '47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['16', None]","['27', '37']"
187,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['16', '41']","['27', '37']"
189,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, '41']","['27', '37']"
189,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, None]","['27', '37']"
189,37 finished I/O → ready queue,io_to_ready,37,IO1,"['47', '40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, None]","['27', None]"
189,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['40', '43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['47', None]","['27', None]"
189,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37']","['3', '42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['47', '40']","['27', None]"
189,3 dispatched to IO1,dispatch_io,3,IO1,"['43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37']","['42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['47', '40']","['27', '3']"
190,3 finished I/O → ready queue,io_to_ready,3,IO1,"['43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3']","['42', '2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['47', '40']","['27', None]"
190,42 dispatched to IO1,dispatch_io,42,IO1,"['43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['47', '40']","['27', '42']"
191,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, '40']","['27', '42']"
191,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['43', '25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, None]","['27', '42']"
191,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['25', '18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['43', None]","['27', '42']"
191,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['43', '25']","['27', '42']"
193,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, '25']","['27', '42']"
193,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, None]","['27', '42']"
193,27 finished I/O → ready queue,io_to_ready,27,IO0,"['18', '28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, None]","[None, '42']"
193,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['28', '20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['18', None]","[None, '42']"
193,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27']","['2', '15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['18', '28']","[None, '42']"
193,2 dispatched to IO0,dispatch_io,2,IO0,"['20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27']","['15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['18', '28']","['2', '42']"
194,42 finished I/O → ready queue,io_to_ready,42,IO1,"['20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42']","['15', '38', '5', '10', '45', '19', '7', '22', '14', '23']","['18', '28']","['2', None]"
194,15 dispatched to IO1,dispatch_io,15,IO1,"['20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42']","['38', '5', '10', '45', '19', '7', '22', '14', '23']","['18', '28']","['2', '15']"
195,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18']","['38', '5', '10', '45', '19', '7', '22', '14', '23']","[None, '28']","['2', '15']"
195,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['20', '44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18']","['38', '5', '10', '45', '19', '7', '22', '14', '23', '28']","[None, None]","['2', '15']"
195,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['44', '49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18']","['38', '5', '10', '45', '19', '7', '22', '14', '23', '28']","['20', None]","['2', '15']"
195,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18']","['38', '5', '10', '45', '19', '7', '22', '14', '23', '28']","['20', '44']","['2', '15']"
196,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20']","['38', '5', '10', '45', '19', '7', '22', '14', '23', '28']","[None, '44']","['2', '15']"
196,2 finished I/O → ready queue,io_to_ready,2,IO0,"['49', '24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2']","['38', '5', '10', '45', '19', '7', '22', '14', '23', '28']","[None, '44']","[None, '15']"
196,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2']","['38', '5', '10', '45', '19', '7', '22', '14', '23', '28']","['49', '44']","[None, '15']"
196,38 dispatched to IO0,dispatch_io,38,IO0,"['24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['49', '44']","['38', '15']"
197,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['24', '12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['49', None]","['38', '15']"
197,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['49', '24']","['38', '15']"
198,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['12', '31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","[None, '24']","['38', '15']"
198,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['12', '24']","['38', '15']"
199,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['12', None]","['38', '15']"
199,38 finished I/O → ready queue,io_to_ready,38,IO0,"['31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['12', None]","[None, '15']"
199,15 finished I/O → ready queue,io_to_ready,15,IO1,"['31', '6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['12', None]","[None, None]"
199,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15']","['5', '10', '45', '19', '7', '22', '14', '23', '28']","['12', '31']","[None, None]"
199,5 dispatched to IO0,dispatch_io,5,IO0,"['6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15']","['10', '45', '19', '7', '22', '14', '23', '28']","['12', '31']","['5', None]"
199,10 dispatched to IO1,dispatch_io,10,IO1,"['6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15']","['45', '19', '7', '22', '14', '23', '28']","['12', '31']","['5', '10']"
200,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12']","['45', '19', '7', '22', '14', '23', '28']","[None, '31']","['5', '10']"
200,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12']","['45', '19', '7', '22', '14', '23', '28']","['6', '31']","['5', '10']"
201,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['33', '34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31']","['45', '19', '7', '22', '14', '23', '28']","['6', None]","['5', '10']"
201,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31']","['45', '19', '7', '22', '14', '23', '28']","['6', '33']","['5', '10']"
202,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31']","['45', '19', '7', '22', '14', '23', '28', '6']","[None, '33']","['5', '10']"
202,10 finished I/O → ready queue,io_to_ready,10,IO1,"['34', '21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10']","['45', '19', '7', '22', '14', '23', '28', '6']","[None, '33']","['5', None]"
202,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10']","['45', '19', '7', '22', '14', '23', '28', '6']","['34', '33']","['5', None]"
202,45 dispatched to IO1,dispatch_io,45,IO1,"['21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10']","['19', '7', '22', '14', '23', '28', '6']","['34', '33']","['5', '45']"
203,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['21', '13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33']","['19', '7', '22', '14', '23', '28', '6']","['34', None]","['5', '45']"
203,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33']","['19', '7', '22', '14', '23', '28', '6']","['34', '21']","['5', '45']"
204,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['13', '1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33']","['19', '7', '22', '14', '23', '28', '6', '34']","[None, '21']","['5', '45']"
204,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33']","['19', '7', '22', '14', '23', '28', '6', '34']","['13', '21']","['5', '45']"
205,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33']","['19', '7', '22', '14', '23', '28', '6', '34', '13']","[None, '21']","['5', '45']"
205,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21']","['19', '7', '22', '14', '23', '28', '6', '34', '13']","[None, None]","['5', '45']"
205,5 finished I/O → ready queue,io_to_ready,5,IO0,"['1', '29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5']","['19', '7', '22', '14', '23', '28', '6', '34', '13']","[None, None]","[None, '45']"
205,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['29', '8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5']","['19', '7', '22', '14', '23', '28', '6', '34', '13']","['1', None]","[None, '45']"
205,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5']","['19', '7', '22', '14', '23', '28', '6', '34', '13']","['1', '29']","[None, '45']"
205,19 dispatched to IO0,dispatch_io,19,IO0,"['8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5']","['7', '22', '14', '23', '28', '6', '34', '13']","['1', '29']","['19', '45']"
206,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1']","['7', '22', '14', '23', '28', '6', '34', '13']","[None, '29']","['19', '45']"
206,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1']","['7', '22', '14', '23', '28', '6', '34', '13']","['8', '29']","['19', '45']"
207,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['26', '48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29']","['7', '22', '14', '23', '28', '6', '34', '13']","['8', None]","['19', '45']"
207,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29']","['7', '22', '14', '23', '28', '6', '34', '13']","['8', '26']","['19', '45']"
208,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8']","['7', '22', '14', '23', '28', '6', '34', '13']","[None, '26']","['19', '45']"
208,45 finished I/O → ready queue,io_to_ready,45,IO1,"['48', '32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45']","['7', '22', '14', '23', '28', '6', '34', '13']","[None, '26']","['19', None]"
208,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45']","['7', '22', '14', '23', '28', '6', '34', '13']","['48', '26']","['19', None]"
208,7 dispatched to IO1,dispatch_io,7,IO1,"['32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45']","['22', '14', '23', '28', '6', '34', '13']","['48', '26']","['19', '7']"
209,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26']","['22', '14', '23', '28', '6', '34', '13']","['48', None]","['19', '7']"
209,19 finished I/O → ready queue,io_to_ready,19,IO0,"['32', '50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19']","['22', '14', '23', '28', '6', '34', '13']","['48', None]","[None, '7']"
209,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19']","['22', '14', '23', '28', '6', '34', '13']","['48', '32']","[None, '7']"
209,22 dispatched to IO0,dispatch_io,22,IO0,"['50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19']","['14', '23', '28', '6', '34', '13']","['48', '32']","['22', '7']"
210,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['50', '36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48']","['14', '23', '28', '6', '34', '13']","[None, '32']","['22', '7']"
210,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48']","['14', '23', '28', '6', '34', '13']","['50', '32']","['22', '7']"
211,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['36', '30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32']","['14', '23', '28', '6', '34', '13']","['50', None]","['22', '7']"
211,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32']","['14', '23', '28', '6', '34', '13']","['50', '36']","['22', '7']"
212,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['30', '35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50']","['14', '23', '28', '6', '34', '13']","[None, '36']","['22', '7']"
212,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50']","['14', '23', '28', '6', '34', '13']","['30', '36']","['22', '7']"
213,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36']","['14', '23', '28', '6', '34', '13']","['30', None]","['22', '7']"
213,22 finished I/O → ready queue,io_to_ready,22,IO0,"['35', '17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22']","['14', '23', '28', '6', '34', '13']","['30', None]","[None, '7']"
213,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22']","['14', '23', '28', '6', '34', '13']","['30', '35']","[None, '7']"
213,14 dispatched to IO0,dispatch_io,14,IO0,"['17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22']","['23', '28', '6', '34', '13']","['30', '35']","['14', '7']"
214,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30']","['23', '28', '6', '34', '13']","[None, '35']","['14', '7']"
214,14 finished I/O → ready queue,io_to_ready,14,IO0,"['17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14']","['23', '28', '6', '34', '13']","[None, '35']","[None, '7']"
214,7 finished I/O → ready queue,io_to_ready,7,IO1,"['17', '39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7']","['23', '28', '6', '34', '13']","[None, '35']","[None, None]"
214,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7']","['23', '28', '6', '34', '13']","['17', '35']","[None, None]"
214,23 dispatched to IO0,dispatch_io,23,IO0,"['39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7']","['28', '6', '34', '13']","['17', '35']","['23', None]"
214,28 dispatched to IO1,dispatch_io,28,IO1,"['39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7']","['6', '34', '13']","['17', '35']","['23', '28']"
215,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7']","['6', '34', '13', '17']","[None, '35']","['23', '28']"
215,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['39', '46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35']","['6', '34', '13', '17']","[None, None]","['23', '28']"
215,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['46', '4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35']","['6', '34', '13', '17']","['39', None]","['23', '28']"
215,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35']","['6', '34', '13', '17']","['39', '46']","['23', '28']"
216,23 finished I/O → ready queue,io_to_ready,23,IO0,"['4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23']","['6', '34', '13', '17']","['39', '46']","[None, '28']"
216,6 dispatched to IO0,dispatch_io,6,IO0,"['4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23']","['34', '13', '17']","['39', '46']","['6', '28']"
217,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23']","['34', '13', '17', '39']","[None, '46']","['6', '28']"
217,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['4', '9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46']","['34', '13', '17', '39']","[None, None]","['6', '28']"
217,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46']","['34', '13', '17', '39']","['4', None]","['6', '28']"
217,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46']","['34', '13', '17', '39']","['4', '9']","['6', '28']"
218,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['16', '41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9']","['34', '13', '17', '39']","['4', None]","['6', '28']"
218,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9']","['34', '13', '17', '39']","['4', '16']","['6', '28']"
219,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4']","['34', '13', '17', '39']","[None, '16']","['6', '28']"
219,28 finished I/O → ready queue,io_to_ready,28,IO1,"['41', '37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28']","['34', '13', '17', '39']","[None, '16']","['6', None]"
219,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28']","['34', '13', '17', '39']","['41', '16']","['6', None]"
219,34 dispatched to IO1,dispatch_io,34,IO1,"['37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28']","['13', '17', '39']","['41', '16']","['6', '34']"
220,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['37', '3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16']","['13', '17', '39']","['41', None]","['6', '34']"
220,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16']","['13', '17', '39']","['41', '37']","['6', '34']"
221,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['3', '47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41']","['13', '17', '39']","[None, '37']","['6', '34']"
221,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41']","['13', '17', '39']","['3', '37']","['6', '34']"
222,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['47', '40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37']","['13', '17', '39']","['3', None]","['6', '34']"
222,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37']","['13', '17', '39']","['3', '47']","['6', '34']"
223,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3']","['13', '17', '39']","[None, '47']","['6', '34']"
223,6 finished I/O → ready queue,io_to_ready,6,IO0,"['40', '43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6']","['13', '17', '39']","[None, '47']","[None, '34']"
223,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6']","['13', '17', '39']","['40', '47']","[None, '34']"
223,13 dispatched to IO0,dispatch_io,13,IO0,"['43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6']","['17', '39']","['40', '47']","['13', '34']"
224,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['43', '25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47']","['17', '39']","['40', None]","['13', '34']"
224,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47']","['17', '39']","['40', '43']","['13', '34']"
225,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47']","['17', '39', '40']","[None, '43']","['13', '34']"
225,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['25', '27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47']","['17', '39', '40', '43']","[None, None]","['13', '34']"
225,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['27', '42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47']","['17', '39', '40', '43']","['25', None]","['13', '34']"
225,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47']","['17', '39', '40', '43']","['25', '27']","['13', '34']"
227,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25']","['17', '39', '40', '43']","[None, '27']","['13', '34']"
227,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27']","['17', '39', '40', '43']","[None, None]","['13', '34']"
227,13 finished I/O → ready queue,io_to_ready,13,IO0,"['42', '18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13']","['17', '39', '40', '43']","[None, None]","[None, '34']"
227,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['18', '20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13']","['17', '39', '40', '43']","['42', None]","[None, '34']"
227,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13']","['17', '39', '40', '43']","['42', '18']","[None, '34']"
227,17 dispatched to IO0,dispatch_io,17,IO0,"['20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13']","['39', '40', '43']","['42', '18']","['17', '34']"
229,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42']","['39', '40', '43']","[None, '18']","['17', '34']"
229,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42']","['39', '40', '43', '18']","[None, None]","['17', '34']"
229,17 finished I/O → ready queue,io_to_ready,17,IO0,"['20', '2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17']","['39', '40', '43', '18']","[None, None]","[None, '34']"
229,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['2', '44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17']","['39', '40', '43', '18']","['20', None]","[None, '34']"
229,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17']","['39', '40', '43', '18']","['20', '2']","[None, '34']"
229,39 dispatched to IO0,dispatch_io,39,IO0,"['44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17']","['40', '43', '18']","['20', '2']","['39', '34']"
231,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20']","['40', '43', '18']","[None, '2']","['39', '34']"
231,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['44', '49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2']","['40', '43', '18']","[None, None]","['39', '34']"
231,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['49', '24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2']","['40', '43', '18']","['44', None]","['39', '34']"
231,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2']","['40', '43', '18']","['44', '49']","['39', '34']"
232,49 finished CPU → wait queue,cpu_to_io,49,CPU1,"['24', '38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2']","['40', '43', '18', '49']","['44', None]","['39', '34']"
232,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2']","['40', '43', '18', '49']","['44', '24']","['39', '34']"
233,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44']","['40', '43', '18', '49']","[None, '24']","['39', '34']"
233,39 finished I/O → ready queue,io_to_ready,39,IO0,"['38', '15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39']","['40', '43', '18', '49']","[None, '24']","[None, '34']"
233,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39']","['40', '43', '18', '49']","['38', '24']","[None, '34']"
233,40 dispatched to IO0,dispatch_io,40,IO0,"['15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39']","['43', '18', '49']","['38', '24']","['40', '34']"
234,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['15', '12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39']","['43', '18', '49', '24']","['38', None]","['40', '34']"
234,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39']","['43', '18', '49', '24']","['38', '15']","['40', '34']"
235,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38']","['43', '18', '49', '24']","[None, '15']","['40', '34']"
235,34 finished I/O → ready queue,io_to_ready,34,IO1,"['12', '31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34']","['43', '18', '49', '24']","[None, '15']","['40', None]"
235,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34']","['43', '18', '49', '24']","['12', '15']","['40', None]"
235,43 dispatched to IO1,dispatch_io,43,IO1,"['31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34']","['18', '49', '24']","['12', '15']","['40', '43']"
236,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34']","['18', '49', '24', '12']","[None, '15']","['40', '43']"
236,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['31', '10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15']","['18', '49', '24', '12']","[None, None]","['40', '43']"
236,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['10', '33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15']","['18', '49', '24', '12']","['31', None]","['40', '43']"
236,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15']","['18', '49', '24', '12']","['31', '10']","['40', '43']"
238,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31']","['18', '49', '24', '12']","[None, '10']","['40', '43']"
238,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10']","['18', '49', '24', '12']","[None, None]","['40', '43']"
238,40 finished I/O → ready queue,io_to_ready,40,IO0,"['33', '21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40']","['18', '49', '24', '12']","[None, None]","[None, '43']"
238,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['21', '5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40']","['18', '49', '24', '12']","['33', None]","[None, '43']"
238,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40']","['18', '49', '24', '12']","['33', '21']","[None, '43']"
238,18 dispatched to IO0,dispatch_io,18,IO0,"['5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40']","['49', '24', '12']","['33', '21']","['18', '43']"
239,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['5', '1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40']","['49', '24', '12', '21']","['33', None]","['18', '43']"
239,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40']","['49', '24', '12', '21']","['33', '5']","['18', '43']"
240,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33']","['49', '24', '12', '21']","[None, '5']","['18', '43']"
240,5 finished all bursts,finished,5,CPU1,"['1', '29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33']","['49', '24', '12', '21']","[None, None]","['18', '43']"
240,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['29', '8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33']","['49', '24', '12', '21']","['1', None]","['18', '43']"
240,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33']","['49', '24', '12', '21']","['1', '29']","['18', '43']"
241,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['8', '45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29']","['49', '24', '12', '21']","['1', None]","['18', '43']"
241,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29']","['49', '24', '12', '21']","['1', '8']","['18', '43']"
242,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1']","['49', '24', '12', '21']","[None, '8']","['18', '43']"
242,43 finished I/O → ready queue,io_to_ready,43,IO1,"['45', '26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43']","['49', '24', '12', '21']","[None, '8']","['18', None]"
242,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43']","['49', '24', '12', '21']","['45', '8']","['18', None]"
242,49 dispatched to IO1,dispatch_io,49,IO1,"['26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43']","['24', '12', '21']","['45', '8']","['18', '49']"
243,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8']","['24', '12', '21']","['45', None]","['18', '49']"
243,18 finished I/O → ready queue,io_to_ready,18,IO0,"['26', '19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18']","['24', '12', '21']","['45', None]","[None, '49']"
243,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18']","['24', '12', '21']","['45', '26']","[None, '49']"
243,24 dispatched to IO0,dispatch_io,24,IO0,"['19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18']","['12', '21']","['45', '26']","['24', '49']"
244,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['19', '48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45']","['12', '21']","[None, '26']","['24', '49']"
244,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45']","['12', '21']","['19', '26']","['24', '49']"
245,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['48', '32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26']","['12', '21']","['19', None]","['24', '49']"
245,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26']","['12', '21']","['19', '48']","['24', '49']"
246,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19']","['12', '21']","[None, '48']","['24', '49']"
246,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['32', '50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48']","['12', '21']","[None, None]","['24', '49']"
246,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['50', '36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48']","['12', '21']","['32', None]","['24', '49']"
246,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48']","['12', '21']","['32', '50']","['24', '49']"
248,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32']","['12', '21']","[None, '50']","['24', '49']"
248,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32']","['12', '21', '50']","[None, None]","['24', '49']"
248,49 finished I/O → ready queue,io_to_ready,49,IO1,"['36', '22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49']","['12', '21', '50']","[None, None]","['24', None]"
248,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['22', '30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49']","['12', '21', '50']","['36', None]","['24', None]"
248,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49']","['12', '21', '50']","['36', '22']","['24', None]"
248,12 dispatched to IO1,dispatch_io,12,IO1,"['30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49']","['21', '50']","['36', '22']","['24', '12']"
249,24 finished I/O → ready queue,io_to_ready,24,IO0,"['30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24']","['21', '50']","['36', '22']","[None, '12']"
249,21 dispatched to IO0,dispatch_io,21,IO0,"['30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24']",['50'],"['36', '22']","['21', '12']"
250,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24']","['50', '36']","[None, '22']","['21', '12']"
250,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['30', '14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22']","['50', '36']","[None, None]","['21', '12']"
250,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['14', '7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22']","['50', '36']","['30', None]","['21', '12']"
250,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22']","['50', '36']","['30', '14']","['21', '12']"
251,12 finished I/O → ready queue,io_to_ready,12,IO1,"['7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12']","['50', '36']","['30', '14']","['21', None]"
251,50 dispatched to IO1,dispatch_io,50,IO1,"['7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12']",['36'],"['30', '14']","['21', '50']"
252,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30']",['36'],"[None, '14']","['21', '50']"
252,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['7', '35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14']",['36'],"[None, None]","['21', '50']"
252,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['35', '23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14']",['36'],"['7', None]","['21', '50']"
252,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14']",['36'],"['7', '35']","['21', '50']"
253,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35']",['36'],"['7', None]","['21', '50']"
253,21 finished I/O → ready queue,io_to_ready,21,IO0,"['23', '46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21']",['36'],"['7', None]","[None, '50']"
253,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21']",['36'],"['7', '23']","[None, '50']"
253,36 dispatched to IO0,dispatch_io,36,IO0,"['46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21']",[],"['7', '23']","['36', '50']"
254,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['46', '9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7']",[],"[None, '23']","['36', '50']"
254,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7']",[],"['46', '23']","['36', '50']"
255,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['9', '4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23']",[],"['46', None]","['36', '50']"
255,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23']",[],"['46', '9']","['36', '50']"
256,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['4', '28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23']",['46'],"[None, '9']","['36', '50']"
256,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23']",['46'],"['4', '9']","['36', '50']"
257,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9']",['46'],"['4', None]","['36', '50']"
257,36 finished I/O → ready queue,io_to_ready,36,IO0,"['28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36']",['46'],"['4', None]","[None, '50']"
257,50 finished I/O → ready queue,io_to_ready,50,IO1,"['28', '16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50']",['46'],"['4', None]","[None, None]"
257,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50']",['46'],"['4', '28']","[None, None]"
257,46 dispatched to IO0,dispatch_io,46,IO0,"['16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50']",[],"['4', '28']","['46', None]"
258,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4']",[],"[None, '28']","['46', None]"
258,46 finished I/O → ready queue,io_to_ready,46,IO0,"['16', '41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46']",[],"[None, '28']","[None, None]"
258,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46']",[],"['16', '28']","[None, None]"
259,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16']",[],"[None, '28']","[None, None]"
259,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['41', '37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28']",[],"[None, None]","[None, None]"
259,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['37', '3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28']",[],"['41', None]","[None, None]"
259,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28']",[],"['41', '37']","[None, None]"
260,41 finished CPU → wait queue,cpu_to_io,41,CPU0,"['3', '6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28']",['41'],"[None, '37']","[None, None]"
260,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28']",['41'],"['3', '37']","[None, None]"
260,41 dispatched to IO0,dispatch_io,41,IO0,"['6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28']",[],"['3', '37']","['41', None]"
261,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28']",['3'],"[None, '37']","['41', None]"
261,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['6', '47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37']",['3'],"[None, None]","['41', None]"
261,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['47', '25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37']",['3'],"['6', None]","['41', None]"
261,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37']",['3'],"['6', '47']","['41', None]"
261,3 dispatched to IO1,dispatch_io,3,IO1,"['25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37']",[],"['6', '47']","['41', '3']"
262,47 finished all bursts,finished,47,CPU1,"['25', '27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37']",[],"['6', None]","['41', '3']"
262,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37']",[],"['6', '25']","['41', '3']"
263,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['27', '13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6']",[],"[None, '25']","['41', '3']"
263,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6']",[],"['27', '25']","['41', '3']"
264,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25']",[],"['27', None]","['41', '3']"
264,41 finished I/O → ready queue,io_to_ready,41,IO0,"['13', '42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41']",[],"['27', None]","[None, '3']"
264,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41']",[],"['27', '13']","[None, '3']"
265,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['42', '17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27']",[],"[None, '13']","[None, '3']"
265,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27']",[],"['42', '13']","[None, '3']"
266,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13']",[],"['42', None]","[None, '3']"
266,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13']",[],"['42', '17']","[None, '3']"
267,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,"['20', '2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42']",[],"[None, '17']","[None, '3']"
267,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42']",[],"['20', '17']","[None, '3']"
268,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17']",[],"['20', None]","[None, '3']"
268,3 finished I/O → ready queue,io_to_ready,3,IO1,"['2', '44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3']",[],"['20', None]","[None, None]"
268,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3']",[],"['20', '2']","[None, None]"
269,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['44', '39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3']",['20'],"[None, '2']","[None, None]"
269,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3']",['20'],"['44', '2']","[None, None]"
269,20 dispatched to IO0,dispatch_io,20,IO0,"['39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3']",[],"['44', '2']","['20', None]"
270,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['39', '38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2']",[],"['44', None]","['20', None]"
270,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2']",[],"['44', '39']","['20', None]"
271,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['38', '34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44']",[],"[None, '39']","['20', None]"
271,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44']",[],"['38', '39']","['20', None]"
272,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38']",[],"[None, '39']","['20', None]"
272,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['34', '15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39']",[],"[None, None]","['20', None]"
272,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['15', '31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39']",[],"['34', None]","['20', None]"
272,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39']",[],"['34', '15']","['20', None]"
274,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34']",[],"[None, '15']","['20', None]"
274,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['31', '10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15']",[],"[None, None]","['20', None]"
274,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['10', '40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15']",[],"['31', None]","['20', None]"
274,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15']",[],"['31', '10']","['20', None]"
275,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31']",[],"[None, '10']","['20', None]"
275,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31']",['10'],"[None, None]","['20', None]"
275,20 finished I/O → ready queue,io_to_ready,20,IO0,"['40', '33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20']",['10'],"[None, None]","[None, None]"
275,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['33', '29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20']",['10'],"['40', None]","[None, None]"
275,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20']",['10'],"['40', '33']","[None, None]"
275,10 dispatched to IO0,dispatch_io,10,IO0,"['29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20']",[],"['40', '33']","['10', None]"
277,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20']",['40'],"[None, '33']","['10', None]"
277,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['29', '1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33']",['40'],"[None, None]","['10', None]"
277,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['1', '43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33']",['40'],"['29', None]","['10', None]"
277,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33']",['40'],"['29', '1']","['10', None]"
277,40 dispatched to IO1,dispatch_io,40,IO1,"['43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33']",[],"['29', '1']","['10', '40']"
279,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29']",[],"[None, '1']","['10', '40']"
279,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1']",[],"[None, None]","['10', '40']"
279,10 finished I/O → ready queue,io_to_ready,10,IO0,"['43', '8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10']",[],"[None, None]","[None, '40']"
279,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['8', '18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10']",[],"['43', None]","[None, '40']"
279,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10']",[],"['43', '8']","[None, '40']"
280,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['18', '45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10']",['8'],"['43', None]","[None, '40']"
280,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10']",['8'],"['43', '18']","[None, '40']"
280,8 dispatched to IO0,dispatch_io,8,IO0,"['45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10']",[],"['43', '18']","['8', '40']"
281,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43']",[],"[None, '18']","['8', '40']"
281,40 finished I/O → ready queue,io_to_ready,40,IO1,"['45', '26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40']",[],"[None, '18']","['8', None]"
281,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40']",[],"['45', '18']","['8', None]"
282,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40']",['45'],"[None, '18']","['8', None]"
282,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['26', '19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18']",['45'],"[None, None]","['8', None]"
282,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['19', '48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18']",['45'],"['26', None]","['8', None]"
282,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18']",['45'],"['26', '19']","['8', None]"
282,45 dispatched to IO1,dispatch_io,45,IO1,"['48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18']",[],"['26', '19']","['8', '45']"
283,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['48', '32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18']",['26'],"[None, '19']","['8', '45']"
283,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18']",['26'],"['48', '19']","['8', '45']"
284,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19']",['26'],"['48', None]","['8', '45']"
284,8 finished I/O → ready queue,io_to_ready,8,IO0,"['32', '49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8']",['26'],"['48', None]","[None, '45']"
284,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8']",['26'],"['48', '32']","[None, '45']"
284,26 dispatched to IO0,dispatch_io,26,IO0,"['49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8']",[],"['48', '32']","['26', '45']"
285,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['49', '24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48']",[],"[None, '32']","['26', '45']"
285,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48']",[],"['49', '32']","['26', '45']"
286,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32']",[],"['49', None]","['26', '45']"
286,45 finished I/O → ready queue,io_to_ready,45,IO1,"['24', '22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45']",[],"['49', None]","['26', None]"
286,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45']",[],"['49', '24']","['26', None]"
287,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['22', '12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49']",[],"[None, '24']","['26', None]"
287,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49']",[],"['22', '24']","['26', None]"
288,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24']",[],"['22', None]","['26', None]"
288,26 finished I/O → ready queue,io_to_ready,26,IO0,"['12', '30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26']",[],"['22', None]","[None, None]"
288,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26']",[],"['22', '12']","[None, None]"
289,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['30', '14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22']",[],"[None, '12']","[None, None]"
289,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22']",[],"['30', '12']","[None, None]"
290,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30']",[],"[None, '12']","[None, None]"
290,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12']",[],"[None, None]","[None, None]"
290,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['35', '21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12']",[],"['14', None]","[None, None]"
290,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12']",[],"['14', '35']","[None, None]"
291,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['21', '7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12']",['14'],"[None, '35']","[None, None]"
291,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12']",['14'],"['21', '35']","[None, None]"
291,14 dispatched to IO0,dispatch_io,14,IO0,"['7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12']",[],"['21', '35']","['14', None]"
292,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['7', '23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35']",[],"['21', None]","['14', None]"
292,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35']",[],"['21', '7']","['14', None]"
293,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35']",['21'],"[None, '7']","['14', None]"
293,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['23', '9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7']",['21'],"[None, None]","['14', None]"
293,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['9', '36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7']",['21'],"['23', None]","['14', None]"
293,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7']",['21'],"['23', '9']","['14', None]"
293,21 dispatched to IO1,dispatch_io,21,IO1,"['36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7']",[],"['23', '9']","['14', '21']"
294,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9']",[],"['23', None]","['14', '21']"
294,14 finished I/O → ready queue,io_to_ready,14,IO0,"['36', '50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14']",[],"['23', None]","[None, '21']"
294,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14']",[],"['23', '36']","[None, '21']"
295,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['50', '4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23']",[],"[None, '36']","[None, '21']"
295,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23']",[],"['50', '36']","[None, '21']"
296,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36']",[],"['50', None]","[None, '21']"
296,21 finished I/O → ready queue,io_to_ready,21,IO1,"['4', '46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21']",[],"['50', None]","[None, None]"
296,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21']",[],"['50', '4']","[None, None]"
297,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50']",[],"[None, '4']","[None, None]"
297,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['46', '16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50']",['4'],"[None, None]","[None, None]"
297,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['16', '28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50']",['4'],"['46', None]","[None, None]"
297,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50']",['4'],"['46', '16']","[None, None]"
297,4 dispatched to IO0,dispatch_io,4,IO0,"['28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50']",[],"['46', '16']","['4', None]"
299,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46']",[],"[None, '16']","['4', None]"
299,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['28', '37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16']",[],"[None, None]","['4', None]"
299,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['37', '6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16']",[],"['28', None]","['4', None]"
299,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16']",[],"['28', '37']","['4', None]"
301,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28']",[],"[None, '37']","['4', None]"
301,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['6', '25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37']",[],"[None, None]","['4', None]"
301,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['25', '41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37']",[],"['6', None]","['4', None]"
301,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37']",[],"['6', '25']","['4', None]"
302,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['41', '27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6']",[],"[None, '25']","['4', None]"
302,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6']",[],"['41', '25']","['4', None]"
303,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['27', '13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6']",['25'],"['41', None]","['4', None]"
303,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6']",['25'],"['41', '27']","['4', None]"
303,25 dispatched to IO1,dispatch_io,25,IO1,"['13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6']",[],"['41', '27']","['4', '25']"
304,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['13', '42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41']",[],"[None, '27']","['4', '25']"
304,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41']",[],"['13', '27']","['4', '25']"
305,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['42', '17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27']",[],"['13', None]","['4', '25']"
305,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27']",[],"['13', '42']","['4', '25']"
306,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['17', '3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27']",['13'],"[None, '42']","['4', '25']"
306,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27']",['13'],"['17', '42']","['4', '25']"
307,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17']",['13'],"[None, '42']","['4', '25']"
307,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['3', '2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42']",['13'],"[None, None]","['4', '25']"
307,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42']",['13'],"['3', None]","['4', '25']"
307,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42']",['13'],"['3', '2']","['4', '25']"
309,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3']",['13'],"[None, '2']","['4', '25']"
309,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['44', '38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2']",['13'],"[None, None]","['4', '25']"
309,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['38', '39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2']",['13'],"['44', None]","['4', '25']"
309,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2']",['13'],"['44', '38']","['4', '25']"
310,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['39', '34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2']","['13', '44']","[None, '38']","['4', '25']"
310,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2']","['13', '44']","['39', '38']","['4', '25']"
311,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['34', '15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38']","['13', '44']","['39', None]","['4', '25']"
311,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38']","['13', '44']","['39', '34']","['4', '25']"
312,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39']","['13', '44']","[None, '34']","['4', '25']"
312,4 finished I/O → ready queue,io_to_ready,4,IO0,"['15', '31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4']","['13', '44']","[None, '34']","[None, '25']"
312,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4']","['13', '44']","['15', '34']","[None, '25']"
312,13 dispatched to IO0,dispatch_io,13,IO0,"['31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4']",['44'],"['15', '34']","['13', '25']"
313,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['31', '20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34']",['44'],"['15', None]","['13', '25']"
313,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34']",['44'],"['15', '31']","['13', '25']"
314,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['20', '33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15']",['44'],"[None, '31']","['13', '25']"
314,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15']",['44'],"['20', '31']","['13', '25']"
315,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['33', '29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31']",['44'],"['20', None]","['13', '25']"
315,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31']",['44'],"['20', '33']","['13', '25']"
316,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['29', '1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20']",['44'],"[None, '33']","['13', '25']"
316,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20']",['44'],"['29', '33']","['13', '25']"
317,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['1', '10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33']",['44'],"['29', None]","['13', '25']"
317,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33']",['44'],"['29', '1']","['13', '25']"
318,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33']","['44', '29']","[None, '1']","['13', '25']"
318,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1']","['44', '29']","[None, None]","['13', '25']"
318,13 finished I/O → ready queue,io_to_ready,13,IO0,"['10', '43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13']","['44', '29']","[None, None]","[None, '25']"
318,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['43', '40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13']","['44', '29']","['10', None]","[None, '25']"
318,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13']","['44', '29']","['10', '43']","[None, '25']"
318,44 dispatched to IO0,dispatch_io,44,IO0,"['40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13']",['29'],"['10', '43']","['44', '25']"
320,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10']",['29'],"[None, '43']","['44', '25']"
320,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['40', '18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43']",['29'],"[None, None]","['44', '25']"
320,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['18', '19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43']",['29'],"['40', None]","['44', '25']"
320,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43']",['29'],"['40', '18']","['44', '25']"
321,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43']","['29', '18']","['40', None]","['44', '25']"
321,44 finished I/O → ready queue,io_to_ready,44,IO0,"['19', '8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44']","['29', '18']","['40', None]","[None, '25']"
321,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44']","['29', '18']","['40', '19']","[None, '25']"
321,29 dispatched to IO0,dispatch_io,29,IO0,"['8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44']",['18'],"['40', '19']","['29', '25']"
322,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['8', '48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40']",['18'],"[None, '19']","['29', '25']"
322,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40']",['18'],"['8', '19']","['29', '25']"
323,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40']","['18', '19']","['8', None]","['29', '25']"
323,25 finished I/O → ready queue,io_to_ready,25,IO1,"['48', '32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25']","['18', '19']","['8', None]","['29', None]"
323,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25']","['18', '19']","['8', '48']","['29', None]"
323,18 dispatched to IO1,dispatch_io,18,IO1,"['32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25']",['19'],"['8', '48']","['29', '18']"
324,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8']",['19'],"[None, '48']","['29', '18']"
324,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['32', '45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8']","['19', '48']","[None, None]","['29', '18']"
324,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['45', '49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8']","['19', '48']","['32', None]","['29', '18']"
324,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8']","['19', '48']","['32', '45']","['29', '18']"
326,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8']","['19', '48', '32']","[None, '45']","['29', '18']"
326,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['49', '24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32']","[None, None]","['29', '18']"
326,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['24', '26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32']","['49', None]","['29', '18']"
326,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32']","['49', '24']","['29', '18']"
328,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32', '49']","[None, '24']","['29', '18']"
328,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['26', '22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32', '49', '24']","[None, None]","['29', '18']"
328,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['22', '30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32', '49', '24']","['26', None]","['29', '18']"
328,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32', '49', '24']","['26', '22']","['29', '18']"
329,22 finished all bursts,finished,22,CPU1,"['30', '12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32', '49', '24']","['26', None]","['29', '18']"
329,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45']","['19', '48', '32', '49', '24']","['26', '30']","['29', '18']"
330,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26']","['19', '48', '32', '49', '24']","[None, '30']","['29', '18']"
330,18 finished I/O → ready queue,io_to_ready,18,IO1,"['12', '35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18']","['19', '48', '32', '49', '24']","[None, '30']","['29', None]"
330,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18']","['19', '48', '32', '49', '24']","['12', '30']","['29', None]"
330,19 dispatched to IO1,dispatch_io,19,IO1,"['35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18']","['48', '32', '49', '24']","['12', '30']","['29', '19']"
331,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['35', '7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30']","['48', '32', '49', '24']","['12', None]","['29', '19']"
331,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30']","['48', '32', '49', '24']","['12', '35']","['29', '19']"
332,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12']","['48', '32', '49', '24']","[None, '35']","['29', '19']"
332,29 finished I/O → ready queue,io_to_ready,29,IO0,"['7', '9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29']","['48', '32', '49', '24']","[None, '35']","[None, '19']"
332,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29']","['48', '32', '49', '24']","['7', '35']","[None, '19']"
332,48 dispatched to IO0,dispatch_io,48,IO0,"['9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29']","['32', '49', '24']","['7', '35']","['48', '19']"
333,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['9', '14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35']","['32', '49', '24']","['7', None]","['48', '19']"
333,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35']","['32', '49', '24']","['7', '9']","['48', '19']"
334,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['14', '23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7']","['32', '49', '24']","[None, '9']","['48', '19']"
334,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7']","['32', '49', '24']","['14', '9']","['48', '19']"
335,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7']","['32', '49', '24', '9']","['14', None]","['48', '19']"
335,48 finished I/O → ready queue,io_to_ready,48,IO0,"['23', '36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48']","['32', '49', '24', '9']","['14', None]","[None, '19']"
335,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48']","['32', '49', '24', '9']","['14', '23']","[None, '19']"
335,32 dispatched to IO0,dispatch_io,32,IO0,"['36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48']","['49', '24', '9']","['14', '23']","['32', '19']"
336,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14']","['49', '24', '9']","[None, '23']","['32', '19']"
336,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23']","['49', '24', '9']","[None, None]","['32', '19']"
336,19 finished I/O → ready queue,io_to_ready,19,IO1,"['36', '21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['49', '24', '9']","[None, None]","['32', None]"
336,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['21', '50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['49', '24', '9']","['36', None]","['32', None]"
336,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['49', '24', '9']","['36', '21']","['32', None]"
336,49 dispatched to IO1,dispatch_io,49,IO1,"['50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['24', '9']","['36', '21']","['32', '49']"
337,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['50', '46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['24', '9', '36']","[None, '21']","['32', '49']"
337,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['24', '9', '36']","['50', '21']","['32', '49']"
338,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['46', '16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['24', '9', '36', '21']","['50', None]","['32', '49']"
338,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['24', '9', '36', '21']","['50', '46']","['32', '49']"
339,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19']","['24', '9', '36', '21', '50']","[None, '46']","['32', '49']"
339,32 finished I/O → ready queue,io_to_ready,32,IO0,"['16', '28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32']","['24', '9', '36', '21', '50']","[None, '46']","[None, '49']"
339,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32']","['24', '9', '36', '21', '50']","['16', '46']","[None, '49']"
339,24 dispatched to IO0,dispatch_io,24,IO0,"['28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32']","['9', '36', '21', '50']","['16', '46']","['24', '49']"
340,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16']","['9', '36', '21', '50']","[None, '46']","['24', '49']"
340,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['28', '37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46']","['9', '36', '21', '50']","[None, None]","['24', '49']"
340,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['37', '6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46']","['9', '36', '21', '50']","['28', None]","['24', '49']"
340,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46']","['9', '36', '21', '50']","['28', '37']","['24', '49']"
341,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['6', '41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28']","['9', '36', '21', '50']","[None, '37']","['24', '49']"
341,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28']","['9', '36', '21', '50']","['6', '37']","['24', '49']"
342,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37']","['9', '36', '21', '50']","['6', None]","['24', '49']"
342,49 finished I/O → ready queue,io_to_ready,49,IO1,"['41', '27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49']","['9', '36', '21', '50']","['6', None]","['24', None]"
342,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49']","['9', '36', '21', '50']","['6', '41']","['24', None]"
342,9 dispatched to IO1,dispatch_io,9,IO1,"['27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49']","['36', '21', '50']","['6', '41']","['24', '9']"
343,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6']","['36', '21', '50']","[None, '41']","['24', '9']"
343,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['27', '17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6']","['36', '21', '50', '41']","[None, None]","['24', '9']"
343,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['17', '42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6']","['36', '21', '50', '41']","['27', None]","['24', '9']"
343,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6']","['36', '21', '50', '41']","['27', '17']","['24', '9']"
345,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27']","['36', '21', '50', '41']","[None, '17']","['24', '9']"
345,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27']","['36', '21', '50', '41', '17']","[None, None]","['24', '9']"
345,24 finished I/O → ready queue,io_to_ready,24,IO0,"['42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24']","['36', '21', '50', '41', '17']","[None, None]","[None, '9']"
345,9 finished I/O → ready queue,io_to_ready,9,IO1,"['42', '3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9']","['36', '21', '50', '41', '17']","[None, None]","[None, None]"
345,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['3', '2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9']","['36', '21', '50', '41', '17']","['42', None]","[None, None]"
345,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9']","['36', '21', '50', '41', '17']","['42', '3']","[None, None]"
345,36 dispatched to IO0,dispatch_io,36,IO0,"['2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9']","['21', '50', '41', '17']","['42', '3']","['36', None]"
345,21 dispatched to IO1,dispatch_io,21,IO1,"['2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9']","['50', '41', '17']","['42', '3']","['36', '21']"
346,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3']","['50', '41', '17']","['42', None]","['36', '21']"
346,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3']","['50', '41', '17']","['42', '2']","['36', '21']"
347,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['38', '39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42']","['50', '41', '17']","[None, '2']","['36', '21']"
347,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42']","['50', '41', '17']","['38', '2']","['36', '21']"
348,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['39', '4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42']","['50', '41', '17', '2']","['38', None]","['36', '21']"
348,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42']","['50', '41', '17', '2']","['38', '39']","['36', '21']"
349,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38']","['50', '41', '17', '2']","[None, '39']","['36', '21']"
349,21 finished I/O → ready queue,io_to_ready,21,IO1,"['4', '34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21']","['50', '41', '17', '2']","[None, '39']","['36', None]"
349,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21']","['50', '41', '17', '2']","['4', '39']","['36', None]"
349,50 dispatched to IO1,dispatch_io,50,IO1,"['34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21']","['41', '17', '2']","['4', '39']","['36', '50']"
350,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21']","['41', '17', '2', '39']","['4', None]","['36', '50']"
350,50 finished I/O → ready queue,io_to_ready,50,IO1,"['34', '15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50']","['41', '17', '2', '39']","['4', None]","['36', None]"
350,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50']","['41', '17', '2', '39']","['4', '34']","['36', None]"
350,41 dispatched to IO1,dispatch_io,41,IO1,"['15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50']","['17', '2', '39']","['4', '34']","['36', '41']"
351,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4']","['17', '2', '39']","[None, '34']","['36', '41']"
351,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4']","['17', '2', '39', '34']","[None, None]","['36', '41']"
351,36 finished I/O → ready queue,io_to_ready,36,IO0,"['15', '31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36']","['17', '2', '39', '34']","[None, None]","[None, '41']"
351,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['31', '20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36']","['17', '2', '39', '34']","['15', None]","[None, '41']"
351,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36']","['17', '2', '39', '34']","['15', '31']","[None, '41']"
351,17 dispatched to IO0,dispatch_io,17,IO0,"['20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36']","['2', '39', '34']","['15', '31']","['17', '41']"
352,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31']","['2', '39', '34']","['15', None]","['17', '41']"
352,17 finished I/O → ready queue,io_to_ready,17,IO0,"['20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17']","['2', '39', '34']","['15', None]","[None, '41']"
352,41 finished I/O → ready queue,io_to_ready,41,IO1,"['20', '33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']","['2', '39', '34']","['15', None]","[None, None]"
352,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']","['2', '39', '34']","['15', '20']","[None, None]"
352,2 dispatched to IO0,dispatch_io,2,IO0,"['33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']","['39', '34']","['15', '20']","['2', None]"
352,39 dispatched to IO1,dispatch_io,39,IO1,"['33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']",['34'],"['15', '20']","['2', '39']"
353,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']","['34', '15']","[None, '20']","['2', '39']"
353,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['33', '1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']","['34', '15', '20']","[None, None]","['2', '39']"
353,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['1', '13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']","['34', '15', '20']","['33', None]","['2', '39']"
353,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41']","['34', '15', '20']","['33', '1']","['2', '39']"
354,39 finished I/O → ready queue,io_to_ready,39,IO1,"['13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39']","['34', '15', '20']","['33', '1']","['2', None]"
354,34 dispatched to IO1,dispatch_io,34,IO1,"['13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39']","['15', '20']","['33', '1']","['2', '34']"
355,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33']","['15', '20']","[None, '1']","['2', '34']"
355,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1']","['15', '20']","[None, None]","['2', '34']"
355,2 finished I/O → ready queue,io_to_ready,2,IO0,"['13', '10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2']","['15', '20']","[None, None]","[None, '34']"
355,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2']","['15', '20']","['13', None]","[None, '34']"
355,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2']","['15', '20']","['13', '10']","[None, '34']"
355,15 dispatched to IO0,dispatch_io,15,IO0,"['43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2']",['20'],"['13', '10']","['15', '34']"
357,13 finished all bursts,finished,13,CPU0,"['43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2']",['20'],"[None, '10']","['15', '34']"
357,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['43', '44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10']",['20'],"[None, None]","['15', '34']"
357,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['44', '40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10']",['20'],"['43', None]","['15', '34']"
357,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10']",['20'],"['43', '44']","['15', '34']"
358,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['40', '25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10']","['20', '43']","[None, '44']","['15', '34']"
358,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10']","['20', '43']","['40', '44']","['15', '34']"
359,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['25', '8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44']","['20', '43']","['40', None]","['15', '34']"
359,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44']","['20', '43']","['40', '25']","['15', '34']"
360,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44']","['20', '43', '40']","[None, '25']","['15', '34']"
360,15 finished I/O → ready queue,io_to_ready,15,IO0,"['8', '45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15']","['20', '43', '40']","[None, '25']","[None, '34']"
360,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15']","['20', '43', '40']","['8', '25']","[None, '34']"
360,20 dispatched to IO0,dispatch_io,20,IO0,"['45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15']","['43', '40']","['8', '25']","['20', '34']"
361,8 finished all bursts,finished,8,CPU0,"['45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15']","['43', '40']","[None, '25']","['20', '34']"
361,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['45', '26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40']","[None, None]","['20', '34']"
361,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['26', '18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40']","['45', None]","['20', '34']"
361,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40']","['45', '26']","['20', '34']"
362,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40', '45']","[None, '26']","['20', '34']"
362,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['18', '30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40', '45', '26']","[None, None]","['20', '34']"
362,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['30', '12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40', '45', '26']","['18', None]","['20', '34']"
362,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40', '45', '26']","['18', '30']","['20', '34']"
364,18 finished all bursts,finished,18,CPU0,"['12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25']","['43', '40', '45', '26']","[None, '30']","['20', '34']"
364,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['12', '29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30']","['43', '40', '45', '26']","[None, None]","['20', '34']"
364,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30']","['43', '40', '45', '26']","['12', None]","['20', '34']"
364,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30']","['43', '40', '45', '26']","['12', '29']","['20', '34']"
366,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12']","['43', '40', '45', '26']","[None, '29']","['20', '34']"
366,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['35', '7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29']","['43', '40', '45', '26']","[None, None]","['20', '34']"
366,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['7', '48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29']","['43', '40', '45', '26']","['35', None]","['20', '34']"
366,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29']","['43', '40', '45', '26']","['35', '7']","['20', '34']"
367,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35']","['43', '40', '45', '26']","[None, '7']","['20', '34']"
367,20 finished I/O → ready queue,io_to_ready,20,IO0,"['48', '14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20']","['43', '40', '45', '26']","[None, '7']","[None, '34']"
367,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20']","['43', '40', '45', '26']","['48', '7']","[None, '34']"
367,43 dispatched to IO0,dispatch_io,43,IO0,"['14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20']","['40', '45', '26']","['48', '7']","['43', '34']"
368,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['14', '23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7']","['40', '45', '26']","['48', None]","['43', '34']"
368,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7']","['40', '45', '26']","['48', '14']","['43', '34']"
369,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['23', '19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7']","['40', '45', '26', '48']","[None, '14']","['43', '34']"
369,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7']","['40', '45', '26', '48']","['23', '14']","['43', '34']"
370,23 finished all bursts,finished,23,CPU0,"['19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7']","['40', '45', '26', '48']","[None, '14']","['43', '34']"
370,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['19', '32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14']","['40', '45', '26', '48']","[None, None]","['43', '34']"
370,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['32', '16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14']","['40', '45', '26', '48']","['19', None]","['43', '34']"
370,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14']","['40', '45', '26', '48']","['19', '32']","['43', '34']"
372,19 finished all bursts,finished,19,CPU0,"['16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14']","['40', '45', '26', '48']","[None, '32']","['43', '34']"
372,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32']","['40', '45', '26', '48']","[None, None]","['43', '34']"
372,43 finished I/O → ready queue,io_to_ready,43,IO0,"['16', '46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['40', '45', '26', '48']","[None, None]","[None, '34']"
372,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['46', '28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['40', '45', '26', '48']","['16', None]","[None, '34']"
372,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['40', '45', '26', '48']","['16', '46']","[None, '34']"
372,40 dispatched to IO0,dispatch_io,40,IO0,"['28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['45', '26', '48']","['16', '46']","['40', '34']"
373,16 finished all bursts,finished,16,CPU0,"['28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['45', '26', '48']","[None, '46']","['40', '34']"
373,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['28', '37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['45', '26', '48', '46']","[None, None]","['40', '34']"
373,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['37', '49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['45', '26', '48', '46']","['28', None]","['40', '34']"
373,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43']","['45', '26', '48', '46']","['28', '37']","['40', '34']"
374,34 finished I/O → ready queue,io_to_ready,34,IO1,"['49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34']","['45', '26', '48', '46']","['28', '37']","['40', None]"
374,45 dispatched to IO1,dispatch_io,45,IO1,"['49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34']","['26', '48', '46']","['28', '37']","['40', '45']"
375,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28']","['26', '48', '46']","[None, '37']","['40', '45']"
375,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['49', '6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37']","['26', '48', '46']","[None, None]","['40', '45']"
375,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['6', '27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37']","['26', '48', '46']","['49', None]","['40', '45']"
375,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37']","['26', '48', '46']","['49', '6']","['40', '45']"
376,6 finished all bursts,finished,6,CPU1,"['27', '24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37']","['26', '48', '46']","['49', None]","['40', '45']"
376,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37']","['26', '48', '46']","['49', '27']","['40', '45']"
377,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['24', '9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49']","['26', '48', '46']","[None, '27']","['40', '45']"
377,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49']","['26', '48', '46']","['24', '27']","['40', '45']"
378,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['9', '3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49']","['26', '48', '46', '27']","['24', None]","['40', '45']"
378,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49']","['26', '48', '46', '27']","['24', '9']","['40', '45']"
379,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24']","['26', '48', '46', '27']","[None, '9']","['40', '45']"
379,9 finished all bursts,finished,9,CPU1,"['3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24']","['26', '48', '46', '27']","[None, None]","['40', '45']"
379,40 finished I/O → ready queue,io_to_ready,40,IO0,"['3', '42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40']","['26', '48', '46', '27']","[None, None]","[None, '45']"
379,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['42', '38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40']","['26', '48', '46', '27']","['3', None]","[None, '45']"
379,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40']","['26', '48', '46', '27']","['3', '42']","[None, '45']"
379,26 dispatched to IO0,dispatch_io,26,IO0,"['38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40']","['48', '46', '27']","['3', '42']","['26', '45']"
381,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3']","['48', '46', '27']","[None, '42']","['26', '45']"
381,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['38', '21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3']","['48', '46', '27', '42']","[None, None]","['26', '45']"
381,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['21', '50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3']","['48', '46', '27', '42']","['38', None]","['26', '45']"
381,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3']","['48', '46', '27', '42']","['38', '21']","['26', '45']"
382,38 finished CPU → wait queue,cpu_to_io,38,CPU0,"['50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3']","['48', '46', '27', '42', '38']","[None, '21']","['26', '45']"
382,45 finished I/O → ready queue,io_to_ready,45,IO1,"['50', '4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45']","['48', '46', '27', '42', '38']","[None, '21']","['26', None]"
382,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45']","['48', '46', '27', '42', '38']","['50', '21']","['26', None]"
382,48 dispatched to IO1,dispatch_io,48,IO1,"['4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45']","['46', '27', '42', '38']","['50', '21']","['26', '48']"
383,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['4', '36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21']","['46', '27', '42', '38']","['50', None]","['26', '48']"
383,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21']","['46', '27', '42', '38']","['50', '4']","['26', '48']"
384,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['36', '31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50']","['46', '27', '42', '38']","[None, '4']","['26', '48']"
384,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50']","['46', '27', '42', '38']","['36', '4']","['26', '48']"
385,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4']","['46', '27', '42', '38']","['36', None]","['26', '48']"
385,26 finished I/O → ready queue,io_to_ready,26,IO0,"['31', '17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26']","['46', '27', '42', '38']","['36', None]","[None, '48']"
385,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26']","['46', '27', '42', '38']","['36', '31']","[None, '48']"
385,46 dispatched to IO0,dispatch_io,46,IO0,"['17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26']","['27', '42', '38']","['36', '31']","['46', '48']"
386,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36']","['27', '42', '38']","[None, '31']","['46', '48']"
386,48 finished I/O → ready queue,io_to_ready,48,IO1,"['17', '41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48']","['27', '42', '38']","[None, '31']","['46', None]"
386,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48']","['27', '42', '38']","['17', '31']","['46', None]"
386,27 dispatched to IO1,dispatch_io,27,IO1,"['41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48']","['42', '38']","['17', '31']","['46', '27']"
387,17 finished all bursts,finished,17,CPU0,"['41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48']","['42', '38']","[None, '31']","['46', '27']"
387,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['41', '39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31']","['42', '38']","[None, None]","['46', '27']"
387,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['39', '33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31']","['42', '38']","['41', None]","['46', '27']"
387,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31']","['42', '38']","['41', '39']","['46', '27']"
388,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['33', '1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31']","['42', '38', '39']","['41', None]","['46', '27']"
388,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31']","['42', '38', '39']","['41', '33']","['46', '27']"
389,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['1', '2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41']","['42', '38', '39']","[None, '33']","['46', '27']"
389,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41']","['42', '38', '39']","['1', '33']","['46', '27']"
390,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33']","['42', '38', '39']","['1', None]","['46', '27']"
390,46 finished I/O → ready queue,io_to_ready,46,IO0,"['2', '10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46']","['42', '38', '39']","['1', None]","[None, '27']"
390,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46']","['42', '38', '39']","['1', '2']","[None, '27']"
390,42 dispatched to IO0,dispatch_io,42,IO0,"['10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46']","['38', '39']","['1', '2']","['42', '27']"
391,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1']","['38', '39']","[None, '2']","['42', '27']"
391,42 finished I/O → ready queue,io_to_ready,42,IO0,"['10', '44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42']","['38', '39']","[None, '2']","[None, '27']"
391,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42']","['38', '39']","['10', '2']","[None, '27']"
391,38 dispatched to IO0,dispatch_io,38,IO0,"['44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42']",['39'],"['10', '2']","['38', '27']"
392,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42']","['39', '10']","[None, '2']","['38', '27']"
392,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['44', '15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2']","['39', '10']","[None, None]","['38', '27']"
392,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['15', '25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2']","['39', '10']","['44', None]","['38', '27']"
392,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2']","['39', '10']","['44', '15']","['38', '27']"
393,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['25', '30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2']","['39', '10', '44']","[None, '15']","['38', '27']"
393,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2']","['39', '10', '44']","['25', '15']","['38', '27']"
394,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['30', '12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15']","['39', '10', '44']","['25', None]","['38', '27']"
394,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15']","['39', '10', '44']","['25', '30']","['38', '27']"
395,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['12', '29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15']","['39', '10', '44', '25']","[None, '30']","['38', '27']"
395,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15']","['39', '10', '44', '25']","['12', '30']","['38', '27']"
396,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30']","['39', '10', '44', '25']","['12', None]","['38', '27']"
396,38 finished I/O → ready queue,io_to_ready,38,IO0,"['29', '35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38']","['39', '10', '44', '25']","['12', None]","[None, '27']"
396,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38']","['39', '10', '44', '25']","['12', '29']","[None, '27']"
396,39 dispatched to IO0,dispatch_io,39,IO0,"['35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38']","['10', '44', '25']","['12', '29']","['39', '27']"
397,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['35', '20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12']","['10', '44', '25']","[None, '29']","['39', '27']"
397,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12']","['10', '44', '25']","['35', '29']","['39', '27']"
398,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['20', '7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12']","['10', '44', '25', '29']","['35', None]","['39', '27']"
398,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12']","['10', '44', '25', '29']","['35', '20']","['39', '27']"
399,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35']","['10', '44', '25', '29']","[None, '20']","['39', '27']"
399,39 finished I/O → ready queue,io_to_ready,39,IO0,"['7', '14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39']","['10', '44', '25', '29']","[None, '20']","[None, '27']"
399,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39']","['10', '44', '25', '29']","['7', '20']","[None, '27']"
399,10 dispatched to IO0,dispatch_io,10,IO0,"['14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39']","['44', '25', '29']","['7', '20']","['10', '27']"
400,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39']","['44', '25', '29', '7']","[None, '20']","['10', '27']"
400,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['14', '32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20']","['44', '25', '29', '7']","[None, None]","['10', '27']"
400,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['32', '43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20']","['44', '25', '29', '7']","['14', None]","['10', '27']"
400,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20']","['44', '25', '29', '7']","['14', '32']","['10', '27']"
402,14 finished all bursts,finished,14,CPU0,"['43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20']","['44', '25', '29', '7']","[None, '32']","['10', '27']"
402,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['43', '34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20']","['44', '25', '29', '7', '32']","[None, None]","['10', '27']"
402,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['34', '28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20']","['44', '25', '29', '7', '32']","['43', None]","['10', '27']"
402,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20']","['44', '25', '29', '7', '32']","['43', '34']","['10', '27']"
403,27 finished I/O → ready queue,io_to_ready,27,IO1,"['28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27']","['44', '25', '29', '7', '32']","['43', '34']","['10', None]"
403,44 dispatched to IO1,dispatch_io,44,IO1,"['28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27']","['25', '29', '7', '32']","['43', '34']","['10', '44']"
404,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43']","['25', '29', '7', '32']","[None, '34']","['10', '44']"
404,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['28', '37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34']","['25', '29', '7', '32']","[None, None]","['10', '44']"
404,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['37', '49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34']","['25', '29', '7', '32']","['28', None]","['10', '44']"
404,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34']","['25', '29', '7', '32']","['28', '37']","['10', '44']"
405,28 finished CPU → wait queue,cpu_to_io,28,CPU0,"['49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34']","['25', '29', '7', '32', '28']","[None, '37']","['10', '44']"
405,10 finished I/O → ready queue,io_to_ready,10,IO0,"['49', '24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10']","['25', '29', '7', '32', '28']","[None, '37']","[None, '44']"
405,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10']","['25', '29', '7', '32', '28']","['49', '37']","[None, '44']"
405,25 dispatched to IO0,dispatch_io,25,IO0,"['24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10']","['29', '7', '32', '28']","['49', '37']","['25', '44']"
406,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['24', '40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37']","['29', '7', '32', '28']","['49', None]","['25', '44']"
406,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37']","['29', '7', '32', '28']","['49', '24']","['25', '44']"
407,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['40', '3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49']","['29', '7', '32', '28']","[None, '24']","['25', '44']"
407,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49']","['29', '7', '32', '28']","['40', '24']","['25', '44']"
408,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['3', '45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49']","['29', '7', '32', '28', '24']","['40', None]","['25', '44']"
408,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49']","['29', '7', '32', '28', '24']","['40', '3']","['25', '44']"
409,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40']","['29', '7', '32', '28', '24']","[None, '3']","['25', '44']"
409,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['45', '21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3']","['29', '7', '32', '28', '24']","[None, None]","['25', '44']"
409,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['21', '50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3']","['29', '7', '32', '28', '24']","['45', None]","['25', '44']"
409,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3']","['29', '7', '32', '28', '24']","['45', '21']","['25', '44']"
410,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['50', '4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21']","['29', '7', '32', '28', '24']","['45', None]","['25', '44']"
410,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21']","['29', '7', '32', '28', '24']","['45', '50']","['25', '44']"
411,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['4', '26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45']","['29', '7', '32', '28', '24']","[None, '50']","['25', '44']"
411,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45']","['29', '7', '32', '28', '24']","['4', '50']","['25', '44']"
412,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['26', '36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50']","['29', '7', '32', '28', '24']","['4', None]","['25', '44']"
412,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50']","['29', '7', '32', '28', '24']","['4', '26']","['25', '44']"
413,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4']","['29', '7', '32', '28', '24']","[None, '26']","['25', '44']"
413,44 finished I/O → ready queue,io_to_ready,44,IO1,"['36', '48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44']","['29', '7', '32', '28', '24']","[None, '26']","['25', None]"
413,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44']","['29', '7', '32', '28', '24']","['36', '26']","['25', None]"
413,29 dispatched to IO1,dispatch_io,29,IO1,"['48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44']","['7', '32', '28', '24']","['36', '26']","['25', '29']"
414,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['48', '31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26']","['7', '32', '28', '24']","['36', None]","['25', '29']"
414,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26']","['7', '32', '28', '24']","['36', '48']","['25', '29']"
415,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26']","['7', '32', '28', '24', '36']","[None, '48']","['25', '29']"
415,29 finished I/O → ready queue,io_to_ready,29,IO1,"['31', '41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29']","['7', '32', '28', '24', '36']","[None, '48']","['25', None]"
415,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29']","['7', '32', '28', '24', '36']","['31', '48']","['25', None]"
415,7 dispatched to IO1,dispatch_io,7,IO1,"['41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29']","['32', '28', '24', '36']","['31', '48']","['25', '7']"
416,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['41', '33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48']","['32', '28', '24', '36']","['31', None]","['25', '7']"
416,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48']","['32', '28', '24', '36']","['31', '41']","['25', '7']"
417,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['33', '46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31']","['32', '28', '24', '36']","[None, '41']","['25', '7']"
417,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31']","['32', '28', '24', '36']","['33', '41']","['25', '7']"
418,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31']","['32', '28', '24', '36', '41']","['33', None]","['25', '7']"
418,7 finished I/O → ready queue,io_to_ready,7,IO1,"['46', '1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7']","['32', '28', '24', '36', '41']","['33', None]","['25', None]"
418,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7']","['32', '28', '24', '36', '41']","['33', '46']","['25', None]"
418,32 dispatched to IO1,dispatch_io,32,IO1,"['1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7']","['28', '24', '36', '41']","['33', '46']","['25', '32']"
419,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33']","['28', '24', '36', '41']","[None, '46']","['25', '32']"
419,32 finished I/O → ready queue,io_to_ready,32,IO1,"['1', '42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32']","['28', '24', '36', '41']","[None, '46']","['25', None]"
419,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32']","['28', '24', '36', '41']","['1', '46']","['25', None]"
419,28 dispatched to IO1,dispatch_io,28,IO1,"['42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32']","['24', '36', '41']","['1', '46']","['25', '28']"
420,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['42', '2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46']","['24', '36', '41']","['1', None]","['25', '28']"
420,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46']","['24', '36', '41']","['1', '42']","['25', '28']"
421,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1']","['24', '36', '41']","[None, '42']","['25', '28']"
421,42 finished all bursts,finished,42,CPU1,"['2', '15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1']","['24', '36', '41']","[None, None]","['25', '28']"
421,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1']","['24', '36', '41']","['2', None]","['25', '28']"
421,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1']","['24', '36', '41']","['2', '15']","['25', '28']"
422,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2']","['24', '36', '41']","[None, '15']","['25', '28']"
422,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['30', '38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2']","['24', '36', '41', '15']","[None, None]","['25', '28']"
422,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['38', '12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2']","['24', '36', '41', '15']","['30', None]","['25', '28']"
422,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2']","['24', '36', '41', '15']","['30', '38']","['25', '28']"
424,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30']","['24', '36', '41', '15']","[None, '38']","['25', '28']"
424,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['12', '35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38']","['24', '36', '41', '15']","[None, None]","['25', '28']"
424,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['35', '39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38']","['24', '36', '41', '15']","['12', None]","['25', '28']"
424,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38']","['24', '36', '41', '15']","['12', '35']","['25', '28']"
425,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['39', '20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38']","['24', '36', '41', '15', '12']","[None, '35']","['25', '28']"
425,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38']","['24', '36', '41', '15', '12']","['39', '35']","['25', '28']"
426,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['20', '27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35']","['24', '36', '41', '15', '12']","['39', None]","['25', '28']"
426,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35']","['24', '36', '41', '15', '12']","['39', '20']","['25', '28']"
427,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39']","['24', '36', '41', '15', '12']","[None, '20']","['25', '28']"
427,28 finished I/O → ready queue,io_to_ready,28,IO1,"['27', '43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28']","['24', '36', '41', '15', '12']","[None, '20']","['25', None]"
427,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28']","['24', '36', '41', '15', '12']","['27', '20']","['25', None]"
427,24 dispatched to IO1,dispatch_io,24,IO1,"['43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28']","['36', '41', '15', '12']","['27', '20']","['25', '24']"
428,20 finished all bursts,finished,20,CPU1,"['43', '34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28']","['36', '41', '15', '12']","['27', None]","['25', '24']"
428,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28']","['36', '41', '15', '12']","['27', '43']","['25', '24']"
429,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['34', '10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27']","['36', '41', '15', '12']","[None, '43']","['25', '24']"
429,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27']","['36', '41', '15', '12']","['34', '43']","['25', '24']"
430,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['10', '37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43']","['36', '41', '15', '12']","['34', None]","['25', '24']"
430,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43']","['36', '41', '15', '12']","['34', '10']","['25', '24']"
431,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43']","['36', '41', '15', '12', '34']","[None, '10']","['25', '24']"
431,25 finished I/O → ready queue,io_to_ready,25,IO0,"['37', '49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25']","['36', '41', '15', '12', '34']","[None, '10']","[None, '24']"
431,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25']","['36', '41', '15', '12', '34']","['37', '10']","[None, '24']"
431,36 dispatched to IO0,dispatch_io,36,IO0,"['49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25']","['41', '15', '12', '34']","['37', '10']","['36', '24']"
432,10 finished all bursts,finished,10,CPU1,"['49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25']","['41', '15', '12', '34']","['37', None]","['36', '24']"
432,24 finished I/O → ready queue,io_to_ready,24,IO1,"['49', '40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24']","['41', '15', '12', '34']","['37', None]","['36', None]"
432,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24']","['41', '15', '12', '34']","['37', '49']","['36', None]"
432,41 dispatched to IO1,dispatch_io,41,IO1,"['40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24']","['15', '12', '34']","['37', '49']","['36', '41']"
433,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['40', '3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37']","['15', '12', '34']","[None, '49']","['36', '41']"
433,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37']","['15', '12', '34']","['40', '49']","['36', '41']"
434,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['3', '21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49']","['15', '12', '34']","['40', None]","['36', '41']"
434,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49']","['15', '12', '34']","['40', '3']","['36', '41']"
435,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34']","[None, '3']","['36', '41']"
435,3 finished all bursts,finished,3,CPU1,"['21', '45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34']","[None, None]","['36', '41']"
435,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['45', '50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34']","['21', None]","['36', '41']"
435,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34']","['21', '45']","['36', '41']"
436,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34', '21']","[None, '45']","['36', '41']"
436,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['50', '4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34', '21', '45']","[None, None]","['36', '41']"
436,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['4', '44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34', '21', '45']","['50', None]","['36', '41']"
436,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34', '21', '45']","['50', '4']","['36', '41']"
437,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34', '21', '45', '50']","[None, '4']","['36', '41']"
437,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40']","['15', '12', '34', '21', '45', '50', '4']","[None, None]","['36', '41']"
437,41 finished I/O → ready queue,io_to_ready,41,IO1,"['44', '26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41']","['15', '12', '34', '21', '45', '50', '4']","[None, None]","['36', None]"
437,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['26', '29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41']","['15', '12', '34', '21', '45', '50', '4']","['44', None]","['36', None]"
437,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41']","['15', '12', '34', '21', '45', '50', '4']","['44', '26']","['36', None]"
437,15 dispatched to IO1,dispatch_io,15,IO1,"['29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41']","['12', '34', '21', '45', '50', '4']","['44', '26']","['36', '15']"
438,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26']","['12', '34', '21', '45', '50', '4']","['44', None]","['36', '15']"
438,36 finished I/O → ready queue,io_to_ready,36,IO0,"['29', '48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36']","['12', '34', '21', '45', '50', '4']","['44', None]","[None, '15']"
438,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36']","['12', '34', '21', '45', '50', '4']","['44', '29']","[None, '15']"
438,12 dispatched to IO0,dispatch_io,12,IO0,"['48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36']","['34', '21', '45', '50', '4']","['44', '29']","['12', '15']"
439,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['48', '31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44']","['34', '21', '45', '50', '4']","[None, '29']","['12', '15']"
439,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44']","['34', '21', '45', '50', '4']","['48', '29']","['12', '15']"
440,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['31', '7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29']","['34', '21', '45', '50', '4']","['48', None]","['12', '15']"
440,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29']","['34', '21', '45', '50', '4']","['48', '31']","['12', '15']"
441,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48']","['34', '21', '45', '50', '4']","[None, '31']","['12', '15']"
441,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['7', '33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31']","['34', '21', '45', '50', '4']","[None, None]","['12', '15']"
441,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['33', '32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31']","['34', '21', '45', '50', '4']","['7', None]","['12', '15']"
441,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31']","['34', '21', '45', '50', '4']","['7', '33']","['12', '15']"
442,7 finished all bursts,finished,7,CPU0,"['32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31']","['34', '21', '45', '50', '4']","[None, '33']","['12', '15']"
442,15 finished I/O → ready queue,io_to_ready,15,IO1,"['32', '46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15']","['34', '21', '45', '50', '4']","[None, '33']","['12', None]"
442,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15']","['34', '21', '45', '50', '4']","['32', '33']","['12', None]"
442,34 dispatched to IO1,dispatch_io,34,IO1,"['46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15']","['21', '45', '50', '4']","['32', '33']","['12', '34']"
443,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['46', '1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15']","['21', '45', '50', '4', '33']","['32', None]","['12', '34']"
443,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15']","['21', '45', '50', '4', '33']","['32', '46']","['12', '34']"
444,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32']","['21', '45', '50', '4', '33']","[None, '46']","['12', '34']"
444,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['1', '2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32']","['21', '45', '50', '4', '33', '46']","[None, None]","['12', '34']"
444,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32']","['21', '45', '50', '4', '33', '46']","['1', None]","['12', '34']"
444,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32']","['21', '45', '50', '4', '33', '46']","['1', '2']","['12', '34']"
445,12 finished I/O → ready queue,io_to_ready,12,IO0,"['30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12']","['21', '45', '50', '4', '33', '46']","['1', '2']","[None, '34']"
445,21 dispatched to IO0,dispatch_io,21,IO0,"['30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12']","['45', '50', '4', '33', '46']","['1', '2']","['21', '34']"
446,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12']","['45', '50', '4', '33', '46', '1']","[None, '2']","['21', '34']"
446,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['30', '38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12']","['45', '50', '4', '33', '46', '1', '2']","[None, None]","['21', '34']"
446,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['38', '35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12']","['45', '50', '4', '33', '46', '1', '2']","['30', None]","['21', '34']"
446,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12']","['45', '50', '4', '33', '46', '1', '2']","['30', '38']","['21', '34']"
448,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30']","['45', '50', '4', '33', '46', '1', '2']","[None, '38']","['21', '34']"
448,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['35', '39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30']","['45', '50', '4', '33', '46', '1', '2', '38']","[None, None]","['21', '34']"
448,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['39', '28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30']","['45', '50', '4', '33', '46', '1', '2', '38']","['35', None]","['21', '34']"
448,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30']","['45', '50', '4', '33', '46', '1', '2', '38']","['35', '39']","['21', '34']"
450,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35']","['45', '50', '4', '33', '46', '1', '2', '38']","[None, '39']","['21', '34']"
450,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39']","['45', '50', '4', '33', '46', '1', '2', '38']","[None, None]","['21', '34']"
450,21 finished I/O → ready queue,io_to_ready,21,IO0,"['28', '27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['45', '50', '4', '33', '46', '1', '2', '38']","[None, None]","[None, '34']"
450,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['27', '43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['45', '50', '4', '33', '46', '1', '2', '38']","['28', None]","[None, '34']"
450,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['45', '50', '4', '33', '46', '1', '2', '38']","['28', '27']","[None, '34']"
450,45 dispatched to IO0,dispatch_io,45,IO0,"['43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['50', '4', '33', '46', '1', '2', '38']","['28', '27']","['45', '34']"
452,28 finished all bursts,finished,28,CPU0,"['43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['50', '4', '33', '46', '1', '2', '38']","[None, '27']","['45', '34']"
452,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['43', '25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['50', '4', '33', '46', '1', '2', '38', '27']","[None, None]","['45', '34']"
452,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['25', '24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['50', '4', '33', '46', '1', '2', '38', '27']","['43', None]","['45', '34']"
452,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21']","['50', '4', '33', '46', '1', '2', '38', '27']","['43', '25']","['45', '34']"
453,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,"['24', '37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43']","['50', '4', '33', '46', '1', '2', '38', '27']","[None, '25']","['45', '34']"
453,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43']","['50', '4', '33', '46', '1', '2', '38', '27']","['24', '25']","['45', '34']"
454,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['37', '49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25']","['50', '4', '33', '46', '1', '2', '38', '27']","['24', None]","['45', '34']"
454,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25']","['50', '4', '33', '46', '1', '2', '38', '27']","['24', '37']","['45', '34']"
455,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['49', '40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24']","['50', '4', '33', '46', '1', '2', '38', '27']","[None, '37']","['45', '34']"
455,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24']","['50', '4', '33', '46', '1', '2', '38', '27']","['49', '37']","['45', '34']"
456,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['40', '41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37']","['50', '4', '33', '46', '1', '2', '38', '27']","['49', None]","['45', '34']"
456,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37']","['50', '4', '33', '46', '1', '2', '38', '27']","['49', '40']","['45', '34']"
457,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['41', '26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37']","['50', '4', '33', '46', '1', '2', '38', '27', '49']","[None, '40']","['45', '34']"
457,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37']","['50', '4', '33', '46', '1', '2', '38', '27', '49']","['41', '40']","['45', '34']"
458,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37']","['50', '4', '33', '46', '1', '2', '38', '27', '49', '40']","['41', None]","['45', '34']"
458,45 finished I/O → ready queue,io_to_ready,45,IO0,"['26', '36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45']","['50', '4', '33', '46', '1', '2', '38', '27', '49', '40']","['41', None]","[None, '34']"
458,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45']","['50', '4', '33', '46', '1', '2', '38', '27', '49', '40']","['41', '26']","[None, '34']"
458,50 dispatched to IO0,dispatch_io,50,IO0,"['36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['41', '26']","['50', '34']"
459,41 finished all bursts,finished,41,CPU0,"['36', '44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","[None, '26']","['50', '34']"
459,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['36', '26']","['50', '34']"
460,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['44', '29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['36', None]","['50', '34']"
460,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['36', '44']","['50', '34']"
461,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['29', '48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","[None, '44']","['50', '34']"
461,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['29', '44']","['50', '34']"
462,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['29', None]","['50', '34']"
462,34 finished I/O → ready queue,io_to_ready,34,IO1,"['48', '31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['29', None]","['50', None]"
462,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34']","['4', '33', '46', '1', '2', '38', '27', '49', '40']","['29', '48']","['50', None]"
462,4 dispatched to IO1,dispatch_io,4,IO1,"['31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34']","['33', '46', '1', '2', '38', '27', '49', '40']","['29', '48']","['50', '4']"
463,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29']","['33', '46', '1', '2', '38', '27', '49', '40']","[None, '48']","['50', '4']"
463,50 finished I/O → ready queue,io_to_ready,50,IO0,"['31', '15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50']","['33', '46', '1', '2', '38', '27', '49', '40']","[None, '48']","[None, '4']"
463,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50']","['33', '46', '1', '2', '38', '27', '49', '40']","['31', '48']","[None, '4']"
463,33 dispatched to IO0,dispatch_io,33,IO0,"['15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50']","['46', '1', '2', '38', '27', '49', '40']","['31', '48']","['33', '4']"
464,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['15', '32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48']","['46', '1', '2', '38', '27', '49', '40']","['31', None]","['33', '4']"
464,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48']","['46', '1', '2', '38', '27', '49', '40']","['31', '15']","['33', '4']"
465,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['32', '12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31']","['46', '1', '2', '38', '27', '49', '40']","[None, '15']","['33', '4']"
465,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31']","['46', '1', '2', '38', '27', '49', '40']","['32', '15']","['33', '4']"
466,15 finished all bursts,finished,15,CPU1,"['12', '30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31']","['46', '1', '2', '38', '27', '49', '40']","['32', None]","['33', '4']"
466,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31']","['46', '1', '2', '38', '27', '49', '40']","['32', '12']","['33', '4']"
467,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['30', '35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31']","['46', '1', '2', '38', '27', '49', '40', '32']","[None, '12']","['33', '4']"
467,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31']","['46', '1', '2', '38', '27', '49', '40', '32']","['30', '12']","['33', '4']"
468,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['35', '39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12']","['46', '1', '2', '38', '27', '49', '40', '32']","['30', None]","['33', '4']"
468,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12']","['46', '1', '2', '38', '27', '49', '40', '32']","['30', '35']","['33', '4']"
469,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['39', '21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30']","['46', '1', '2', '38', '27', '49', '40', '32']","[None, '35']","['33', '4']"
469,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30']","['46', '1', '2', '38', '27', '49', '40', '32']","['39', '35']","['33', '4']"
470,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","[None, '35']","['33', '4']"
470,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['21', '43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","[None, None]","['33', '4']"
470,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['43', '25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","['21', None]","['33', '4']"
470,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","['21', '43']","['33', '4']"
472,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","[None, '43']","['33', '4']"
472,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['25', '24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","[None, None]","['33', '4']"
472,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['24', '37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","['25', None]","['33', '4']"
472,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43']","['46', '1', '2', '38', '27', '49', '40', '32', '39']","['25', '24']","['33', '4']"
474,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, '24']","['33', '4']"
474,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['37', '45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, None]","['33', '4']"
474,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['45', '26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","['37', None]","['33', '4']"
474,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","['37', '45']","['33', '4']"
476,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, '45']","['33', '4']"
476,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['26', '36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, None]","['33', '4']"
476,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['36', '44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","['26', None]","['33', '4']"
476,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","['26', '36']","['33', '4']"
477,26 finished all bursts,finished,26,CPU0,"['44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, '36']","['33', '4']"
477,36 finished CPU → ready queue,cpu_to_ready,36,CPU1,"['44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, None]","['33', '4']"
477,33 finished I/O → ready queue,io_to_ready,33,IO0,"['44', '34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, None]","[None, '4']"
477,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","['44', None]","[None, '4']"
477,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33']","['46', '1', '2', '38', '27', '49', '40', '32', '39', '25']","['44', '34']","[None, '4']"
477,46 dispatched to IO0,dispatch_io,46,IO0,"['29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33']","['1', '2', '38', '27', '49', '40', '32', '39', '25']","['44', '34']","['46', '4']"
479,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44']","['1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, '34']","['46', '4']"
479,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['29', '50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34']","['1', '2', '38', '27', '49', '40', '32', '39', '25']","[None, None]","['46', '4']"
479,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['50', '48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34']","['1', '2', '38', '27', '49', '40', '32', '39', '25']","['29', None]","['46', '4']"
479,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34']","['1', '2', '38', '27', '49', '40', '32', '39', '25']","['29', '50']","['46', '4']"
480,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34']","['1', '2', '38', '27', '49', '40', '32', '39', '25', '29']","[None, '50']","['46', '4']"
480,50 finished all bursts,finished,50,CPU1,"['48', '31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34']","['1', '2', '38', '27', '49', '40', '32', '39', '25', '29']","[None, None]","['46', '4']"
480,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['31', '12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34']","['1', '2', '38', '27', '49', '40', '32', '39', '25', '29']","['48', None]","['46', '4']"
480,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34']","['1', '2', '38', '27', '49', '40', '32', '39', '25', '29']","['48', '31']","['46', '4']"
481,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31']","['1', '2', '38', '27', '49', '40', '32', '39', '25', '29']","['48', None]","['46', '4']"
481,46 finished I/O → ready queue,io_to_ready,46,IO0,"['12', '30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46']","['1', '2', '38', '27', '49', '40', '32', '39', '25', '29']","['48', None]","[None, '4']"
481,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46']","['1', '2', '38', '27', '49', '40', '32', '39', '25', '29']","['48', '12']","[None, '4']"
481,1 dispatched to IO0,dispatch_io,1,IO0,"['30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46']","['2', '38', '27', '49', '40', '32', '39', '25', '29']","['48', '12']","['1', '4']"
482,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48']","['2', '38', '27', '49', '40', '32', '39', '25', '29']","[None, '12']","['1', '4']"
482,4 finished I/O → ready queue,io_to_ready,4,IO1,"['30', '35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4']","['2', '38', '27', '49', '40', '32', '39', '25', '29']","[None, '12']","['1', None]"
482,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4']","['2', '38', '27', '49', '40', '32', '39', '25', '29']","['30', '12']","['1', None]"
482,2 dispatched to IO1,dispatch_io,2,IO1,"['35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4']","['38', '27', '49', '40', '32', '39', '25', '29']","['30', '12']","['1', '2']"
483,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['35', '21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12']","['38', '27', '49', '40', '32', '39', '25', '29']","['30', None]","['1', '2']"
483,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12']","['38', '27', '49', '40', '32', '39', '25', '29']","['30', '35']","['1', '2']"
484,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30']","['38', '27', '49', '40', '32', '39', '25', '29']","[None, '35']","['1', '2']"
484,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['21', '43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35']","['38', '27', '49', '40', '32', '39', '25', '29']","[None, None]","['1', '2']"
484,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['43', '24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35']","['38', '27', '49', '40', '32', '39', '25', '29']","['21', None]","['1', '2']"
484,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35']","['38', '27', '49', '40', '32', '39', '25', '29']","['21', '43']","['1', '2']"
485,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21']","['38', '27', '49', '40', '32', '39', '25', '29']","[None, '43']","['1', '2']"
485,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['24', '37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43']","['38', '27', '49', '40', '32', '39', '25', '29']","[None, None]","['1', '2']"
485,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['37', '45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43']","['38', '27', '49', '40', '32', '39', '25', '29']","['24', None]","['1', '2']"
485,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43']","['38', '27', '49', '40', '32', '39', '25', '29']","['24', '37']","['1', '2']"
487,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24']","['38', '27', '49', '40', '32', '39', '25', '29']","[None, '37']","['1', '2']"
487,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37']","['38', '27', '49', '40', '32', '39', '25', '29']","[None, None]","['1', '2']"
487,2 finished I/O → ready queue,io_to_ready,2,IO1,"['45', '36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2']","['38', '27', '49', '40', '32', '39', '25', '29']","[None, None]","['1', None]"
487,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['36', '33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2']","['38', '27', '49', '40', '32', '39', '25', '29']","['45', None]","['1', None]"
487,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2']","['38', '27', '49', '40', '32', '39', '25', '29']","['45', '36']","['1', None]"
487,38 dispatched to IO1,dispatch_io,38,IO1,"['33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2']","['27', '49', '40', '32', '39', '25', '29']","['45', '36']","['1', '38']"
488,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['33', '44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2']","['27', '49', '40', '32', '39', '25', '29', '45']","[None, '36']","['1', '38']"
488,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2']","['27', '49', '40', '32', '39', '25', '29', '45']","['33', '36']","['1', '38']"
489,33 finished all bursts,finished,33,CPU0,"['44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2']","['27', '49', '40', '32', '39', '25', '29', '45']","[None, '36']","['1', '38']"
489,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['44', '34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36']","['27', '49', '40', '32', '39', '25', '29', '45']","[None, None]","['1', '38']"
489,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36']","['27', '49', '40', '32', '39', '25', '29', '45']","['44', None]","['1', '38']"
489,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36']","['27', '49', '40', '32', '39', '25', '29', '45']","['44', '34']","['1', '38']"
490,38 finished I/O → ready queue,io_to_ready,38,IO1,"['31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38']","['27', '49', '40', '32', '39', '25', '29', '45']","['44', '34']","['1', None]"
490,27 dispatched to IO1,dispatch_io,27,IO1,"['31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38']","['49', '40', '32', '39', '25', '29', '45']","['44', '34']","['1', '27']"
491,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44']","['49', '40', '32', '39', '25', '29', '45']","[None, '34']","['1', '27']"
491,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['31', '46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34']","['49', '40', '32', '39', '25', '29', '45']","[None, None]","['1', '27']"
491,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['46', '48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34']","['49', '40', '32', '39', '25', '29', '45']","['31', None]","['1', '27']"
491,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34']","['49', '40', '32', '39', '25', '29', '45']","['31', '46']","['1', '27']"
493,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31']","['49', '40', '32', '39', '25', '29', '45']","[None, '46']","['1', '27']"
493,46 finished all bursts,finished,46,CPU1,"['48', '4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31']","['49', '40', '32', '39', '25', '29', '45']","[None, None]","['1', '27']"
493,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['4', '12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31']","['49', '40', '32', '39', '25', '29', '45']","['48', None]","['1', '27']"
493,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31']","['49', '40', '32', '39', '25', '29', '45']","['48', '4']","['1', '27']"
494,48 finished all bursts,finished,48,CPU0,"['12', '30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31']","['49', '40', '32', '39', '25', '29', '45']","[None, '4']","['1', '27']"
494,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31']","['49', '40', '32', '39', '25', '29', '45']","['12', '4']","['1', '27']"
495,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['30', '35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31', '4']","['49', '40', '32', '39', '25', '29', '45']","['12', None]","['1', '27']"
495,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31', '4']","['49', '40', '32', '39', '25', '29', '45']","['12', '30']","['1', '27']"
496,12 finished all bursts,finished,12,CPU0,"['35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31', '4']","['49', '40', '32', '39', '25', '29', '45']","[None, '30']","['1', '27']"
496,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['35', '21', '43', '24', '37', '2', '36', '38', '44', '34', '31', '4']","['49', '40', '32', '39', '25', '29', '45', '30']","[None, None]","['1', '27']"
496,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['21', '43', '24', '37', '2', '36', '38', '44', '34', '31', '4']","['49', '40', '32', '39', '25', '29', '45', '30']","['35', None]","['1', '27']"
496,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['43', '24', '37', '2', '36', '38', '44', '34', '31', '4']","['49', '40', '32', '39', '25', '29', '45', '30']","['35', '21']","['1', '27']"
497,21 finished all bursts,finished,21,CPU1,"['43', '24', '37', '2', '36', '38', '44', '34', '31', '4']","['49', '40', '32', '39', '25', '29', '45', '30']","['35', None]","['1', '27']"
497,1 finished I/O → ready queue,io_to_ready,1,IO0,"['43', '24', '37', '2', '36', '38', '44', '34', '31', '4', '1']","['49', '40', '32', '39', '25', '29', '45', '30']","['35', None]","[None, '27']"
497,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['24', '37', '2', '36', '38', '44', '34', '31', '4', '1']","['49', '40', '32', '39', '25', '29', '45', '30']","['35', '43']","[None, '27']"
497,49 dispatched to IO0,dispatch_io,49,IO0,"['24', '37', '2', '36', '38', '44', '34', '31', '4', '1']","['40', '32', '39', '25', '29', '45', '30']","['35', '43']","['49', '27']"
498,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['24', '37', '2', '36', '38', '44', '34', '31', '4', '1', '35']","['40', '32', '39', '25', '29', '45', '30']","[None, '43']","['49', '27']"
498,43 finished all bursts,finished,43,CPU1,"['24', '37', '2', '36', '38', '44', '34', '31', '4', '1', '35']","['40', '32', '39', '25', '29', '45', '30']","[None, None]","['49', '27']"
498,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['37', '2', '36', '38', '44', '34', '31', '4', '1', '35']","['40', '32', '39', '25', '29', '45', '30']","['24', None]","['49', '27']"
498,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['2', '36', '38', '44', '34', '31', '4', '1', '35']","['40', '32', '39', '25', '29', '45', '30']","['24', '37']","['49', '27']"
499,27 finished I/O → ready queue,io_to_ready,27,IO1,"['2', '36', '38', '44', '34', '31', '4', '1', '35', '27']","['40', '32', '39', '25', '29', '45', '30']","['24', '37']","['49', None]"
499,40 dispatched to IO1,dispatch_io,40,IO1,"['2', '36', '38', '44', '34', '31', '4', '1', '35', '27']","['32', '39', '25', '29', '45', '30']","['24', '37']","['49', '40']"
500,24 finished all bursts,finished,24,CPU0,"['2', '36', '38', '44', '34', '31', '4', '1', '35', '27']","['32', '39', '25', '29', '45', '30']","[None, '37']","['49', '40']"
500,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['2', '36', '38', '44', '34', '31', '4', '1', '35', '27', '37']","['32', '39', '25', '29', '45', '30']","[None, None]","['49', '40']"
500,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['36', '38', '44', '34', '31', '4', '1', '35', '27', '37']","['32', '39', '25', '29', '45', '30']","['2', None]","['49', '40']"
500,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['38', '44', '34', '31', '4', '1', '35', '27', '37']","['32', '39', '25', '29', '45', '30']","['2', '36']","['49', '40']"
502,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['38', '44', '34', '31', '4', '1', '35', '27', '37', '2']","['32', '39', '25', '29', '45', '30']","[None, '36']","['49', '40']"
502,36 finished all bursts,finished,36,CPU1,"['38', '44', '34', '31', '4', '1', '35', '27', '37', '2']","['32', '39', '25', '29', '45', '30']","[None, None]","['49', '40']"
502,40 finished I/O → ready queue,io_to_ready,40,IO1,"['38', '44', '34', '31', '4', '1', '35', '27', '37', '2', '40']","['32', '39', '25', '29', '45', '30']","[None, None]","['49', None]"
502,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['44', '34', '31', '4', '1', '35', '27', '37', '2', '40']","['32', '39', '25', '29', '45', '30']","['38', None]","['49', None]"
502,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '31', '4', '1', '35', '27', '37', '2', '40']","['32', '39', '25', '29', '45', '30']","['38', '44']","['49', None]"
502,32 dispatched to IO1,dispatch_io,32,IO1,"['34', '31', '4', '1', '35', '27', '37', '2', '40']","['39', '25', '29', '45', '30']","['38', '44']","['49', '32']"
503,49 finished I/O → ready queue,io_to_ready,49,IO0,"['34', '31', '4', '1', '35', '27', '37', '2', '40', '49']","['39', '25', '29', '45', '30']","['38', '44']","[None, '32']"
503,39 dispatched to IO0,dispatch_io,39,IO0,"['34', '31', '4', '1', '35', '27', '37', '2', '40', '49']","['25', '29', '45', '30']","['38', '44']","['39', '32']"
504,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['34', '31', '4', '1', '35', '27', '37', '2', '40', '49', '38']","['25', '29', '45', '30']","[None, '44']","['39', '32']"
504,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['34', '31', '4', '1', '35', '27', '37', '2', '40', '49', '38', '44']","['25', '29', '45', '30']","[None, None]","['39', '32']"
504,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['31', '4', '1', '35', '27', '37', '2', '40', '49', '38', '44']","['25', '29', '45', '30']","['34', None]","['39', '32']"
504,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['4', '1', '35', '27', '37', '2', '40', '49', '38', '44']","['25', '29', '45', '30']","['34', '31']","['39', '32']"
506,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['4', '1', '35', '27', '37', '2', '40', '49', '38', '44', '34']","['25', '29', '45', '30']","[None, '31']","['39', '32']"
506,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['4', '1', '35', '27', '37', '2', '40', '49', '38', '44', '34', '31']","['25', '29', '45', '30']","[None, None]","['39', '32']"
506,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '35', '27', '37', '2', '40', '49', '38', '44', '34', '31']","['25', '29', '45', '30']","['4', None]","['39', '32']"
506,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['35', '27', '37', '2', '40', '49', '38', '44', '34', '31']","['25', '29', '45', '30']","['4', '1']","['39', '32']"
508,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['35', '27', '37', '2', '40', '49', '38', '44', '34', '31', '4']","['25', '29', '45', '30']","[None, '1']","['39', '32']"
508,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['35', '27', '37', '2', '40', '49', '38', '44', '34', '31', '4', '1']","['25', '29', '45', '30']","[None, None]","['39', '32']"
508,32 finished I/O → ready queue,io_to_ready,32,IO1,"['35', '27', '37', '2', '40', '49', '38', '44', '34', '31', '4', '1', '32']","['25', '29', '45', '30']","[None, None]","['39', None]"
508,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['27', '37', '2', '40', '49', '38', '44', '34', '31', '4', '1', '32']","['25', '29', '45', '30']","['35', None]","['39', None]"
508,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['37', '2', '40', '49', '38', '44', '34', '31', '4', '1', '32']","['25', '29', '45', '30']","['35', '27']","['39', None]"
508,25 dispatched to IO1,dispatch_io,25,IO1,"['37', '2', '40', '49', '38', '44', '34', '31', '4', '1', '32']","['29', '45', '30']","['35', '27']","['39', '25']"
509,35 finished all bursts,finished,35,CPU0,"['37', '2', '40', '49', '38', '44', '34', '31', '4', '1', '32']","['29', '45', '30']","[None, '27']","['39', '25']"
509,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['2', '40', '49', '38', '44', '34', '31', '4', '1', '32']","['29', '45', '30']","['37', '27']","['39', '25']"
510,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['2', '40', '49', '38', '44', '34', '31', '4', '1', '32', '27']","['29', '45', '30']","['37', None]","['39', '25']"
510,39 finished I/O → ready queue,io_to_ready,39,IO0,"['2', '40', '49', '38', '44', '34', '31', '4', '1', '32', '27', '39']","['29', '45', '30']","['37', None]","[None, '25']"
510,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['40', '49', '38', '44', '34', '31', '4', '1', '32', '27', '39']","['29', '45', '30']","['37', '2']","[None, '25']"
510,29 dispatched to IO0,dispatch_io,29,IO0,"['40', '49', '38', '44', '34', '31', '4', '1', '32', '27', '39']","['45', '30']","['37', '2']","['29', '25']"
511,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['40', '49', '38', '44', '34', '31', '4', '1', '32', '27', '39', '37']","['45', '30']","[None, '2']","['29', '25']"
511,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['40', '49', '38', '44', '34', '31', '4', '1', '32', '27', '39', '37']","['45', '30', '2']","[None, None]","['29', '25']"
511,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['49', '38', '44', '34', '31', '4', '1', '32', '27', '39', '37']","['45', '30', '2']","['40', None]","['29', '25']"
511,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['38', '44', '34', '31', '4', '1', '32', '27', '39', '37']","['45', '30', '2']","['40', '49']","['29', '25']"
512,40 finished all bursts,finished,40,CPU0,"['38', '44', '34', '31', '4', '1', '32', '27', '39', '37']","['45', '30', '2']","[None, '49']","['29', '25']"
512,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['44', '34', '31', '4', '1', '32', '27', '39', '37']","['45', '30', '2']","['38', '49']","['29', '25']"
513,38 finished all bursts,finished,38,CPU0,"['44', '34', '31', '4', '1', '32', '27', '39', '37']","['45', '30', '2']","[None, '49']","['29', '25']"
513,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['44', '34', '31', '4', '1', '32', '27', '39', '37', '49']","['45', '30', '2']","[None, None]","['29', '25']"
513,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '31', '4', '1', '32', '27', '39', '37', '49']","['45', '30', '2']","['44', None]","['29', '25']"
513,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['31', '4', '1', '32', '27', '39', '37', '49']","['45', '30', '2']","['44', '34']","['29', '25']"
514,44 finished all bursts,finished,44,CPU0,"['31', '4', '1', '32', '27', '39', '37', '49']","['45', '30', '2']","[None, '34']","['29', '25']"
514,29 finished I/O → ready queue,io_to_ready,29,IO0,"['31', '4', '1', '32', '27', '39', '37', '49', '29']","['45', '30', '2']","[None, '34']","[None, '25']"
514,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['4', '1', '32', '27', '39', '37', '49', '29']","['45', '30', '2']","['31', '34']","[None, '25']"
514,45 dispatched to IO0,dispatch_io,45,IO0,"['4', '1', '32', '27', '39', '37', '49', '29']","['30', '2']","['31', '34']","['45', '25']"
515,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['4', '1', '32', '27', '39', '37', '49', '29', '34']","['30', '2']","['31', None]","['45', '25']"
515,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '32', '27', '39', '37', '49', '29', '34']","['30', '2']","['31', '4']","['45', '25']"
516,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['1', '32', '27', '39', '37', '49', '29', '34', '31']","['30', '2']","[None, '4']","['45', '25']"
516,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['32', '27', '39', '37', '49', '29', '34', '31']","['30', '2']","['1', '4']","['45', '25']"
517,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['32', '27', '39', '37', '49', '29', '34', '31', '4']","['30', '2']","['1', None]","['45', '25']"
517,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['27', '39', '37', '49', '29', '34', '31', '4']","['30', '2']","['1', '32']","['45', '25']"
518,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['27', '39', '37', '49', '29', '34', '31', '4', '1']","['30', '2']","[None, '32']","['45', '25']"
518,45 finished I/O → ready queue,io_to_ready,45,IO0,"['27', '39', '37', '49', '29', '34', '31', '4', '1', '45']","['30', '2']","[None, '32']","[None, '25']"
518,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['39', '37', '49', '29', '34', '31', '4', '1', '45']","['30', '2']","['27', '32']","[None, '25']"
518,30 dispatched to IO0,dispatch_io,30,IO0,"['39', '37', '49', '29', '34', '31', '4', '1', '45']",['2'],"['27', '32']","['30', '25']"
519,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['39', '37', '49', '29', '34', '31', '4', '1', '45', '32']",['2'],"['27', None]","['30', '25']"
519,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['37', '49', '29', '34', '31', '4', '1', '45', '32']",['2'],"['27', '39']","['30', '25']"
520,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['37', '49', '29', '34', '31', '4', '1', '45', '32', '27']",['2'],"[None, '39']","['30', '25']"
520,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['49', '29', '34', '31', '4', '1', '45', '32', '27']",['2'],"['37', '39']","['30', '25']"
521,39 finished all bursts,finished,39,CPU1,"['49', '29', '34', '31', '4', '1', '45', '32', '27']",['2'],"['37', None]","['30', '25']"
521,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['29', '34', '31', '4', '1', '45', '32', '27']",['2'],"['37', '49']","['30', '25']"
522,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['29', '34', '31', '4', '1', '45', '32', '27', '37']",['2'],"[None, '49']","['30', '25']"
522,49 finished all bursts,finished,49,CPU1,"['29', '34', '31', '4', '1', '45', '32', '27', '37']",['2'],"[None, None]","['30', '25']"
522,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['34', '31', '4', '1', '45', '32', '27', '37']",['2'],"['29', None]","['30', '25']"
522,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['31', '4', '1', '45', '32', '27', '37']",['2'],"['29', '34']","['30', '25']"
524,29 finished all bursts,finished,29,CPU0,"['31', '4', '1', '45', '32', '27', '37']",['2'],"[None, '34']","['30', '25']"
524,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['31', '4', '1', '45', '32', '27', '37', '34']",['2'],"[None, None]","['30', '25']"
524,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['4', '1', '45', '32', '27', '37', '34']",['2'],"['31', None]","['30', '25']"
524,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '45', '32', '27', '37', '34']",['2'],"['31', '4']","['30', '25']"
526,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['1', '45', '32', '27', '37', '34', '31']",['2'],"[None, '4']","['30', '25']"
526,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '45', '32', '27', '37', '34', '31', '4']",['2'],"[None, None]","['30', '25']"
526,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['45', '32', '27', '37', '34', '31', '4']",['2'],"['1', None]","['30', '25']"
526,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['32', '27', '37', '34', '31', '4']",['2'],"['1', '45']","['30', '25']"
528,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['32', '27', '37', '34', '31', '4', '1']",['2'],"[None, '45']","['30', '25']"
528,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['32', '27', '37', '34', '31', '4', '1', '45']",['2'],"[None, None]","['30', '25']"
528,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '37', '34', '31', '4', '1', '45']",['2'],"['32', None]","['30', '25']"
528,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['37', '34', '31', '4', '1', '45']",['2'],"['32', '27']","['30', '25']"
529,32 finished all bursts,finished,32,CPU0,"['37', '34', '31', '4', '1', '45']",['2'],"[None, '27']","['30', '25']"
529,27 finished CPU → wait queue,cpu_to_io,27,CPU1,"['37', '34', '31', '4', '1', '45']","['2', '27']","[None, None]","['30', '25']"
529,25 finished I/O → ready queue,io_to_ready,25,IO1,"['37', '34', '31', '4', '1', '45', '25']","['2', '27']","[None, None]","['30', None]"
529,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['34', '31', '4', '1', '45', '25']","['2', '27']","['37', None]","['30', None]"
529,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['31', '4', '1', '45', '25']","['2', '27']","['37', '34']","['30', None]"
529,2 dispatched to IO1,dispatch_io,2,IO1,"['31', '4', '1', '45', '25']",['27'],"['37', '34']","['30', '2']"
531,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['31', '4', '1', '45', '25', '37']",['27'],"[None, '34']","['30', '2']"
531,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['31', '4', '1', '45', '25', '37', '34']",['27'],"[None, None]","['30', '2']"
531,2 finished I/O → ready queue,io_to_ready,2,IO1,"['31', '4', '1', '45', '25', '37', '34', '2']",['27'],"[None, None]","['30', None]"
531,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['4', '1', '45', '25', '37', '34', '2']",['27'],"['31', None]","['30', None]"
531,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '45', '25', '37', '34', '2']",['27'],"['31', '4']","['30', None]"
531,27 dispatched to IO1,dispatch_io,27,IO1,"['1', '45', '25', '37', '34', '2']",[],"['31', '4']","['30', '27']"
533,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['1', '45', '25', '37', '34', '2', '31']",[],"[None, '4']","['30', '27']"
533,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '45', '25', '37', '34', '2', '31', '4']",[],"[None, None]","['30', '27']"
533,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['45', '25', '37', '34', '2', '31', '4']",[],"['1', None]","['30', '27']"
533,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['25', '37', '34', '2', '31', '4']",[],"['1', '45']","['30', '27']"
535,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['25', '37', '34', '2', '31', '4']",['1'],"[None, '45']","['30', '27']"
535,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['25', '37', '34', '2', '31', '4', '45']",['1'],"[None, None]","['30', '27']"
535,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['37', '34', '2', '31', '4', '45']",['1'],"['25', None]","['30', '27']"
535,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['34', '2', '31', '4', '45']",['1'],"['25', '37']","['30', '27']"
536,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['34', '2', '31', '4', '45']","['1', '37']","['25', None]","['30', '27']"
536,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['2', '31', '4', '45']","['1', '37']","['25', '34']","['30', '27']"
537,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['2', '31', '4', '45', '25']","['1', '37']","[None, '34']","['30', '27']"
537,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['2', '31', '4', '45', '25', '34']","['1', '37']","[None, None]","['30', '27']"
537,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['31', '4', '45', '25', '34']","['1', '37']","['2', None]","['30', '27']"
537,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['4', '45', '25', '34']","['1', '37']","['2', '31']","['30', '27']"
538,30 finished I/O → ready queue,io_to_ready,30,IO0,"['4', '45', '25', '34', '30']","['1', '37']","['2', '31']","[None, '27']"
538,1 dispatched to IO0,dispatch_io,1,IO0,"['4', '45', '25', '34', '30']",['37'],"['2', '31']","['1', '27']"
539,2 finished all bursts,finished,2,CPU0,"['4', '45', '25', '34', '30']",['37'],"[None, '31']","['1', '27']"
539,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['4', '45', '25', '34', '30', '31']",['37'],"[None, None]","['1', '27']"
539,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['45', '25', '34', '30', '31']",['37'],"['4', None]","['1', '27']"
539,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['25', '34', '30', '31']",['37'],"['4', '45']","['1', '27']"
541,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['25', '34', '30', '31']","['37', '4']","[None, '45']","['1', '27']"
541,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['25', '34', '30', '31', '45']","['37', '4']","[None, None]","['1', '27']"
541,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['34', '30', '31', '45']","['37', '4']","['25', None]","['1', '27']"
541,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '31', '45']","['37', '4']","['25', '34']","['1', '27']"
543,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['30', '31', '45', '25']","['37', '4']","[None, '34']","['1', '27']"
543,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['30', '31', '45', '25', '34']","['37', '4']","[None, None]","['1', '27']"
543,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['31', '45', '25', '34']","['37', '4']","['30', None]","['1', '27']"
543,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['45', '25', '34']","['37', '4']","['30', '31']","['1', '27']"
545,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['45', '25', '34', '30']","['37', '4']","[None, '31']","['1', '27']"
545,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['45', '25', '34', '30', '31']","['37', '4']","[None, None]","['1', '27']"
545,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['25', '34', '30', '31']","['37', '4']","['45', None]","['1', '27']"
545,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['34', '30', '31']","['37', '4']","['45', '25']","['1', '27']"
546,27 finished I/O → ready queue,io_to_ready,27,IO1,"['34', '30', '31', '27']","['37', '4']","['45', '25']","['1', None]"
546,37 dispatched to IO1,dispatch_io,37,IO1,"['34', '30', '31', '27']",['4'],"['45', '25']","['1', '37']"
547,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['34', '30', '31', '27']","['4', '45']","[None, '25']","['1', '37']"
547,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['34', '30', '31', '27', '25']","['4', '45']","[None, None]","['1', '37']"
547,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['30', '31', '27', '25']","['4', '45']","['34', None]","['1', '37']"
547,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['31', '27', '25']","['4', '45']","['34', '30']","['1', '37']"
549,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['31', '27', '25', '34']","['4', '45']","[None, '30']","['1', '37']"
549,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['31', '27', '25', '34', '30']","['4', '45']","[None, None]","['1', '37']"
549,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['27', '25', '34', '30']","['4', '45']","['31', None]","['1', '37']"
549,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['25', '34', '30']","['4', '45']","['31', '27']","['1', '37']"
550,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['25', '34', '30', '27']","['4', '45']","['31', None]","['1', '37']"
550,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['34', '30', '27']","['4', '45']","['31', '25']","['1', '37']"
551,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['34', '30', '27', '31']","['4', '45']","[None, '25']","['1', '37']"
551,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['30', '27', '31']","['4', '45']","['34', '25']","['1', '37']"
552,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['30', '27', '31', '25']","['4', '45']","['34', None]","['1', '37']"
552,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '31', '25']","['4', '45']","['34', '30']","['1', '37']"
553,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['27', '31', '25', '34']","['4', '45']","[None, '30']","['1', '37']"
553,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['31', '25', '34']","['4', '45']","['27', '30']","['1', '37']"
554,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['31', '25', '34', '30']","['4', '45']","['27', None]","['1', '37']"
554,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['25', '34', '30']","['4', '45']","['27', '31']","['1', '37']"
555,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['25', '34', '30', '27']","['4', '45']","[None, '31']","['1', '37']"
555,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['25', '34', '30', '27', '31']","['4', '45']","[None, None]","['1', '37']"
555,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['34', '30', '27', '31']","['4', '45']","['25', None]","['1', '37']"
555,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '27', '31']","['4', '45']","['25', '34']","['1', '37']"
556,1 finished I/O → ready queue,io_to_ready,1,IO0,"['30', '27', '31', '1']","['4', '45']","['25', '34']","[None, '37']"
556,4 dispatched to IO0,dispatch_io,4,IO0,"['30', '27', '31', '1']",['45'],"['25', '34']","['4', '37']"
557,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['30', '27', '31', '1', '25']",['45'],"[None, '34']","['4', '37']"
557,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['30', '27', '31', '1', '25', '34']",['45'],"[None, None]","['4', '37']"
557,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['27', '31', '1', '25', '34']",['45'],"['30', None]","['4', '37']"
557,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['31', '1', '25', '34']",['45'],"['30', '27']","['4', '37']"
559,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['31', '1', '25', '34', '30']",['45'],"[None, '27']","['4', '37']"
559,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['31', '1', '25', '34', '30', '27']",['45'],"[None, None]","['4', '37']"
559,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['1', '25', '34', '30', '27']",['45'],"['31', None]","['4', '37']"
559,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['25', '34', '30', '27']",['45'],"['31', '1']","['4', '37']"
561,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['25', '34', '30', '27', '31']",['45'],"[None, '1']","['4', '37']"
561,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['25', '34', '30', '27', '31', '1']",['45'],"[None, None]","['4', '37']"
561,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['34', '30', '27', '31', '1']",['45'],"['25', None]","['4', '37']"
561,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '27', '31', '1']",['45'],"['25', '34']","['4', '37']"
562,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['30', '27', '31', '1', '34']",['45'],"['25', None]","['4', '37']"
562,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '31', '1', '34']",['45'],"['25', '30']","['4', '37']"
563,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['27', '31', '1', '34', '25']",['45'],"[None, '30']","['4', '37']"
563,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['31', '1', '34', '25']",['45'],"['27', '30']","['4', '37']"
564,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['31', '1', '34', '25', '30']",['45'],"['27', None]","['4', '37']"
564,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['1', '34', '25', '30']",['45'],"['27', '31']","['4', '37']"
565,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['1', '34', '25', '30', '27']",['45'],"[None, '31']","['4', '37']"
565,37 finished I/O → ready queue,io_to_ready,37,IO1,"['1', '34', '25', '30', '27', '37']",['45'],"[None, '31']","['4', None]"
565,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['34', '25', '30', '27', '37']",['45'],"['1', '31']","['4', None]"
565,45 dispatched to IO1,dispatch_io,45,IO1,"['34', '25', '30', '27', '37']",[],"['1', '31']","['4', '45']"
566,1 finished all bursts,finished,1,CPU0,"['34', '25', '30', '27', '37']",[],"[None, '31']","['4', '45']"
566,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['34', '25', '30', '27', '37', '31']",[],"[None, None]","['4', '45']"
566,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['25', '30', '27', '37', '31']",[],"['34', None]","['4', '45']"
566,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['30', '27', '37', '31']",[],"['34', '25']","['4', '45']"
567,25 finished all bursts,finished,25,CPU1,"['30', '27', '37', '31']",[],"['34', None]","['4', '45']"
567,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['27', '37', '31']",[],"['34', '30']","['4', '45']"
568,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['27', '37', '31', '34']",[],"[None, '30']","['4', '45']"
568,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['37', '31', '34']",[],"['27', '30']","['4', '45']"
569,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['37', '31', '34', '30']",[],"['27', None]","['4', '45']"
569,45 finished I/O → ready queue,io_to_ready,45,IO1,"['37', '31', '34', '30', '45']",[],"['27', None]","['4', None]"
569,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['31', '34', '30', '45']",[],"['27', '37']","['4', None]"
570,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['31', '34', '30', '45', '27']",[],"[None, '37']","['4', None]"
570,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '30', '45', '27']",[],"['31', '37']","['4', None]"
571,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['34', '30', '45', '27', '37']",[],"['31', None]","['4', None]"
571,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['30', '45', '27', '37']",[],"['31', '34']","['4', None]"
572,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['30', '45', '27', '37', '31']",[],"[None, '34']","['4', None]"
572,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['45', '27', '37', '31']",[],"['30', '34']","['4', None]"
573,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['45', '27', '37', '31', '34']",[],"['30', None]","['4', None]"
573,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['27', '37', '31', '34']",[],"['30', '45']","['4', None]"
574,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['27', '37', '31', '34', '30']",[],"[None, '45']","['4', None]"
574,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['37', '31', '34', '30']",[],"['27', '45']","['4', None]"
575,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['37', '31', '34', '30']",['27'],"[None, '45']","['4', None]"
575,45 finished all bursts,finished,45,CPU1,"['37', '31', '34', '30']",['27'],"[None, None]","['4', None]"
575,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['31', '34', '30']",['27'],"['37', None]","['4', None]"
575,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['34', '30']",['27'],"['37', '31']","['4', None]"
575,27 dispatched to IO1,dispatch_io,27,IO1,"['34', '30']",[],"['37', '31']","['4', '27']"
576,31 finished CPU → wait queue,cpu_to_io,31,CPU1,"['34', '30']",['31'],"['37', None]","['4', '27']"
576,34 dispatched to CPU1,dispatch_cpu,34,CPU1,['30'],['31'],"['37', '34']","['4', '27']"
577,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['30', '37']",['31'],"[None, '34']","['4', '27']"
577,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['37'],['31'],"['30', '34']","['4', '27']"
578,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['37', '34']",['31'],"['30', None]","['4', '27']"
578,4 finished I/O → ready queue,io_to_ready,4,IO0,"['37', '34', '4']",['31'],"['30', None]","[None, '27']"
578,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['34', '4']",['31'],"['30', '37']","[None, '27']"
578,31 dispatched to IO0,dispatch_io,31,IO0,"['34', '4']",[],"['30', '37']","['31', '27']"
579,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['34', '4', '30']",[],"[None, '37']","['31', '27']"
579,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['4', '30']",[],"['34', '37']","['31', '27']"
580,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['4', '30']",['34'],"[None, '37']","['31', '27']"
580,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['4', '30', '37']",['34'],"[None, None]","['31', '27']"
580,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['30', '37']",['34'],"['4', None]","['31', '27']"
580,30 dispatched to CPU1,dispatch_cpu,30,CPU1,['37'],['34'],"['4', '30']","['31', '27']"
582,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['37', '4']",['34'],"[None, '30']","['31', '27']"
582,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['37', '4', '30']",['34'],"[None, None]","['31', '27']"
582,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['4', '30']",['34'],"['37', None]","['31', '27']"
582,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['30'],['34'],"['37', '4']","['31', '27']"
584,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['30', '37']",['34'],"[None, '4']","['31', '27']"
584,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['30', '37', '4']",['34'],"[None, None]","['31', '27']"
584,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['37', '4']",['34'],"['30', None]","['31', '27']"
584,37 dispatched to CPU1,dispatch_cpu,37,CPU1,['4'],['34'],"['30', '37']","['31', '27']"
585,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['4', '37']",['34'],"['30', None]","['31', '27']"
585,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['37'],['34'],"['30', '4']","['31', '27']"
586,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['37', '30']",['34'],"[None, '4']","['31', '27']"
586,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['30'],['34'],"['37', '4']","['31', '27']"
587,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['30', '4']",['34'],"['37', None]","['31', '27']"
587,30 dispatched to CPU1,dispatch_cpu,30,CPU1,['4'],['34'],"['37', '30']","['31', '27']"
588,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['4', '37']",['34'],"[None, '30']","['31', '27']"
588,31 finished I/O → ready queue,io_to_ready,31,IO0,"['4', '37', '31']",['34'],"[None, '30']","[None, '27']"
588,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['37', '31']",['34'],"['4', '30']","[None, '27']"
588,34 dispatched to IO0,dispatch_io,34,IO0,"['37', '31']",[],"['4', '30']","['34', '27']"
589,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['37', '31', '30']",[],"['4', None]","['34', '27']"
589,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['31', '30']",[],"['4', '37']","['34', '27']"
590,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['31', '30', '4']",[],"[None, '37']","['34', '27']"
590,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['30', '4']",[],"['31', '37']","['34', '27']"
591,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['30', '4', '37']",[],"['31', None]","['34', '27']"
591,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['4', '37']",[],"['31', '30']","['34', '27']"
592,31 finished all bursts,finished,31,CPU0,"['4', '37']",[],"[None, '30']","['34', '27']"
592,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['37'],[],"['4', '30']","['34', '27']"
593,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['37', '4']",[],"[None, '30']","['34', '27']"
593,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['37', '4', '30']",[],"[None, None]","['34', '27']"
593,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['4', '30']",[],"['37', None]","['34', '27']"
593,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['30'],[],"['37', '4']","['34', '27']"
595,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['30', '37']",[],"[None, '4']","['34', '27']"
595,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['30', '37', '4']",[],"[None, None]","['34', '27']"
595,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['37', '4']",[],"['30', None]","['34', '27']"
595,37 dispatched to CPU1,dispatch_cpu,37,CPU1,['4'],[],"['30', '37']","['34', '27']"
597,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['4', '30']",[],"[None, '37']","['34', '27']"
597,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['4', '30', '37']",[],"[None, None]","['34', '27']"
597,27 finished all bursts,finished,27,IO1,"['4', '30', '37']",[],"[None, None]","['34', None]"
597,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['30', '37']",[],"['4', None]","['34', None]"
597,30 dispatched to CPU1,dispatch_cpu,30,CPU1,['37'],[],"['4', '30']","['34', None]"
599,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['37', '4']",[],"[None, '30']","['34', None]"
599,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['37', '4', '30']",[],"[None, None]","['34', None]"
599,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['4', '30']",[],"['37', None]","['34', None]"
599,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['30'],[],"['37', '4']","['34', None]"
600,37 finished CPU → wait queue,cpu_to_io,37,CPU0,['30'],['37'],"[None, '4']","['34', None]"
600,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],['37'],"['30', '4']","['34', None]"
600,37 dispatched to IO1,dispatch_io,37,IO1,[],[],"['30', '4']","['34', '37']"
601,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['30', None]","['34', '37']"
601,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['30', '4']","['34', '37']"
602,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],[],"[None, '4']","['34', '37']"
602,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],[],"['30', '4']","['34', '37']"
603,4 finished CPU → wait queue,cpu_to_io,4,CPU1,[],['4'],"['30', None]","['34', '37']"
604,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],['4'],"[None, None]","['34', '37']"
604,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],['4'],"['30', None]","['34', '37']"
606,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],['4'],"[None, None]","['34', '37']"
606,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],['4'],"['30', None]","['34', '37']"
607,30 finished CPU → wait queue,cpu_to_io,30,CPU0,[],"['4', '30']","[None, None]","['34', '37']"
610,34 finished I/O → ready queue,io_to_ready,34,IO0,['34'],"['4', '30']","[None, None]","[None, '37']"
610,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['4', '30']","['34', None]","[None, '37']"
610,4 dispatched to IO0,dispatch_io,4,IO0,[],['30'],"['34', None]","['4', '37']"
612,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],['30'],"[None, None]","['4', '37']"
612,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],['30'],"['34', None]","['4', '37']"
614,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],['30'],"[None, None]","['4', '37']"
614,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],['30'],"['34', None]","['4', '37']"
615,34 finished all bursts,finished,34,CPU0,[],['30'],"[None, None]","['4', '37']"
622,37 finished I/O → ready queue,io_to_ready,37,IO1,['37'],['30'],"[None, None]","['4', None]"
622,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],['30'],"['37', None]","['4', None]"
622,30 dispatched to IO1,dispatch_io,30,IO1,[],[],"['37', None]","['4', '30']"
624,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","['4', '30']"
624,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","['4', '30']"
626,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","['4', '30']"
626,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","['4', '30']"
628,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","['4', '30']"
628,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","['4', '30']"
630,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","['4', '30']"
630,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","['4', '30']"
632,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","['4', '30']"
632,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","['4', '30']"
633,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,['37'],[],"[None, None]","['4', '30']"
633,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","['4', '30']"
634,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],[],"['37', None]","[None, '30']"
634,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['37', '4']","[None, '30']"
635,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, '4']","[None, '30']"
635,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', '4']","[None, '30']"
636,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['37', None]","[None, '30']"
636,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['37', '4']","[None, '30']"
637,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, '4']","[None, '30']"
637,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', '4']","[None, '30']"
638,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['37', None]","[None, '30']"
638,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['37', '4']","[None, '30']"
639,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, '4']","[None, '30']"
639,4 finished all bursts,finished,4,CPU1,['37'],[],"[None, None]","[None, '30']"
639,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, '30']"
641,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, '30']"
641,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, '30']"
642,37 finished CPU → wait queue,cpu_to_io,37,CPU0,[],['37'],"[None, None]","[None, '30']"
642,37 dispatched to IO0,dispatch_io,37,IO0,[],[],"[None, None]","['37', '30']"
643,30 finished I/O → ready queue,io_to_ready,30,IO1,['30'],[],"[None, None]","['37', None]"
643,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],[],"['30', None]","['37', None]"
645,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],[],"[None, None]","['37', None]"
645,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],[],"['30', None]","['37', None]"
646,30 finished all bursts,finished,30,CPU0,[],[],"[None, None]","['37', None]"
667,37 finished I/O → ready queue,io_to_ready,37,IO0,['37'],[],"[None, None]","[None, None]"
667,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
669,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
669,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
671,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
671,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
673,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
673,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
675,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
675,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
677,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
677,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
679,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
679,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
681,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
681,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
683,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],[],"[None, None]","[None, None]"
683,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],[],"['37', None]","[None, None]"
684,37 finished all bursts,finished,37,CPU0,[],[],"[None, None]","[None, None]"
