// Seed: 2236876806
module module_0 ();
  genvar id_1;
  wire id_2;
  module_2(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2,
    input tri0  id_3
);
  wire id_5;
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 - id_1;
endmodule
