# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_add16.all_a8ad0313227e6e4cf7e1113b280dcedad766e677/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_add16(tb) -L vunit_lib -L lib -g/tb_add16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_add16.all_a8ad0313227e6e4cf7e1113b280dcedad766e677/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 14:15:33 on Mar 23,2022
# ** Warning: Design size of 21398 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_add16/mapping/q(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 200 ps  Iteration: 0  Process: /tb_add16/main File: /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd
# Break in Process main at /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd line 39
# Stopped at /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd line 39
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd 39 return [address 0xf6d445e7] Process main
# 
# 
# Surrounding code from 'see' command
#   34 :     test_runner_setup(runner, runner_cfg);
#   35 : 
#   36 :       -- Teste: 1
#   37 :       inA <= "0000000000000000"; inB<= "0000000000000001";
#   38 :       wait for 200 ps;
# ->39 :       assert(outQ = "0000000000000001")  report "Falha em teste: 1" severity error;
#   40 : 
#   41 :       -- Teste: 2
#   42 :       inA <= "0000000000000000"; inB<= "1111111111111111";
#   43 :       wait for 200 ps;
# 
# End time: 14:15:33 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_inversor16.all_cf124a04e75272dadd8625f1aac52b48d9b344c6/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_inversor16(tb) -L vunit_lib -L lib -g/tb_inversor16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_inversor16.all_cf124a04e75272dadd8625f1aac52b48d9b344c6/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 14:15:33 on Mar 23,2022
# ** Warning: Design size of 21382 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_inversor16/inv16/y(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: a=0000, z=0, y=0000
#    Time: 40 ns  Iteration: 1  Process: /tb_inversor16/main File: /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd
# Break in Process main at /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd line 46
# Stopped at /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd line 46
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd 46 return [address 0xf6d447c9] Process main
# 
# 
# Surrounding code from 'see' command
#   41 :     wait until clk'event and clk='1';
#   42 : 
#   43 :     a <= x"0000";
#   44 :     z <= '0';
#   45 :     wait until clk'event and clk='1';
# ->46 :     assert(y = x"0000") report "a=0000, z=0, y=0000";
#   47 : 
#   48 :     wait until clk'event and clk='1';
#   49 :     a <= x"0000";
#   50 :     z <= '1';
# 
# End time: 14:15:34 on Mar 23,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
