/*!
 ******************************************************************************
 *
 * \file
 *
 * \brief   RAJA header file defining SIMD/SIMT register operations.
 *
 ******************************************************************************
 */

//~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~//
// Copyright (c) 2016-23, Lawrence Livermore National Security, LLC
// and RAJA project contributors. See the RAJA/LICENSE file for details.
//
// SPDX-License-Identifier: (BSD-3-Clause)
//~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~//

#ifndef RAJA_pattern_tensor_expression_template_HPP
#define RAJA_pattern_tensor_expression_template_HPP

#include "RAJA/pattern/tensor/internal/ET/ExpressionTemplateBase.hpp"
#include "RAJA/pattern/tensor/internal/ET/BinaryOperator.hpp"
#include "RAJA/pattern/tensor/internal/ET/BlockLiteral.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorDivide.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorLiteral.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorLoadStore.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorMultiply.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorMultiplyAdd.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorNegate.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorScalarLiteral.hpp"
#include "RAJA/pattern/tensor/internal/ET/TensorTranspose.hpp"



#endif
