{
  "module_name": "hw_atl_llh.c",
  "hash_id": "bf230573f741632c2cd24bad8ca3048a97c50ea677e4fb7002e0ec95d48b2e4b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.c",
  "human_readable_source": "\n \n\n \n\n#include \"hw_atl_llh.h\"\n#include \"hw_atl_llh_internal.h\"\n#include \"../aq_hw_utils.h\"\n\nvoid hw_atl_ts_reset_set(struct aq_hw_s *aq_hw, u32 val)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TS_RESET_ADR,\n\t\t\t    HW_ATL_TS_RESET_MSK,\n\t\t\t    HW_ATL_TS_RESET_SHIFT,\n\t\t\t    val);\n}\n\nvoid hw_atl_ts_power_down_set(struct aq_hw_s *aq_hw, u32 val)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TS_POWER_DOWN_ADR,\n\t\t\t    HW_ATL_TS_POWER_DOWN_MSK,\n\t\t\t    HW_ATL_TS_POWER_DOWN_SHIFT,\n\t\t\t    val);\n}\n\nu32 hw_atl_ts_power_down_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_TS_POWER_DOWN_ADR,\n\t\t\t\t  HW_ATL_TS_POWER_DOWN_MSK,\n\t\t\t\t  HW_ATL_TS_POWER_DOWN_SHIFT);\n}\n\nu32 hw_atl_ts_ready_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_TS_READY_ADR,\n\t\t\t\t  HW_ATL_TS_READY_MSK,\n\t\t\t\t  HW_ATL_TS_READY_SHIFT);\n}\n\nu32 hw_atl_ts_ready_latch_high_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_TS_READY_LATCH_HIGH_ADR,\n\t\t\t\t  HW_ATL_TS_READY_LATCH_HIGH_MSK,\n\t\t\t\t  HW_ATL_TS_READY_LATCH_HIGH_SHIFT);\n}\n\nu32 hw_atl_ts_data_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_TS_DATA_OUT_ADR,\n\t\t\t\t  HW_ATL_TS_DATA_OUT_MSK,\n\t\t\t\t  HW_ATL_TS_DATA_OUT_SHIFT);\n}\n\n \nvoid hw_atl_reg_glb_cpu_sem_set(struct aq_hw_s *aq_hw, u32 glb_cpu_sem,\n\t\t\t\tu32 semaphore)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GLB_CPU_SEM_ADR(semaphore), glb_cpu_sem);\n}\n\nu32 hw_atl_reg_glb_cpu_sem_get(struct aq_hw_s *aq_hw, u32 semaphore)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GLB_CPU_SEM_ADR(semaphore));\n}\n\nvoid hw_atl_glb_glb_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 glb_reg_res_dis)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_GLB_REG_RES_DIS_ADR,\n\t\t\t    HW_ATL_GLB_REG_RES_DIS_MSK,\n\t\t\t    HW_ATL_GLB_REG_RES_DIS_SHIFT,\n\t\t\t    glb_reg_res_dis);\n}\n\nvoid hw_atl_glb_soft_res_set(struct aq_hw_s *aq_hw, u32 soft_res)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_GLB_SOFT_RES_ADR,\n\t\t\t    HW_ATL_GLB_SOFT_RES_MSK,\n\t\t\t    HW_ATL_GLB_SOFT_RES_SHIFT, soft_res);\n}\n\nu32 hw_atl_glb_soft_res_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_GLB_SOFT_RES_ADR,\n\t\t\t\t  HW_ATL_GLB_SOFT_RES_MSK,\n\t\t\t\t  HW_ATL_GLB_SOFT_RES_SHIFT);\n}\n\nu32 hw_atl_reg_glb_mif_id_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GLB_MIF_ID_ADR);\n}\n\n \nu32 hw_atl_rpb_rx_dma_drop_pkt_cnt_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_RPB_RX_DMA_DROP_PKT_CNT_ADR);\n}\n\nu64 hw_atl_stats_rx_dma_good_octet_counter_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg64(aq_hw, HW_ATL_STATS_RX_DMA_GOOD_OCTET_COUNTERLSW);\n}\n\nu64 hw_atl_stats_rx_dma_good_pkt_counter_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg64(aq_hw, HW_ATL_STATS_RX_DMA_GOOD_PKT_COUNTERLSW);\n}\n\nu64 hw_atl_stats_tx_dma_good_octet_counter_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg64(aq_hw, HW_ATL_STATS_TX_DMA_GOOD_OCTET_COUNTERLSW);\n}\n\nu64 hw_atl_stats_tx_dma_good_pkt_counter_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg64(aq_hw, HW_ATL_STATS_TX_DMA_GOOD_PKT_COUNTERLSW);\n}\n\n \nvoid hw_atl_itr_irq_auto_masklsw_set(struct aq_hw_s *aq_hw,\n\t\t\t\t     u32 irq_auto_masklsw)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_ITR_IAMRLSW_ADR, irq_auto_masklsw);\n}\n\nvoid hw_atl_itr_irq_map_en_rx_set(struct aq_hw_s *aq_hw, u32 irq_map_en_rx,\n\t\t\t\t  u32 rx)\n{\n \n\tstatic u32 itr_imr_rxren_adr[32] = {\n\t\t\t0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\n\t\t\t0x00002108U, 0x00002108U, 0x0000210CU, 0x0000210CU,\n\t\t\t0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\n\t\t\t0x00002118U, 0x00002118U, 0x0000211CU, 0x0000211CU,\n\t\t\t0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\n\t\t\t0x00002128U, 0x00002128U, 0x0000212CU, 0x0000212CU,\n\t\t\t0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\n\t\t\t0x00002138U, 0x00002138U, 0x0000213CU, 0x0000213CU\n\t\t};\n\n \n\tstatic u32 itr_imr_rxren_msk[32] = {\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U,\n\t\t\t0x00008000U, 0x00000080U, 0x00008000U, 0x00000080U\n\t\t};\n\n \n\tstatic u32 itr_imr_rxren_shift[32] = {\n\t\t\t15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U,\n\t\t\t15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U,\n\t\t\t15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U,\n\t\t\t15U, 7U, 15U, 7U, 15U, 7U, 15U, 7U\n\t\t};\n\n\taq_hw_write_reg_bit(aq_hw, itr_imr_rxren_adr[rx],\n\t\t\t    itr_imr_rxren_msk[rx],\n\t\t\t    itr_imr_rxren_shift[rx],\n\t\t\t    irq_map_en_rx);\n}\n\nvoid hw_atl_itr_irq_map_en_tx_set(struct aq_hw_s *aq_hw, u32 irq_map_en_tx,\n\t\t\t\t  u32 tx)\n{\n \n\tstatic u32 itr_imr_txten_adr[32] = {\n\t\t\t0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\n\t\t\t0x00002108U, 0x00002108U, 0x0000210CU, 0x0000210CU,\n\t\t\t0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\n\t\t\t0x00002118U, 0x00002118U, 0x0000211CU, 0x0000211CU,\n\t\t\t0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\n\t\t\t0x00002128U, 0x00002128U, 0x0000212CU, 0x0000212CU,\n\t\t\t0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\n\t\t\t0x00002138U, 0x00002138U, 0x0000213CU, 0x0000213CU\n\t\t};\n\n \n\tstatic u32 itr_imr_txten_msk[32] = {\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U,\n\t\t\t0x80000000U, 0x00800000U, 0x80000000U, 0x00800000U\n\t\t};\n\n \n\tstatic u32 itr_imr_txten_shift[32] = {\n\t\t\t31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U,\n\t\t\t31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U,\n\t\t\t31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U,\n\t\t\t31U, 23U, 31U, 23U, 31U, 23U, 31U, 23U\n\t\t};\n\n\taq_hw_write_reg_bit(aq_hw, itr_imr_txten_adr[tx],\n\t\t\t    itr_imr_txten_msk[tx],\n\t\t\t    itr_imr_txten_shift[tx],\n\t\t\t    irq_map_en_tx);\n}\n\nvoid hw_atl_itr_irq_map_rx_set(struct aq_hw_s *aq_hw, u32 irq_map_rx, u32 rx)\n{\n \n\tstatic u32 itr_imr_rxr_adr[32] = {\n\t\t\t0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\n\t\t\t0x00002108U, 0x00002108U, 0x0000210CU, 0x0000210CU,\n\t\t\t0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\n\t\t\t0x00002118U, 0x00002118U, 0x0000211CU, 0x0000211CU,\n\t\t\t0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\n\t\t\t0x00002128U, 0x00002128U, 0x0000212CU, 0x0000212CU,\n\t\t\t0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\n\t\t\t0x00002138U, 0x00002138U, 0x0000213CU, 0x0000213CU\n\t\t};\n\n \n\tstatic u32 itr_imr_rxr_msk[32] = {\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU,\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU,\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU,\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU,\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU,\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU,\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU,\n\t\t\t0x00001f00U, 0x0000001FU, 0x00001F00U, 0x0000001FU\n\t\t};\n\n \n\tstatic u32 itr_imr_rxr_shift[32] = {\n\t\t\t8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U,\n\t\t\t8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U,\n\t\t\t8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U,\n\t\t\t8U, 0U, 8U, 0U, 8U, 0U, 8U, 0U\n\t\t};\n\n\taq_hw_write_reg_bit(aq_hw, itr_imr_rxr_adr[rx],\n\t\t\t    itr_imr_rxr_msk[rx],\n\t\t\t    itr_imr_rxr_shift[rx],\n\t\t\t    irq_map_rx);\n}\n\nvoid hw_atl_itr_irq_map_tx_set(struct aq_hw_s *aq_hw, u32 irq_map_tx, u32 tx)\n{\n \n\tstatic u32 itr_imr_txt_adr[32] = {\n\t\t\t0x00002100U, 0x00002100U, 0x00002104U, 0x00002104U,\n\t\t\t0x00002108U, 0x00002108U, 0x0000210CU, 0x0000210CU,\n\t\t\t0x00002110U, 0x00002110U, 0x00002114U, 0x00002114U,\n\t\t\t0x00002118U, 0x00002118U, 0x0000211CU, 0x0000211CU,\n\t\t\t0x00002120U, 0x00002120U, 0x00002124U, 0x00002124U,\n\t\t\t0x00002128U, 0x00002128U, 0x0000212CU, 0x0000212CU,\n\t\t\t0x00002130U, 0x00002130U, 0x00002134U, 0x00002134U,\n\t\t\t0x00002138U, 0x00002138U, 0x0000213CU, 0x0000213CU\n\t\t};\n\n \n\tstatic u32 itr_imr_txt_msk[32] = {\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U,\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U,\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U,\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U,\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U,\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U,\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U,\n\t\t\t0x1f000000U, 0x001F0000U, 0x1F000000U, 0x001F0000U\n\t\t};\n\n \n\tstatic u32 itr_imr_txt_shift[32] = {\n\t\t\t24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U,\n\t\t\t24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U,\n\t\t\t24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U,\n\t\t\t24U, 16U, 24U, 16U, 24U, 16U, 24U, 16U\n\t\t};\n\n\taq_hw_write_reg_bit(aq_hw, itr_imr_txt_adr[tx],\n\t\t\t    itr_imr_txt_msk[tx],\n\t\t\t    itr_imr_txt_shift[tx],\n\t\t\t    irq_map_tx);\n}\n\nvoid hw_atl_itr_irq_msk_clearlsw_set(struct aq_hw_s *aq_hw,\n\t\t\t\t     u32 irq_msk_clearlsw)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_ITR_IMCRLSW_ADR, irq_msk_clearlsw);\n}\n\nvoid hw_atl_itr_irq_msk_setlsw_set(struct aq_hw_s *aq_hw, u32 irq_msk_setlsw)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_ITR_IMSRLSW_ADR, irq_msk_setlsw);\n}\n\nvoid hw_atl_itr_irq_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 irq_reg_res_dis)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_ITR_REG_RES_DSBL_ADR,\n\t\t\t    HW_ATL_ITR_REG_RES_DSBL_MSK,\n\t\t\t    HW_ATL_ITR_REG_RES_DSBL_SHIFT, irq_reg_res_dis);\n}\n\nvoid hw_atl_itr_irq_status_clearlsw_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\tu32 irq_status_clearlsw)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_ITR_ISCRLSW_ADR, irq_status_clearlsw);\n}\n\nu32 hw_atl_itr_irq_statuslsw_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_ITR_ISRLSW_ADR);\n}\n\nu32 hw_atl_itr_res_irq_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_ITR_RES_ADR, HW_ATL_ITR_RES_MSK,\n\t\t\t\t  HW_ATL_ITR_RES_SHIFT);\n}\n\nvoid hw_atl_itr_res_irq_set(struct aq_hw_s *aq_hw, u32 res_irq)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_ITR_RES_ADR, HW_ATL_ITR_RES_MSK,\n\t\t\t    HW_ATL_ITR_RES_SHIFT, res_irq);\n}\n\n \nvoid hw_atl_itr_rsc_en_set(struct aq_hw_s *aq_hw, u32 enable)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_ITR_RSC_EN_ADR, enable);\n}\n\n \nvoid hw_atl_itr_rsc_delay_set(struct aq_hw_s *aq_hw, u32 delay)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_ITR_RSC_DELAY_ADR,\n\t\t\t    HW_ATL_ITR_RSC_DELAY_MSK,\n\t\t\t    HW_ATL_ITR_RSC_DELAY_SHIFT,\n\t\t\t    delay);\n}\n\n \nvoid hw_atl_rdm_cpu_id_set(struct aq_hw_s *aq_hw, u32 cpuid, u32 dca)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DCADCPUID_ADR(dca),\n\t\t\t    HW_ATL_RDM_DCADCPUID_MSK,\n\t\t\t    HW_ATL_RDM_DCADCPUID_SHIFT, cpuid);\n}\n\nvoid hw_atl_rdm_rx_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_dca_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DCA_EN_ADR, HW_ATL_RDM_DCA_EN_MSK,\n\t\t\t    HW_ATL_RDM_DCA_EN_SHIFT, rx_dca_en);\n}\n\nvoid hw_atl_rdm_rx_dca_mode_set(struct aq_hw_s *aq_hw, u32 rx_dca_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DCA_MODE_ADR,\n\t\t\t    HW_ATL_RDM_DCA_MODE_MSK,\n\t\t\t    HW_ATL_RDM_DCA_MODE_SHIFT, rx_dca_mode);\n}\n\nvoid hw_atl_rdm_rx_desc_data_buff_size_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t   u32 rx_desc_data_buff_size,\n\t\t\t\t\t   u32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DESCDDATA_SIZE_ADR(descriptor),\n\t\t\t    HW_ATL_RDM_DESCDDATA_SIZE_MSK,\n\t\t\t    HW_ATL_RDM_DESCDDATA_SIZE_SHIFT,\n\t\t\t    rx_desc_data_buff_size);\n}\n\nvoid hw_atl_rdm_rx_desc_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_desc_dca_en,\n\t\t\t\t   u32 dca)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DCADDESC_EN_ADR(dca),\n\t\t\t    HW_ATL_RDM_DCADDESC_EN_MSK,\n\t\t\t    HW_ATL_RDM_DCADDESC_EN_SHIFT,\n\t\t\t    rx_desc_dca_en);\n}\n\nvoid hw_atl_rdm_rx_desc_en_set(struct aq_hw_s *aq_hw, u32 rx_desc_en,\n\t\t\t       u32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DESCDEN_ADR(descriptor),\n\t\t\t    HW_ATL_RDM_DESCDEN_MSK,\n\t\t\t    HW_ATL_RDM_DESCDEN_SHIFT,\n\t\t\t    rx_desc_en);\n}\n\nvoid hw_atl_rdm_rx_desc_head_buff_size_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t   u32 rx_desc_head_buff_size,\n\t\t\t\t\t   u32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DESCDHDR_SIZE_ADR(descriptor),\n\t\t\t    HW_ATL_RDM_DESCDHDR_SIZE_MSK,\n\t\t\t    HW_ATL_RDM_DESCDHDR_SIZE_SHIFT,\n\t\t\t    rx_desc_head_buff_size);\n}\n\nvoid hw_atl_rdm_rx_desc_head_splitting_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t   u32 rx_desc_head_splitting,\n\t\t\t\t\t   u32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DESCDHDR_SPLIT_ADR(descriptor),\n\t\t\t    HW_ATL_RDM_DESCDHDR_SPLIT_MSK,\n\t\t\t    HW_ATL_RDM_DESCDHDR_SPLIT_SHIFT,\n\t\t\t    rx_desc_head_splitting);\n}\n\nu32 hw_atl_rdm_rx_desc_head_ptr_get(struct aq_hw_s *aq_hw, u32 descriptor)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_RDM_DESCDHD_ADR(descriptor),\n\t\t\t\t  HW_ATL_RDM_DESCDHD_MSK,\n\t\t\t\t  HW_ATL_RDM_DESCDHD_SHIFT);\n}\n\nvoid hw_atl_rdm_rx_desc_len_set(struct aq_hw_s *aq_hw, u32 rx_desc_len,\n\t\t\t\tu32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DESCDLEN_ADR(descriptor),\n\t\t\t    HW_ATL_RDM_DESCDLEN_MSK, HW_ATL_RDM_DESCDLEN_SHIFT,\n\t\t\t    rx_desc_len);\n}\n\nvoid hw_atl_rdm_rx_desc_res_set(struct aq_hw_s *aq_hw, u32 rx_desc_res,\n\t\t\t\tu32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DESCDRESET_ADR(descriptor),\n\t\t\t    HW_ATL_RDM_DESCDRESET_MSK,\n\t\t\t    HW_ATL_RDM_DESCDRESET_SHIFT,\n\t\t\t    rx_desc_res);\n}\n\nvoid hw_atl_rdm_rx_desc_wr_wb_irq_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t u32 rx_desc_wr_wb_irq_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_INT_DESC_WRB_EN_ADR,\n\t\t\t    HW_ATL_RDM_INT_DESC_WRB_EN_MSK,\n\t\t\t    HW_ATL_RDM_INT_DESC_WRB_EN_SHIFT,\n\t\t\t    rx_desc_wr_wb_irq_en);\n}\n\nvoid hw_atl_rdm_rx_head_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_head_dca_en,\n\t\t\t\t   u32 dca)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DCADHDR_EN_ADR(dca),\n\t\t\t    HW_ATL_RDM_DCADHDR_EN_MSK,\n\t\t\t    HW_ATL_RDM_DCADHDR_EN_SHIFT,\n\t\t\t    rx_head_dca_en);\n}\n\nvoid hw_atl_rdm_rx_pld_dca_en_set(struct aq_hw_s *aq_hw, u32 rx_pld_dca_en,\n\t\t\t\t  u32 dca)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_DCADPAY_EN_ADR(dca),\n\t\t\t    HW_ATL_RDM_DCADPAY_EN_MSK,\n\t\t\t    HW_ATL_RDM_DCADPAY_EN_SHIFT,\n\t\t\t    rx_pld_dca_en);\n}\n\nvoid hw_atl_rdm_rdm_intr_moder_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 rdm_intr_moder_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_INT_RIM_EN_ADR,\n\t\t\t    HW_ATL_RDM_INT_RIM_EN_MSK,\n\t\t\t    HW_ATL_RDM_INT_RIM_EN_SHIFT,\n\t\t\t    rdm_intr_moder_en);\n}\n\n \nvoid hw_atl_reg_gen_irq_map_set(struct aq_hw_s *aq_hw, u32 gen_intr_map,\n\t\t\t\tu32 regidx)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GEN_INTR_MAP_ADR(regidx), gen_intr_map);\n}\n\nu32 hw_atl_reg_gen_irq_status_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GEN_INTR_STAT_ADR);\n}\n\nvoid hw_atl_reg_irq_glb_ctl_set(struct aq_hw_s *aq_hw, u32 intr_glb_ctl)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_INTR_GLB_CTL_ADR, intr_glb_ctl);\n}\n\nvoid hw_atl_reg_irq_thr_set(struct aq_hw_s *aq_hw, u32 intr_thr, u32 throttle)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_INTR_THR_ADR(throttle), intr_thr);\n}\n\nvoid hw_atl_reg_rx_dma_desc_base_addresslswset(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 rx_dma_desc_base_addrlsw,\n\t\t\t\t\t       u32 descriptor)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_DMA_DESC_BASE_ADDRLSW_ADR(descriptor),\n\t\t\trx_dma_desc_base_addrlsw);\n}\n\nvoid hw_atl_reg_rx_dma_desc_base_addressmswset(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 rx_dma_desc_base_addrmsw,\n\t\t\t\t\t       u32 descriptor)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_DMA_DESC_BASE_ADDRMSW_ADR(descriptor),\n\t\t\trx_dma_desc_base_addrmsw);\n}\n\nu32 hw_atl_reg_rx_dma_desc_status_get(struct aq_hw_s *aq_hw, u32 descriptor)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_RX_DMA_DESC_STAT_ADR(descriptor));\n}\n\nvoid hw_atl_reg_rx_dma_desc_tail_ptr_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t u32 rx_dma_desc_tail_ptr,\n\t\t\t\t\t u32 descriptor)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_DMA_DESC_TAIL_PTR_ADR(descriptor),\n\t\t\trx_dma_desc_tail_ptr);\n}\n\nvoid hw_atl_reg_rx_flr_mcst_flr_msk_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\tu32 rx_flr_mcst_flr_msk)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_FLR_MCST_FLR_MSK_ADR,\n\t\t\trx_flr_mcst_flr_msk);\n}\n\nvoid hw_atl_reg_rx_flr_mcst_flr_set(struct aq_hw_s *aq_hw, u32 rx_flr_mcst_flr,\n\t\t\t\t    u32 filter)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_FLR_MCST_FLR_ADR(filter),\n\t\t\trx_flr_mcst_flr);\n}\n\nvoid hw_atl_reg_rx_flr_rss_control1set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 rx_flr_rss_control1)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_FLR_RSS_CONTROL1_ADR,\n\t\t\trx_flr_rss_control1);\n}\n\nvoid hw_atl_reg_rx_flr_control2_set(struct aq_hw_s *aq_hw,\n\t\t\t\t    u32 rx_filter_control2)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_FLR_CONTROL2_ADR, rx_filter_control2);\n}\n\nvoid hw_atl_reg_rx_intr_moder_ctrl_set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 rx_intr_moderation_ctl,\n\t\t\t\t       u32 queue)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RX_INTR_MODERATION_CTL_ADR(queue),\n\t\t\trx_intr_moderation_ctl);\n}\n\nvoid hw_atl_reg_tx_dma_debug_ctl_set(struct aq_hw_s *aq_hw,\n\t\t\t\t     u32 tx_dma_debug_ctl)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_TX_DMA_DEBUG_CTL_ADR, tx_dma_debug_ctl);\n}\n\nvoid hw_atl_reg_tx_dma_desc_base_addresslswset(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 tx_dma_desc_base_addrlsw,\n\t\t\t\t\t       u32 descriptor)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_TX_DMA_DESC_BASE_ADDRLSW_ADR(descriptor),\n\t\t\ttx_dma_desc_base_addrlsw);\n}\n\nvoid hw_atl_reg_tx_dma_desc_base_addressmswset(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 tx_dma_desc_base_addrmsw,\n\t\t\t\t\t       u32 descriptor)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_TX_DMA_DESC_BASE_ADDRMSW_ADR(descriptor),\n\t\t\ttx_dma_desc_base_addrmsw);\n}\n\nvoid hw_atl_reg_tx_dma_desc_tail_ptr_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t u32 tx_dma_desc_tail_ptr,\n\t\t\t\t\t u32 descriptor)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_TX_DMA_DESC_TAIL_PTR_ADR(descriptor),\n\t\t\ttx_dma_desc_tail_ptr);\n}\n\nvoid hw_atl_reg_tx_intr_moder_ctrl_set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 tx_intr_moderation_ctl,\n\t\t\t\t       u32 queue)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_TX_INTR_MODERATION_CTL_ADR(queue),\n\t\t\ttx_intr_moderation_ctl);\n}\n\n \nvoid hw_atl_rpb_dma_sys_lbk_set(struct aq_hw_s *aq_hw, u32 dma_sys_lbk)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_DMA_SYS_LBK_ADR,\n\t\t\t    HW_ATL_RPB_DMA_SYS_LBK_MSK,\n\t\t\t    HW_ATL_RPB_DMA_SYS_LBK_SHIFT, dma_sys_lbk);\n}\n\nvoid hw_atl_rpb_dma_net_lbk_set(struct aq_hw_s *aq_hw, u32 dma_net_lbk)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_DMA_NET_LBK_ADR,\n\t\t\t    HW_ATL_RPB_DMA_NET_LBK_MSK,\n\t\t\t    HW_ATL_RPB_DMA_NET_LBK_SHIFT, dma_net_lbk);\n}\n\nvoid hw_atl_rpb_rpf_rx_traf_class_mode_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t   u32 rx_traf_class_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_RPF_RX_TC_MODE_ADR,\n\t\t\t    HW_ATL_RPB_RPF_RX_TC_MODE_MSK,\n\t\t\t    HW_ATL_RPB_RPF_RX_TC_MODE_SHIFT,\n\t\t\t    rx_traf_class_mode);\n}\n\nu32 hw_atl_rpb_rpf_rx_traf_class_mode_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_RPB_RPF_RX_TC_MODE_ADR,\n\t\t\tHW_ATL_RPB_RPF_RX_TC_MODE_MSK,\n\t\t\tHW_ATL_RPB_RPF_RX_TC_MODE_SHIFT);\n}\n\nvoid hw_atl_rpb_rx_buff_en_set(struct aq_hw_s *aq_hw, u32 rx_buff_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_RX_BUF_EN_ADR,\n\t\t\t    HW_ATL_RPB_RX_BUF_EN_MSK,\n\t\t\t    HW_ATL_RPB_RX_BUF_EN_SHIFT, rx_buff_en);\n}\n\nvoid hw_atl_rpb_rx_buff_hi_threshold_per_tc_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\tu32 rx_buff_hi_threshold_per_tc,\n\t\t\t\t\t\tu32 buffer)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_RXBHI_THRESH_ADR(buffer),\n\t\t\t    HW_ATL_RPB_RXBHI_THRESH_MSK,\n\t\t\t    HW_ATL_RPB_RXBHI_THRESH_SHIFT,\n\t\t\t    rx_buff_hi_threshold_per_tc);\n}\n\nvoid hw_atl_rpb_rx_buff_lo_threshold_per_tc_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\tu32 rx_buff_lo_threshold_per_tc,\n\t\t\t\t\t\tu32 buffer)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_RXBLO_THRESH_ADR(buffer),\n\t\t\t    HW_ATL_RPB_RXBLO_THRESH_MSK,\n\t\t\t    HW_ATL_RPB_RXBLO_THRESH_SHIFT,\n\t\t\t    rx_buff_lo_threshold_per_tc);\n}\n\nvoid hw_atl_rpb_rx_flow_ctl_mode_set(struct aq_hw_s *aq_hw, u32 rx_flow_ctl_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_RX_FC_MODE_ADR,\n\t\t\t    HW_ATL_RPB_RX_FC_MODE_MSK,\n\t\t\t    HW_ATL_RPB_RX_FC_MODE_SHIFT, rx_flow_ctl_mode);\n}\n\nvoid hw_atl_rdm_rx_dma_desc_cache_init_tgl(struct aq_hw_s *aq_hw)\n{\n\tu32 val;\n\n\tval = aq_hw_read_reg_bit(aq_hw, HW_ATL_RDM_RX_DMA_DESC_CACHE_INIT_ADR,\n\t\t\t\t HW_ATL_RDM_RX_DMA_DESC_CACHE_INIT_MSK,\n\t\t\t\t HW_ATL_RDM_RX_DMA_DESC_CACHE_INIT_SHIFT);\n\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RDM_RX_DMA_DESC_CACHE_INIT_ADR,\n\t\t\t    HW_ATL_RDM_RX_DMA_DESC_CACHE_INIT_MSK,\n\t\t\t    HW_ATL_RDM_RX_DMA_DESC_CACHE_INIT_SHIFT,\n\t\t\t    val ^ 1);\n}\n\nu32 hw_atl_rdm_rx_dma_desc_cache_init_done_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, RDM_RX_DMA_DESC_CACHE_INIT_DONE_ADR,\n\t\t\t\t  RDM_RX_DMA_DESC_CACHE_INIT_DONE_MSK,\n\t\t\t\t  RDM_RX_DMA_DESC_CACHE_INIT_DONE_SHIFT);\n}\n\nvoid hw_atl_rpb_rx_pkt_buff_size_per_tc_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t    u32 rx_pkt_buff_size_per_tc, u32 buffer)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_RXBBUF_SIZE_ADR(buffer),\n\t\t\t    HW_ATL_RPB_RXBBUF_SIZE_MSK,\n\t\t\t    HW_ATL_RPB_RXBBUF_SIZE_SHIFT,\n\t\t\t    rx_pkt_buff_size_per_tc);\n}\n\nvoid hw_atl_rpb_rx_xoff_en_per_tc_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 rx_xoff_en_per_tc, u32 buffer)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPB_RXBXOFF_EN_ADR(buffer),\n\t\t\t    HW_ATL_RPB_RXBXOFF_EN_MSK,\n\t\t\t    HW_ATL_RPB_RXBXOFF_EN_SHIFT,\n\t\t\t    rx_xoff_en_per_tc);\n}\n\n \n\nvoid hw_atl_rpfl2broadcast_count_threshold_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 l2broadcast_count_threshold)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2BC_THRESH_ADR,\n\t\t\t    HW_ATL_RPFL2BC_THRESH_MSK,\n\t\t\t    HW_ATL_RPFL2BC_THRESH_SHIFT,\n\t\t\t    l2broadcast_count_threshold);\n}\n\nvoid hw_atl_rpfl2broadcast_en_set(struct aq_hw_s *aq_hw, u32 l2broadcast_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2BC_EN_ADR, HW_ATL_RPFL2BC_EN_MSK,\n\t\t\t    HW_ATL_RPFL2BC_EN_SHIFT, l2broadcast_en);\n}\n\nvoid hw_atl_rpfl2broadcast_flr_act_set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 l2broadcast_flr_act)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2BC_ACT_ADR,\n\t\t\t    HW_ATL_RPFL2BC_ACT_MSK,\n\t\t\t    HW_ATL_RPFL2BC_ACT_SHIFT, l2broadcast_flr_act);\n}\n\nvoid hw_atl_rpfl2multicast_flr_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 l2multicast_flr_en,\n\t\t\t\t      u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2MC_ENF_ADR(filter),\n\t\t\t    HW_ATL_RPFL2MC_ENF_MSK,\n\t\t\t    HW_ATL_RPFL2MC_ENF_SHIFT, l2multicast_flr_en);\n}\n\nu32 hw_atl_rpfl2promiscuous_mode_en_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_RPFL2PROMIS_MODE_ADR,\n\t\t\t\t  HW_ATL_RPFL2PROMIS_MODE_MSK,\n\t\t\t\t  HW_ATL_RPFL2PROMIS_MODE_SHIFT);\n}\n\nvoid hw_atl_rpfl2promiscuous_mode_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t u32 l2promiscuous_mode_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2PROMIS_MODE_ADR,\n\t\t\t    HW_ATL_RPFL2PROMIS_MODE_MSK,\n\t\t\t    HW_ATL_RPFL2PROMIS_MODE_SHIFT,\n\t\t\t    l2promiscuous_mode_en);\n}\n\nvoid hw_atl_rpfl2unicast_flr_act_set(struct aq_hw_s *aq_hw,\n\t\t\t\t     u32 l2unicast_flr_act,\n\t\t\t\t     u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2UC_ACTF_ADR(filter),\n\t\t\t    HW_ATL_RPFL2UC_ACTF_MSK, HW_ATL_RPFL2UC_ACTF_SHIFT,\n\t\t\t    l2unicast_flr_act);\n}\n\nvoid hw_atl_rpfl2_uc_flr_en_set(struct aq_hw_s *aq_hw, u32 l2unicast_flr_en,\n\t\t\t\tu32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2UC_ENF_ADR(filter),\n\t\t\t    HW_ATL_RPFL2UC_ENF_MSK,\n\t\t\t    HW_ATL_RPFL2UC_ENF_SHIFT, l2unicast_flr_en);\n}\n\nvoid hw_atl_rpfl2unicast_dest_addresslsw_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t     u32 l2unicast_dest_addresslsw,\n\t\t\t\t\t     u32 filter)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPFL2UC_DAFLSW_ADR(filter),\n\t\t\tl2unicast_dest_addresslsw);\n}\n\nvoid hw_atl_rpfl2unicast_dest_addressmsw_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t     u32 l2unicast_dest_addressmsw,\n\t\t\t\t\t     u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2UC_DAFMSW_ADR(filter),\n\t\t\t    HW_ATL_RPFL2UC_DAFMSW_MSK,\n\t\t\t    HW_ATL_RPFL2UC_DAFMSW_SHIFT,\n\t\t\t    l2unicast_dest_addressmsw);\n}\n\nvoid hw_atl_rpfl2_accept_all_mc_packets_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t    u32 l2_accept_all_mc_packets)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPFL2MC_ACCEPT_ALL_ADR,\n\t\t\t    HW_ATL_RPFL2MC_ACCEPT_ALL_MSK,\n\t\t\t    HW_ATL_RPFL2MC_ACCEPT_ALL_SHIFT,\n\t\t\t    l2_accept_all_mc_packets);\n}\n\nvoid hw_atl_rpf_rpb_user_priority_tc_map_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t     u32 user_priority, u32 tc)\n{\n \n\tstatic u32 rpf_rpb_rx_tc_upt_adr[8] = {\n\t\t\t0x000054c4U, 0x000054C4U, 0x000054C4U, 0x000054C4U,\n\t\t\t0x000054c4U, 0x000054C4U, 0x000054C4U, 0x000054C4U\n\t\t};\n\n \n\tstatic u32 rpf_rpb_rx_tc_upt_msk[8] = {\n\t\t\t0x00000007U, 0x00000070U, 0x00000700U, 0x00007000U,\n\t\t\t0x00070000U, 0x00700000U, 0x07000000U, 0x70000000U\n\t\t};\n\n \n\tstatic u32 rpf_rpb_rx_tc_upt_shft[8] = {\n\t\t\t0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U\n\t\t};\n\n\taq_hw_write_reg_bit(aq_hw, rpf_rpb_rx_tc_upt_adr[user_priority],\n\t\t\t    rpf_rpb_rx_tc_upt_msk[user_priority],\n\t\t\t    rpf_rpb_rx_tc_upt_shft[user_priority], tc);\n}\n\nvoid hw_atl_rpf_rss_key_addr_set(struct aq_hw_s *aq_hw, u32 rss_key_addr)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_RSS_KEY_ADDR_ADR,\n\t\t\t    HW_ATL_RPF_RSS_KEY_ADDR_MSK,\n\t\t\t    HW_ATL_RPF_RSS_KEY_ADDR_SHIFT,\n\t\t\t    rss_key_addr);\n}\n\nvoid hw_atl_rpf_rss_key_wr_data_set(struct aq_hw_s *aq_hw, u32 rss_key_wr_data)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPF_RSS_KEY_WR_DATA_ADR,\n\t\t\trss_key_wr_data);\n}\n\nu32 hw_atl_rpf_rss_key_wr_en_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_RPF_RSS_KEY_WR_ENI_ADR,\n\t\t\t\t  HW_ATL_RPF_RSS_KEY_WR_ENI_MSK,\n\t\t\t\t  HW_ATL_RPF_RSS_KEY_WR_ENI_SHIFT);\n}\n\nvoid hw_atl_rpf_rss_key_wr_en_set(struct aq_hw_s *aq_hw, u32 rss_key_wr_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_RSS_KEY_WR_ENI_ADR,\n\t\t\t    HW_ATL_RPF_RSS_KEY_WR_ENI_MSK,\n\t\t\t    HW_ATL_RPF_RSS_KEY_WR_ENI_SHIFT,\n\t\t\t    rss_key_wr_en);\n}\n\nvoid hw_atl_rpf_rss_redir_tbl_addr_set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 rss_redir_tbl_addr)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_RSS_REDIR_ADDR_ADR,\n\t\t\t    HW_ATL_RPF_RSS_REDIR_ADDR_MSK,\n\t\t\t    HW_ATL_RPF_RSS_REDIR_ADDR_SHIFT,\n\t\t\t    rss_redir_tbl_addr);\n}\n\nvoid hw_atl_rpf_rss_redir_tbl_wr_data_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t  u32 rss_redir_tbl_wr_data)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_RSS_REDIR_WR_DATA_ADR,\n\t\t\t    HW_ATL_RPF_RSS_REDIR_WR_DATA_MSK,\n\t\t\t    HW_ATL_RPF_RSS_REDIR_WR_DATA_SHIFT,\n\t\t\t    rss_redir_tbl_wr_data);\n}\n\nu32 hw_atl_rpf_rss_redir_wr_en_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_RPF_RSS_REDIR_WR_ENI_ADR,\n\t\t\t\t  HW_ATL_RPF_RSS_REDIR_WR_ENI_MSK,\n\t\t\t\t  HW_ATL_RPF_RSS_REDIR_WR_ENI_SHIFT);\n}\n\nvoid hw_atl_rpf_rss_redir_wr_en_set(struct aq_hw_s *aq_hw, u32 rss_redir_wr_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_RSS_REDIR_WR_ENI_ADR,\n\t\t\t    HW_ATL_RPF_RSS_REDIR_WR_ENI_MSK,\n\t\t\t    HW_ATL_RPF_RSS_REDIR_WR_ENI_SHIFT, rss_redir_wr_en);\n}\n\nvoid hw_atl_rpf_tpo_to_rpf_sys_lbk_set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 tpo_to_rpf_sys_lbk)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_TPO_RPF_SYS_LBK_ADR,\n\t\t\t    HW_ATL_RPF_TPO_RPF_SYS_LBK_MSK,\n\t\t\t    HW_ATL_RPF_TPO_RPF_SYS_LBK_SHIFT,\n\t\t\t    tpo_to_rpf_sys_lbk);\n}\n\nvoid hw_atl_rpf_vlan_inner_etht_set(struct aq_hw_s *aq_hw, u32 vlan_inner_etht)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_INNER_TPID_ADR,\n\t\t\t    HW_ATL_RPF_VL_INNER_TPID_MSK,\n\t\t\t    HW_ATL_RPF_VL_INNER_TPID_SHIFT,\n\t\t\t    vlan_inner_etht);\n}\n\nvoid hw_atl_rpf_vlan_outer_etht_set(struct aq_hw_s *aq_hw, u32 vlan_outer_etht)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_OUTER_TPID_ADR,\n\t\t\t    HW_ATL_RPF_VL_OUTER_TPID_MSK,\n\t\t\t    HW_ATL_RPF_VL_OUTER_TPID_SHIFT,\n\t\t\t    vlan_outer_etht);\n}\n\nvoid hw_atl_rpf_vlan_prom_mode_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 vlan_prom_mode_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_PROMIS_MODE_ADR,\n\t\t\t    HW_ATL_RPF_VL_PROMIS_MODE_MSK,\n\t\t\t    HW_ATL_RPF_VL_PROMIS_MODE_SHIFT,\n\t\t\t    vlan_prom_mode_en);\n}\n\nu32 hw_atl_rpf_vlan_prom_mode_en_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_RPF_VL_PROMIS_MODE_ADR,\n\t\t\t\t  HW_ATL_RPF_VL_PROMIS_MODE_MSK,\n\t\t\t\t  HW_ATL_RPF_VL_PROMIS_MODE_SHIFT);\n}\n\nvoid hw_atl_rpf_vlan_accept_untagged_packets_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\t u32 vlan_acc_untagged_packets)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_ACCEPT_UNTAGGED_MODE_ADR,\n\t\t\t    HW_ATL_RPF_VL_ACCEPT_UNTAGGED_MODE_MSK,\n\t\t\t    HW_ATL_RPF_VL_ACCEPT_UNTAGGED_MODE_SHIFT,\n\t\t\t    vlan_acc_untagged_packets);\n}\n\nvoid hw_atl_rpf_vlan_untagged_act_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 vlan_untagged_act)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_UNTAGGED_ACT_ADR,\n\t\t\t    HW_ATL_RPF_VL_UNTAGGED_ACT_MSK,\n\t\t\t    HW_ATL_RPF_VL_UNTAGGED_ACT_SHIFT,\n\t\t\t    vlan_untagged_act);\n}\n\nvoid hw_atl_rpf_vlan_flr_en_set(struct aq_hw_s *aq_hw, u32 vlan_flr_en,\n\t\t\t\tu32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_EN_F_ADR(filter),\n\t\t\t    HW_ATL_RPF_VL_EN_F_MSK,\n\t\t\t    HW_ATL_RPF_VL_EN_F_SHIFT,\n\t\t\t    vlan_flr_en);\n}\n\nvoid hw_atl_rpf_vlan_flr_act_set(struct aq_hw_s *aq_hw, u32 vlan_flr_act,\n\t\t\t\t u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_ACT_F_ADR(filter),\n\t\t\t    HW_ATL_RPF_VL_ACT_F_MSK,\n\t\t\t    HW_ATL_RPF_VL_ACT_F_SHIFT,\n\t\t\t    vlan_flr_act);\n}\n\nvoid hw_atl_rpf_vlan_id_flr_set(struct aq_hw_s *aq_hw, u32 vlan_id_flr,\n\t\t\t\tu32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_ID_F_ADR(filter),\n\t\t\t    HW_ATL_RPF_VL_ID_F_MSK,\n\t\t\t    HW_ATL_RPF_VL_ID_F_SHIFT,\n\t\t\t    vlan_id_flr);\n}\n\nvoid hw_atl_rpf_vlan_rxq_en_flr_set(struct aq_hw_s *aq_hw, u32 vlan_rxq_en,\n\t\t\t\t    u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_RXQ_EN_F_ADR(filter),\n\t\t\t    HW_ATL_RPF_VL_RXQ_EN_F_MSK,\n\t\t\t    HW_ATL_RPF_VL_RXQ_EN_F_SHIFT,\n\t\t\t    vlan_rxq_en);\n}\n\nvoid hw_atl_rpf_vlan_rxq_flr_set(struct aq_hw_s *aq_hw, u32 vlan_rxq,\n\t\t\t\t u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_VL_RXQ_F_ADR(filter),\n\t\t\t    HW_ATL_RPF_VL_RXQ_F_MSK,\n\t\t\t    HW_ATL_RPF_VL_RXQ_F_SHIFT,\n\t\t\t    vlan_rxq);\n};\n\nvoid hw_atl_rpf_etht_flr_en_set(struct aq_hw_s *aq_hw, u32 etht_flr_en,\n\t\t\t\tu32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_ENF_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_ENF_MSK,\n\t\t\t    HW_ATL_RPF_ET_ENF_SHIFT, etht_flr_en);\n}\n\nvoid hw_atl_rpf_etht_user_priority_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t  u32 etht_user_priority_en, u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_UPFEN_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_UPFEN_MSK, HW_ATL_RPF_ET_UPFEN_SHIFT,\n\t\t\t    etht_user_priority_en);\n}\n\nvoid hw_atl_rpf_etht_rx_queue_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t     u32 etht_rx_queue_en,\n\t\t\t\t     u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_RXQFEN_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_RXQFEN_MSK,\n\t\t\t    HW_ATL_RPF_ET_RXQFEN_SHIFT,\n\t\t\t    etht_rx_queue_en);\n}\n\nvoid hw_atl_rpf_etht_user_priority_set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 etht_user_priority,\n\t\t\t\t       u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_UPF_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_UPF_MSK,\n\t\t\t    HW_ATL_RPF_ET_UPF_SHIFT, etht_user_priority);\n}\n\nvoid hw_atl_rpf_etht_rx_queue_set(struct aq_hw_s *aq_hw, u32 etht_rx_queue,\n\t\t\t\t  u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_RXQF_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_RXQF_MSK,\n\t\t\t    HW_ATL_RPF_ET_RXQF_SHIFT, etht_rx_queue);\n}\n\nvoid hw_atl_rpf_etht_mgt_queue_set(struct aq_hw_s *aq_hw, u32 etht_mgt_queue,\n\t\t\t\t   u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_MNG_RXQF_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_MNG_RXQF_MSK,\n\t\t\t    HW_ATL_RPF_ET_MNG_RXQF_SHIFT,\n\t\t\t    etht_mgt_queue);\n}\n\nvoid hw_atl_rpf_etht_flr_act_set(struct aq_hw_s *aq_hw, u32 etht_flr_act,\n\t\t\t\t u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_ACTF_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_ACTF_MSK,\n\t\t\t    HW_ATL_RPF_ET_ACTF_SHIFT, etht_flr_act);\n}\n\nvoid hw_atl_rpf_etht_flr_set(struct aq_hw_s *aq_hw, u32 etht_flr, u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_ET_VALF_ADR(filter),\n\t\t\t    HW_ATL_RPF_ET_VALF_MSK,\n\t\t\t    HW_ATL_RPF_ET_VALF_SHIFT, etht_flr);\n}\n\nvoid hw_atl_rpf_l4_spd_set(struct aq_hw_s *aq_hw, u32 val, u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_L4_SPD_ADR(filter),\n\t\t\t    HW_ATL_RPF_L4_SPD_MSK,\n\t\t\t    HW_ATL_RPF_L4_SPD_SHIFT, val);\n}\n\nvoid hw_atl_rpf_l4_dpd_set(struct aq_hw_s *aq_hw, u32 val, u32 filter)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPF_L4_DPD_ADR(filter),\n\t\t\t    HW_ATL_RPF_L4_DPD_MSK,\n\t\t\t    HW_ATL_RPF_L4_DPD_SHIFT, val);\n}\n\n \nvoid hw_atl_rpo_ipv4header_crc_offload_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t      u32 ipv4header_crc_offload_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_IPV4CHK_EN_ADR,\n\t\t\t    HW_ATL_RPO_IPV4CHK_EN_MSK,\n\t\t\t    HW_ATL_RPO_IPV4CHK_EN_SHIFT,\n\t\t\t    ipv4header_crc_offload_en);\n}\n\nvoid hw_atl_rpo_rx_desc_vlan_stripping_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t   u32 rx_desc_vlan_stripping,\n\t\t\t\t\t   u32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_DESCDVL_STRIP_ADR(descriptor),\n\t\t\t    HW_ATL_RPO_DESCDVL_STRIP_MSK,\n\t\t\t    HW_ATL_RPO_DESCDVL_STRIP_SHIFT,\n\t\t\t    rx_desc_vlan_stripping);\n}\n\nvoid hw_atl_rpo_outer_vlan_tag_mode_set(void *context,\n\t\t\t\t\tu32 outervlantagmode)\n{\n\taq_hw_write_reg_bit(context, HW_ATL_RPO_OUTER_VL_INS_MODE_ADR,\n\t\t\t    HW_ATL_RPO_OUTER_VL_INS_MODE_MSK,\n\t\t\t    HW_ATL_RPO_OUTER_VL_INS_MODE_SHIFT,\n\t\t\t    outervlantagmode);\n}\n\nu32 hw_atl_rpo_outer_vlan_tag_mode_get(void *context)\n{\n\treturn aq_hw_read_reg_bit(context, HW_ATL_RPO_OUTER_VL_INS_MODE_ADR,\n\t\t\t\t  HW_ATL_RPO_OUTER_VL_INS_MODE_MSK,\n\t\t\t\t  HW_ATL_RPO_OUTER_VL_INS_MODE_SHIFT);\n}\n\nvoid hw_atl_rpo_tcp_udp_crc_offload_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t   u32 tcp_udp_crc_offload_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPOL4CHK_EN_ADR,\n\t\t\t    HW_ATL_RPOL4CHK_EN_MSK,\n\t\t\t    HW_ATL_RPOL4CHK_EN_SHIFT, tcp_udp_crc_offload_en);\n}\n\nvoid hw_atl_rpo_lro_en_set(struct aq_hw_s *aq_hw, u32 lro_en)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPO_LRO_EN_ADR, lro_en);\n}\n\nvoid hw_atl_rpo_lro_patch_optimization_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t      u32 lro_patch_optimization_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_LRO_PTOPT_EN_ADR,\n\t\t\t    HW_ATL_RPO_LRO_PTOPT_EN_MSK,\n\t\t\t    HW_ATL_RPO_LRO_PTOPT_EN_SHIFT,\n\t\t\t    lro_patch_optimization_en);\n}\n\nvoid hw_atl_rpo_lro_qsessions_lim_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 lro_qsessions_lim)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_LRO_QSES_LMT_ADR,\n\t\t\t    HW_ATL_RPO_LRO_QSES_LMT_MSK,\n\t\t\t    HW_ATL_RPO_LRO_QSES_LMT_SHIFT,\n\t\t\t    lro_qsessions_lim);\n}\n\nvoid hw_atl_rpo_lro_total_desc_lim_set(struct aq_hw_s *aq_hw,\n\t\t\t\t       u32 lro_total_desc_lim)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_LRO_TOT_DSC_LMT_ADR,\n\t\t\t    HW_ATL_RPO_LRO_TOT_DSC_LMT_MSK,\n\t\t\t    HW_ATL_RPO_LRO_TOT_DSC_LMT_SHIFT,\n\t\t\t    lro_total_desc_lim);\n}\n\nvoid hw_atl_rpo_lro_min_pay_of_first_pkt_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t     u32 lro_min_pld_of_first_pkt)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_LRO_PKT_MIN_ADR,\n\t\t\t    HW_ATL_RPO_LRO_PKT_MIN_MSK,\n\t\t\t    HW_ATL_RPO_LRO_PKT_MIN_SHIFT,\n\t\t\t    lro_min_pld_of_first_pkt);\n}\n\nvoid hw_atl_rpo_lro_pkt_lim_set(struct aq_hw_s *aq_hw, u32 lro_pkt_lim)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPO_LRO_RSC_MAX_ADR, lro_pkt_lim);\n}\n\nvoid hw_atl_rpo_lro_max_num_of_descriptors_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 lro_max_number_of_descriptors,\n\t\t\t\t\t       u32 lro)\n{\n \n\tstatic u32 rpo_lro_ldes_max_adr[32] = {\n\t\t\t0x000055A0U, 0x000055A0U, 0x000055A0U, 0x000055A0U,\n\t\t\t0x000055A0U, 0x000055A0U, 0x000055A0U, 0x000055A0U,\n\t\t\t0x000055A4U, 0x000055A4U, 0x000055A4U, 0x000055A4U,\n\t\t\t0x000055A4U, 0x000055A4U, 0x000055A4U, 0x000055A4U,\n\t\t\t0x000055A8U, 0x000055A8U, 0x000055A8U, 0x000055A8U,\n\t\t\t0x000055A8U, 0x000055A8U, 0x000055A8U, 0x000055A8U,\n\t\t\t0x000055ACU, 0x000055ACU, 0x000055ACU, 0x000055ACU,\n\t\t\t0x000055ACU, 0x000055ACU, 0x000055ACU, 0x000055ACU\n\t\t};\n\n \n\tstatic u32 rpo_lro_ldes_max_msk[32] = {\n\t\t\t0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\n\t\t\t0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U,\n\t\t\t0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\n\t\t\t0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U,\n\t\t\t0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\n\t\t\t0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U,\n\t\t\t0x00000003U, 0x00000030U, 0x00000300U, 0x00003000U,\n\t\t\t0x00030000U, 0x00300000U, 0x03000000U, 0x30000000U\n\t\t};\n\n \n\tstatic u32 rpo_lro_ldes_max_shift[32] = {\n\t\t\t0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U,\n\t\t\t0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U,\n\t\t\t0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U,\n\t\t\t0U, 4U, 8U, 12U, 16U, 20U, 24U, 28U\n\t\t};\n\n\taq_hw_write_reg_bit(aq_hw, rpo_lro_ldes_max_adr[lro],\n\t\t\t    rpo_lro_ldes_max_msk[lro],\n\t\t\t    rpo_lro_ldes_max_shift[lro],\n\t\t\t    lro_max_number_of_descriptors);\n}\n\nvoid hw_atl_rpo_lro_time_base_divider_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t  u32 lro_time_base_divider)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_LRO_TB_DIV_ADR,\n\t\t\t    HW_ATL_RPO_LRO_TB_DIV_MSK,\n\t\t\t    HW_ATL_RPO_LRO_TB_DIV_SHIFT,\n\t\t\t    lro_time_base_divider);\n}\n\nvoid hw_atl_rpo_lro_inactive_interval_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t  u32 lro_inactive_interval)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_LRO_INA_IVAL_ADR,\n\t\t\t    HW_ATL_RPO_LRO_INA_IVAL_MSK,\n\t\t\t    HW_ATL_RPO_LRO_INA_IVAL_SHIFT,\n\t\t\t    lro_inactive_interval);\n}\n\nvoid hw_atl_rpo_lro_max_coalescing_interval_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\tu32 lro_max_coal_interval)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RPO_LRO_MAX_IVAL_ADR,\n\t\t\t    HW_ATL_RPO_LRO_MAX_IVAL_MSK,\n\t\t\t    HW_ATL_RPO_LRO_MAX_IVAL_SHIFT,\n\t\t\t    lro_max_coal_interval);\n}\n\n \nvoid hw_atl_rx_rx_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 rx_reg_res_dis)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_RX_REG_RES_DSBL_ADR,\n\t\t\t    HW_ATL_RX_REG_RES_DSBL_MSK,\n\t\t\t    HW_ATL_RX_REG_RES_DSBL_SHIFT,\n\t\t\t    rx_reg_res_dis);\n}\n\n \nvoid hw_atl_tdm_cpu_id_set(struct aq_hw_s *aq_hw, u32 cpuid, u32 dca)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_DCADCPUID_ADR(dca),\n\t\t\t    HW_ATL_TDM_DCADCPUID_MSK,\n\t\t\t    HW_ATL_TDM_DCADCPUID_SHIFT, cpuid);\n}\n\nvoid hw_atl_tdm_large_send_offload_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t  u32 large_send_offload_en)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_TDM_LSO_EN_ADR, large_send_offload_en);\n}\n\nvoid hw_atl_tdm_tx_dca_en_set(struct aq_hw_s *aq_hw, u32 tx_dca_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_DCA_EN_ADR, HW_ATL_TDM_DCA_EN_MSK,\n\t\t\t    HW_ATL_TDM_DCA_EN_SHIFT, tx_dca_en);\n}\n\nvoid hw_atl_tdm_tx_dca_mode_set(struct aq_hw_s *aq_hw, u32 tx_dca_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_DCA_MODE_ADR,\n\t\t\t    HW_ATL_TDM_DCA_MODE_MSK,\n\t\t\t    HW_ATL_TDM_DCA_MODE_SHIFT, tx_dca_mode);\n}\n\nvoid hw_atl_tdm_tx_desc_dca_en_set(struct aq_hw_s *aq_hw, u32 tx_desc_dca_en,\n\t\t\t\t   u32 dca)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_DCADDESC_EN_ADR(dca),\n\t\t\t    HW_ATL_TDM_DCADDESC_EN_MSK,\n\t\t\t    HW_ATL_TDM_DCADDESC_EN_SHIFT,\n\t\t\t    tx_desc_dca_en);\n}\n\nvoid hw_atl_tdm_tx_desc_en_set(struct aq_hw_s *aq_hw, u32 tx_desc_en,\n\t\t\t       u32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_DESCDEN_ADR(descriptor),\n\t\t\t    HW_ATL_TDM_DESCDEN_MSK,\n\t\t\t    HW_ATL_TDM_DESCDEN_SHIFT,\n\t\t\t    tx_desc_en);\n}\n\nu32 hw_atl_tdm_tx_desc_head_ptr_get(struct aq_hw_s *aq_hw, u32 descriptor)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_TDM_DESCDHD_ADR(descriptor),\n\t\t\t\t  HW_ATL_TDM_DESCDHD_MSK,\n\t\t\t\t  HW_ATL_TDM_DESCDHD_SHIFT);\n}\n\nvoid hw_atl_tdm_tx_desc_len_set(struct aq_hw_s *aq_hw, u32 tx_desc_len,\n\t\t\t\tu32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_DESCDLEN_ADR(descriptor),\n\t\t\t    HW_ATL_TDM_DESCDLEN_MSK,\n\t\t\t    HW_ATL_TDM_DESCDLEN_SHIFT,\n\t\t\t    tx_desc_len);\n}\n\nvoid hw_atl_tdm_tx_desc_wr_wb_irq_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t u32 tx_desc_wr_wb_irq_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_INT_DESC_WRB_EN_ADR,\n\t\t\t    HW_ATL_TDM_INT_DESC_WRB_EN_MSK,\n\t\t\t    HW_ATL_TDM_INT_DESC_WRB_EN_SHIFT,\n\t\t\t    tx_desc_wr_wb_irq_en);\n}\n\nvoid hw_atl_tdm_tx_desc_wr_wb_threshold_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t    u32 tx_desc_wr_wb_threshold,\n\t\t\t\t\t    u32 descriptor)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_DESCDWRB_THRESH_ADR(descriptor),\n\t\t\t    HW_ATL_TDM_DESCDWRB_THRESH_MSK,\n\t\t\t    HW_ATL_TDM_DESCDWRB_THRESH_SHIFT,\n\t\t\t    tx_desc_wr_wb_threshold);\n}\n\nvoid hw_atl_tdm_tdm_intr_moder_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 tdm_irq_moderation_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TDM_INT_MOD_EN_ADR,\n\t\t\t    HW_ATL_TDM_INT_MOD_EN_MSK,\n\t\t\t    HW_ATL_TDM_INT_MOD_EN_SHIFT,\n\t\t\t    tdm_irq_moderation_en);\n}\n\n \nvoid hw_atl_thm_lso_tcp_flag_of_first_pkt_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t      u32 lso_tcp_flag_of_first_pkt)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_THM_LSO_TCP_FLAG_FIRST_ADR,\n\t\t\t    HW_ATL_THM_LSO_TCP_FLAG_FIRST_MSK,\n\t\t\t    HW_ATL_THM_LSO_TCP_FLAG_FIRST_SHIFT,\n\t\t\t    lso_tcp_flag_of_first_pkt);\n}\n\nvoid hw_atl_thm_lso_tcp_flag_of_last_pkt_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t     u32 lso_tcp_flag_of_last_pkt)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_THM_LSO_TCP_FLAG_LAST_ADR,\n\t\t\t    HW_ATL_THM_LSO_TCP_FLAG_LAST_MSK,\n\t\t\t    HW_ATL_THM_LSO_TCP_FLAG_LAST_SHIFT,\n\t\t\t    lso_tcp_flag_of_last_pkt);\n}\n\nvoid hw_atl_thm_lso_tcp_flag_of_middle_pkt_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 lso_tcp_flag_of_middle_pkt)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_THM_LSO_TCP_FLAG_MID_ADR,\n\t\t\t    HW_ATL_THM_LSO_TCP_FLAG_MID_MSK,\n\t\t\t    HW_ATL_THM_LSO_TCP_FLAG_MID_SHIFT,\n\t\t\t    lso_tcp_flag_of_middle_pkt);\n}\n\n \nvoid hw_atl_tpb_tx_buff_en_set(struct aq_hw_s *aq_hw, u32 tx_buff_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_TX_BUF_EN_ADR,\n\t\t\t    HW_ATL_TPB_TX_BUF_EN_MSK,\n\t\t\t    HW_ATL_TPB_TX_BUF_EN_SHIFT, tx_buff_en);\n}\n\nu32 hw_atl_tpb_tps_tx_tc_mode_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_TPB_TX_TC_MODE_ADDR,\n\t\t\tHW_ATL_TPB_TX_TC_MODE_MSK,\n\t\t\tHW_ATL_TPB_TX_TC_MODE_SHIFT);\n}\n\nvoid hw_atl_tpb_tps_tx_tc_mode_set(struct aq_hw_s *aq_hw,\n\t\t\t\t   u32 tx_traf_class_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_TX_TC_MODE_ADDR,\n\t\t\tHW_ATL_TPB_TX_TC_MODE_MSK,\n\t\t\tHW_ATL_TPB_TX_TC_MODE_SHIFT,\n\t\t\ttx_traf_class_mode);\n}\n\nvoid hw_atl_tpb_tx_buff_hi_threshold_per_tc_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\tu32 tx_buff_hi_threshold_per_tc,\n\t\t\t\t\t u32 buffer)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_TXBHI_THRESH_ADR(buffer),\n\t\t\t    HW_ATL_TPB_TXBHI_THRESH_MSK,\n\t\t\t    HW_ATL_TPB_TXBHI_THRESH_SHIFT,\n\t\t\t    tx_buff_hi_threshold_per_tc);\n}\n\nvoid hw_atl_tpb_tx_buff_lo_threshold_per_tc_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\tu32 tx_buff_lo_threshold_per_tc,\n\t\t\t\t\t u32 buffer)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_TXBLO_THRESH_ADR(buffer),\n\t\t\t    HW_ATL_TPB_TXBLO_THRESH_MSK,\n\t\t\t    HW_ATL_TPB_TXBLO_THRESH_SHIFT,\n\t\t\t    tx_buff_lo_threshold_per_tc);\n}\n\nvoid hw_atl_tpb_tx_dma_sys_lbk_en_set(struct aq_hw_s *aq_hw, u32 tx_dma_sys_lbk_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_DMA_SYS_LBK_ADR,\n\t\t\t    HW_ATL_TPB_DMA_SYS_LBK_MSK,\n\t\t\t    HW_ATL_TPB_DMA_SYS_LBK_SHIFT,\n\t\t\t    tx_dma_sys_lbk_en);\n}\n\nvoid hw_atl_tpb_tx_dma_net_lbk_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 tx_dma_net_lbk_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_DMA_NET_LBK_ADR,\n\t\t\t    HW_ATL_TPB_DMA_NET_LBK_MSK,\n\t\t\t    HW_ATL_TPB_DMA_NET_LBK_SHIFT,\n\t\t\t    tx_dma_net_lbk_en);\n}\n\nvoid hw_atl_tpb_tx_tx_clk_gate_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 tx_clk_gate_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_TX_CLK_GATE_EN_ADR,\n\t\t\t    HW_ATL_TPB_TX_CLK_GATE_EN_MSK,\n\t\t\t    HW_ATL_TPB_TX_CLK_GATE_EN_SHIFT,\n\t\t\t    tx_clk_gate_en);\n}\n\nvoid hw_atl_tpb_tx_pkt_buff_size_per_tc_set(struct aq_hw_s *aq_hw,\n\n\t\t\t\t\t    u32 tx_pkt_buff_size_per_tc, u32 buffer)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_TXBBUF_SIZE_ADR(buffer),\n\t\t\t    HW_ATL_TPB_TXBBUF_SIZE_MSK,\n\t\t\t    HW_ATL_TPB_TXBBUF_SIZE_SHIFT,\n\t\t\t    tx_pkt_buff_size_per_tc);\n}\n\nvoid hw_atl_tpb_tx_path_scp_ins_en_set(struct aq_hw_s *aq_hw, u32 tx_path_scp_ins_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPB_TX_SCP_INS_EN_ADR,\n\t\t\t    HW_ATL_TPB_TX_SCP_INS_EN_MSK,\n\t\t\t    HW_ATL_TPB_TX_SCP_INS_EN_SHIFT,\n\t\t\t    tx_path_scp_ins_en);\n}\n\n \nvoid hw_atl_tpo_ipv4header_crc_offload_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t      u32 ipv4header_crc_offload_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPO_IPV4CHK_EN_ADR,\n\t\t\t    HW_ATL_TPO_IPV4CHK_EN_MSK,\n\t\t\t    HW_ATL_TPO_IPV4CHK_EN_SHIFT,\n\t\t\t    ipv4header_crc_offload_en);\n}\n\nvoid hw_atl_tpo_tcp_udp_crc_offload_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t   u32 tcp_udp_crc_offload_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPOL4CHK_EN_ADR,\n\t\t\t    HW_ATL_TPOL4CHK_EN_MSK,\n\t\t\t    HW_ATL_TPOL4CHK_EN_SHIFT,\n\t\t\t    tcp_udp_crc_offload_en);\n}\n\nvoid hw_atl_tpo_tx_pkt_sys_lbk_en_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 tx_pkt_sys_lbk_en)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPO_PKT_SYS_LBK_ADR,\n\t\t\t    HW_ATL_TPO_PKT_SYS_LBK_MSK,\n\t\t\t    HW_ATL_TPO_PKT_SYS_LBK_SHIFT,\n\t\t\t    tx_pkt_sys_lbk_en);\n}\n\n \nvoid hw_atl_tps_tx_pkt_shed_data_arb_mode_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t      u32 tx_pkt_shed_data_arb_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DATA_TC_ARB_MODE_ADR,\n\t\t\t    HW_ATL_TPS_DATA_TC_ARB_MODE_MSK,\n\t\t\t    HW_ATL_TPS_DATA_TC_ARB_MODE_SHIFT,\n\t\t\t    tx_pkt_shed_data_arb_mode);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_desc_rate_curr_time_res_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\t\tu32 curr_time_res)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_RATE_TA_RST_ADR,\n\t\t\t    HW_ATL_TPS_DESC_RATE_TA_RST_MSK,\n\t\t\t    HW_ATL_TPS_DESC_RATE_TA_RST_SHIFT,\n\t\t\t    curr_time_res);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_desc_rate_lim_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t      u32 tx_pkt_shed_desc_rate_lim)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_RATE_LIM_ADR,\n\t\t\t    HW_ATL_TPS_DESC_RATE_LIM_MSK,\n\t\t\t    HW_ATL_TPS_DESC_RATE_LIM_SHIFT,\n\t\t\t    tx_pkt_shed_desc_rate_lim);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_desc_tc_arb_mode_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\t u32 arb_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_TC_ARB_MODE_ADR,\n\t\t\t    HW_ATL_TPS_DESC_TC_ARB_MODE_MSK,\n\t\t\t    HW_ATL_TPS_DESC_TC_ARB_MODE_SHIFT,\n\t\t\t    arb_mode);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_desc_tc_max_credit_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\t   const u32 tc,\n\t\t\t\t\t\t   const u32 max_credit)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_TCTCREDIT_MAX_ADR(tc),\n\t\t\t    HW_ATL_TPS_DESC_TCTCREDIT_MAX_MSK,\n\t\t\t    HW_ATL_TPS_DESC_TCTCREDIT_MAX_SHIFT,\n\t\t\t    max_credit);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_desc_tc_weight_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       const u32 tc,\n\t\t\t\t\t       const u32 weight)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_TCTWEIGHT_ADR(tc),\n\t\t\t    HW_ATL_TPS_DESC_TCTWEIGHT_MSK,\n\t\t\t    HW_ATL_TPS_DESC_TCTWEIGHT_SHIFT,\n\t\t\t    weight);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_desc_vm_arb_mode_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\t u32 arb_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_VM_ARB_MODE_ADR,\n\t\t\t    HW_ATL_TPS_DESC_VM_ARB_MODE_MSK,\n\t\t\t    HW_ATL_TPS_DESC_VM_ARB_MODE_SHIFT,\n\t\t\t    arb_mode);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_tc_data_max_credit_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t\t   const u32 tc,\n\t\t\t\t\t\t   const u32 max_credit)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DATA_TCTCREDIT_MAX_ADR(tc),\n\t\t\t    HW_ATL_TPS_DATA_TCTCREDIT_MAX_MSK,\n\t\t\t    HW_ATL_TPS_DATA_TCTCREDIT_MAX_SHIFT,\n\t\t\t    max_credit);\n}\n\nvoid hw_atl_tps_tx_pkt_shed_tc_data_weight_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       const u32 tc,\n\t\t\t\t\t       const u32 weight)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DATA_TCTWEIGHT_ADR(tc),\n\t\t\t    HW_ATL_TPS_DATA_TCTWEIGHT_MSK,\n\t\t\t    HW_ATL_TPS_DATA_TCTWEIGHT_SHIFT,\n\t\t\t    weight);\n}\n\nvoid hw_atl_tps_tx_desc_rate_mode_set(struct aq_hw_s *aq_hw,\n\t\t\t\t      const u32 rate_mode)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_TX_DESC_RATE_MODE_ADR,\n\t\t\t    HW_ATL_TPS_TX_DESC_RATE_MODE_MSK,\n\t\t\t    HW_ATL_TPS_TX_DESC_RATE_MODE_SHIFT,\n\t\t\t    rate_mode);\n}\n\nvoid hw_atl_tps_tx_desc_rate_en_set(struct aq_hw_s *aq_hw, const u32 desc,\n\t\t\t\t    const u32 enable)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_RATE_EN_ADR(desc),\n\t\t\t    HW_ATL_TPS_DESC_RATE_EN_MSK,\n\t\t\t    HW_ATL_TPS_DESC_RATE_EN_SHIFT,\n\t\t\t    enable);\n}\n\nvoid hw_atl_tps_tx_desc_rate_x_set(struct aq_hw_s *aq_hw, const u32 desc,\n\t\t\t\t   const u32 rate_int)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_RATE_X_ADR(desc),\n\t\t\t    HW_ATL_TPS_DESC_RATE_X_MSK,\n\t\t\t    HW_ATL_TPS_DESC_RATE_X_SHIFT,\n\t\t\t    rate_int);\n}\n\nvoid hw_atl_tps_tx_desc_rate_y_set(struct aq_hw_s *aq_hw, const u32 desc,\n\t\t\t\t   const u32 rate_frac)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TPS_DESC_RATE_Y_ADR(desc),\n\t\t\t    HW_ATL_TPS_DESC_RATE_Y_MSK,\n\t\t\t    HW_ATL_TPS_DESC_RATE_Y_SHIFT,\n\t\t\t    rate_frac);\n}\n\n \nvoid hw_atl_tx_tx_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 tx_reg_res_dis)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_TX_REG_RES_DSBL_ADR,\n\t\t\t    HW_ATL_TX_REG_RES_DSBL_MSK,\n\t\t\t    HW_ATL_TX_REG_RES_DSBL_SHIFT, tx_reg_res_dis);\n}\n\n \nu32 hw_atl_msm_reg_access_status_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_MSM_REG_ACCESS_BUSY_ADR,\n\t\t\t\t  HW_ATL_MSM_REG_ACCESS_BUSY_MSK,\n\t\t\t\t  HW_ATL_MSM_REG_ACCESS_BUSY_SHIFT);\n}\n\nvoid hw_atl_msm_reg_addr_for_indirect_addr_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\t       u32 reg_addr_for_indirect_addr)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_MSM_REG_ADDR_ADR,\n\t\t\t    HW_ATL_MSM_REG_ADDR_MSK,\n\t\t\t    HW_ATL_MSM_REG_ADDR_SHIFT,\n\t\t\t    reg_addr_for_indirect_addr);\n}\n\nvoid hw_atl_msm_reg_rd_strobe_set(struct aq_hw_s *aq_hw, u32 reg_rd_strobe)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_MSM_REG_RD_STROBE_ADR,\n\t\t\t    HW_ATL_MSM_REG_RD_STROBE_MSK,\n\t\t\t    HW_ATL_MSM_REG_RD_STROBE_SHIFT,\n\t\t\t    reg_rd_strobe);\n}\n\nu32 hw_atl_msm_reg_rd_data_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_MSM_REG_RD_DATA_ADR);\n}\n\nvoid hw_atl_msm_reg_wr_data_set(struct aq_hw_s *aq_hw, u32 reg_wr_data)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_MSM_REG_WR_DATA_ADR, reg_wr_data);\n}\n\nvoid hw_atl_msm_reg_wr_strobe_set(struct aq_hw_s *aq_hw, u32 reg_wr_strobe)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_MSM_REG_WR_STROBE_ADR,\n\t\t\t    HW_ATL_MSM_REG_WR_STROBE_MSK,\n\t\t\t    HW_ATL_MSM_REG_WR_STROBE_SHIFT,\n\t\t\t    reg_wr_strobe);\n}\n\n \nvoid hw_atl_pci_pci_reg_res_dis_set(struct aq_hw_s *aq_hw, u32 pci_reg_res_dis)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_PCI_REG_RES_DSBL_ADR,\n\t\t\t    HW_ATL_PCI_REG_RES_DSBL_MSK,\n\t\t\t    HW_ATL_PCI_REG_RES_DSBL_SHIFT,\n\t\t\t    pci_reg_res_dis);\n}\n\nvoid hw_atl_reg_glb_cpu_scratch_scp_set(struct aq_hw_s *aq_hw,\n\t\t\t\t\tu32 glb_cpu_scratch_scp,\n\t\t\t\t\tu32 scratch_scp)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GLB_CPU_SCRATCH_SCP_ADR(scratch_scp),\n\t\t\tglb_cpu_scratch_scp);\n}\n\nvoid hw_atl_pcs_ptp_clock_read_enable(struct aq_hw_s *aq_hw,\n\t\t\t\t      u32 ptp_clock_read_enable)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_PCS_PTP_CLOCK_READ_ENABLE_ADR,\n\t\t\t    HW_ATL_PCS_PTP_CLOCK_READ_ENABLE_MSK,\n\t\t\t    HW_ATL_PCS_PTP_CLOCK_READ_ENABLE_SHIFT,\n\t\t\t    ptp_clock_read_enable);\n}\n\nu32 hw_atl_pcs_ptp_clock_get(struct aq_hw_s *aq_hw, u32 index)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_PCS_PTP_TS_VAL_ADDR(index));\n}\n\nvoid hw_atl_mcp_up_force_intr_set(struct aq_hw_s *aq_hw, u32 up_force_intr)\n{\n\taq_hw_write_reg_bit(aq_hw, HW_ATL_MCP_UP_FORCE_INTERRUPT_ADR,\n\t\t\t    HW_ATL_MCP_UP_FORCE_INTERRUPT_MSK,\n\t\t\t    HW_ATL_MCP_UP_FORCE_INTERRUPT_SHIFT,\n\t\t\t    up_force_intr);\n}\n\nvoid hw_atl_rpfl3l4_ipv4_dest_addr_clear(struct aq_hw_s *aq_hw, u8 location)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPF_L3_DSTA_ADR(location), 0U);\n}\n\nvoid hw_atl_rpfl3l4_ipv4_src_addr_clear(struct aq_hw_s *aq_hw, u8 location)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPF_L3_SRCA_ADR(location), 0U);\n}\n\nvoid hw_atl_rpfl3l4_cmd_clear(struct aq_hw_s *aq_hw, u8 location)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPF_L3_REG_CTRL_ADR(location), 0U);\n}\n\nvoid hw_atl_rpfl3l4_ipv6_dest_addr_clear(struct aq_hw_s *aq_hw, u8 location)\n{\n\tint i;\n\n\tfor (i = 0; i < 4; ++i)\n\t\taq_hw_write_reg(aq_hw,\n\t\t\t\tHW_ATL_RPF_L3_DSTA_ADR(location + i),\n\t\t\t\t0U);\n}\n\nvoid hw_atl_rpfl3l4_ipv6_src_addr_clear(struct aq_hw_s *aq_hw, u8 location)\n{\n\tint i;\n\n\tfor (i = 0; i < 4; ++i)\n\t\taq_hw_write_reg(aq_hw,\n\t\t\t\tHW_ATL_RPF_L3_SRCA_ADR(location + i),\n\t\t\t\t0U);\n}\n\nvoid hw_atl_rpfl3l4_ipv4_dest_addr_set(struct aq_hw_s *aq_hw, u8 location,\n\t\t\t\t       u32 ipv4_dest)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPF_L3_DSTA_ADR(location),\n\t\t\tipv4_dest);\n}\n\nvoid hw_atl_rpfl3l4_ipv4_src_addr_set(struct aq_hw_s *aq_hw, u8 location,\n\t\t\t\t      u32 ipv4_src)\n{\n\taq_hw_write_reg(aq_hw,\n\t\t\tHW_ATL_RPF_L3_SRCA_ADR(location),\n\t\t\tipv4_src);\n}\n\nvoid hw_atl_rpfl3l4_cmd_set(struct aq_hw_s *aq_hw, u8 location, u32 cmd)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_RPF_L3_REG_CTRL_ADR(location), cmd);\n}\n\nvoid hw_atl_rpfl3l4_ipv6_src_addr_set(struct aq_hw_s *aq_hw, u8 location,\n\t\t\t\t      u32 *ipv6_src)\n{\n\tint i;\n\n\tfor (i = 0; i < 4; ++i)\n\t\taq_hw_write_reg(aq_hw,\n\t\t\t\tHW_ATL_RPF_L3_SRCA_ADR(location + i),\n\t\t\t\tipv6_src[3 - i]);\n}\n\nvoid hw_atl_rpfl3l4_ipv6_dest_addr_set(struct aq_hw_s *aq_hw, u8 location,\n\t\t\t\t       u32 *ipv6_dest)\n{\n\tint i;\n\n\tfor (i = 0; i < 4; ++i)\n\t\taq_hw_write_reg(aq_hw,\n\t\t\t\tHW_ATL_RPF_L3_DSTA_ADR(location + i),\n\t\t\t\tipv6_dest[3 - i]);\n}\n\nu32 hw_atl_sem_ram_get(struct aq_hw_s *self)\n{\n\treturn hw_atl_reg_glb_cpu_sem_get(self, HW_ATL_FW_SM_RAM);\n}\n\nu32 hw_atl_sem_mdio_get(struct aq_hw_s *self)\n{\n\treturn hw_atl_reg_glb_cpu_sem_get(self, HW_ATL_FW_SM_MDIO);\n}\n\nu32 hw_atl_sem_reset1_get(struct aq_hw_s *self)\n{\n\treturn hw_atl_reg_glb_cpu_sem_get(self, HW_ATL_FW_SM_RESET1);\n}\n\nu32 hw_atl_sem_reset2_get(struct aq_hw_s *self)\n{\n\treturn hw_atl_reg_glb_cpu_sem_get(self, HW_ATL_FW_SM_RESET2);\n}\n\nu32 hw_atl_scrpad_get(struct aq_hw_s *aq_hw, u32 scratch_scp)\n{\n\treturn aq_hw_read_reg(aq_hw,\n\t\t\t      HW_ATL_GLB_CPU_SCRATCH_SCP_ADR(scratch_scp));\n}\n\nu32 hw_atl_scrpad12_get(struct aq_hw_s *self)\n{\n\treturn  hw_atl_scrpad_get(self, 0xB);\n}\n\nu32 hw_atl_scrpad25_get(struct aq_hw_s *self)\n{\n\treturn hw_atl_scrpad_get(self, 0x18);\n}\n\nvoid hw_atl_glb_mdio_iface1_set(struct aq_hw_s *aq_hw, u32 value)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(1), value);\n}\n\nu32 hw_atl_glb_mdio_iface1_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(1));\n}\n\nvoid hw_atl_glb_mdio_iface2_set(struct aq_hw_s *aq_hw, u32 value)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(2), value);\n}\n\nu32 hw_atl_glb_mdio_iface2_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(2));\n}\n\nvoid hw_atl_glb_mdio_iface3_set(struct aq_hw_s *aq_hw, u32 value)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(3), value);\n}\n\nu32 hw_atl_glb_mdio_iface3_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(3));\n}\n\nvoid hw_atl_glb_mdio_iface4_set(struct aq_hw_s *aq_hw, u32 value)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(4), value);\n}\n\nu32 hw_atl_glb_mdio_iface4_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(4));\n}\n\nvoid hw_atl_glb_mdio_iface5_set(struct aq_hw_s *aq_hw, u32 value)\n{\n\taq_hw_write_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(5), value);\n}\n\nu32 hw_atl_glb_mdio_iface5_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg(aq_hw, HW_ATL_GLB_MDIO_IFACE_N_ADR(5));\n}\n\nu32 hw_atl_mdio_busy_get(struct aq_hw_s *aq_hw)\n{\n\treturn aq_hw_read_reg_bit(aq_hw, HW_ATL_MDIO_BUSY_ADR,\n\t\t\t\t  HW_ATL_MDIO_BUSY_MSK,\n\t\t\t\t  HW_ATL_MDIO_BUSY_SHIFT);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}