// Seed: 860839426
module module_0;
  tri  id_1;
  wire id_2;
  always id_1 = -1;
  assign id_1 = -1'b0;
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input logic id_0
);
  initial id_2 <= id_0;
  module_0 modCall_1 ();
  always_latch id_3 <= 1;
endmodule
module module_2 (
    output wire id_0,
    output supply0 id_1,
    id_4,
    input supply0 id_2 id_5
);
  assign id_0 = id_4;
  wire id_6;
  assign id_0 = id_4;
  wire id_7;
  id_8(
      -1
  );
  wire id_9;
  supply1 id_10;
  uwire id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 ();
endmodule
